Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Jul  5 21:43:25 2023
| Host         : archlinux running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FPGA_CPU_32_bits_cache_timing_summary_routed.rpt -pb FPGA_CPU_32_bits_cache_timing_summary_routed.pb -rpx FPGA_CPU_32_bits_cache_timing_summary_routed.rpx -warn_on_violation
| Design       : FPGA_CPU_32_bits_cache
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                               2           
PDRC-190   Warning   Suboptimally placed synchronized register chain            12          
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  176         
TIMING-10  Warning   Missing property on synchronizer                           1           
TIMING-18  Warning   Missing input or output delay                              62          
XDCB-5     Warning   Runtime inefficient way to find pin objects                1           
REQP-1959  Advisory  connects_SERDES_RST_driver_not_FF                          16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.043        0.000                      0                22317        0.059        0.000                      0                22315        0.000        0.000                       0                  6919  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
sys_clk_pin                                                                                                                                                      {0.000 5.000}        10.000          100.000         
  clk_200_clk_wiz_0                                                                                                                                              {0.000 2.500}        5.000           200.000         
    freq_refclk                                                                                                                                                  {0.000 1.250}        2.500           400.000         
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {0.000 2.500}        5.000           200.000         
        iserdes_clkdiv                                                                                                                                           {0.000 10.000}       20.000          50.000          
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {0.000 2.500}        5.000           200.000         
        iserdes_clkdiv_1                                                                                                                                         {0.000 10.000}       20.000          50.000          
    mem_refclk                                                                                                                                                   {0.000 2.500}        5.000           200.000         
      oserdes_clk                                                                                                                                                {0.000 2.500}        5.000           200.000         
        oserdes_clkdiv                                                                                                                                           {0.000 5.000}        10.000          100.000         
      oserdes_clk_1                                                                                                                                              {0.000 2.500}        5.000           200.000         
        oserdes_clkdiv_1                                                                                                                                         {0.000 10.000}       20.000          50.000          
      oserdes_clk_2                                                                                                                                              {0.000 2.500}        5.000           200.000         
        oserdes_clkdiv_2                                                                                                                                         {0.000 5.000}        10.000          100.000         
      oserdes_clk_3                                                                                                                                              {0.000 2.500}        5.000           200.000         
        oserdes_clkdiv_3                                                                                                                                         {0.000 10.000}       20.000          50.000          
    pll_clk3_out                                                                                                                                                 {0.000 10.000}       20.000          50.000          
      clk_pll_i                                                                                                                                                  {0.000 10.000}       20.000          50.000          
    pll_clkfbout                                                                                                                                                 {0.000 2.500}        5.000           200.000         
    sync_pulse                                                                                                                                                   {2.187 7.188}        80.000          12.500          
  clkfbout_clk_wiz_0                                                                                                                                             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                            0.043        0.000                      0                11837        0.081        0.000                      0                11837        3.000        0.000                       0                  2540  
  clk_200_clk_wiz_0                                                                                                                                                    2.213        0.000                      0                  126        0.122        0.000                      0                  126        0.264        0.000                       0                    65  
    freq_refclk                                                                                                                                                                                                                                                                                                    0.000        0.000                       0                     8  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk                                                                                                                                                    3.333        0.000                       0                    16  
        iserdes_clkdiv                                                                                                                                                17.924        0.000                      0                   33        0.071        0.000                      0                   33        7.850        0.000                       0                     9  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    3.333        0.000                       0                    16  
        iserdes_clkdiv_1                                                                                                                                              17.854        0.000                      0                   33        0.071        0.000                      0                   33        7.850        0.000                       0                     9  
    mem_refclk                                                                                                                                                         3.834        0.000                      0                    1        0.336        0.000                      0                    1        1.875        0.000                       0                     8  
      oserdes_clk                                                                                                                                                      3.423        0.000                      0                    4        0.411        0.000                      0                    4        3.333        0.000                       0                    12  
        oserdes_clkdiv                                                                                                                                                 8.579        0.000                      0                   36        0.090        0.000                      0                   36        2.850        0.000                       0                    11  
      oserdes_clk_1                                                                                                                                                                                                                                                                                                3.333        0.000                       0                    12  
        oserdes_clkdiv_1                                                                                                                                              18.361        0.000                      0                   48        0.094        0.000                      0                   48        7.850        0.000                       0                    13  
      oserdes_clk_2                                                                                                                                                    3.416        0.000                      0                    4        0.413        0.000                      0                    4        3.333        0.000                       0                    12  
        oserdes_clkdiv_2                                                                                                                                               8.226        0.000                      0                   36        0.092        0.000                      0                   36        2.850        0.000                       0                    11  
      oserdes_clk_3                                                                                                                                                                                                                                                                                                3.333        0.000                       0                    11  
        oserdes_clkdiv_3                                                                                                                                              18.296        0.000                      0                   40        0.086        0.000                      0                   40        7.850        0.000                       0                    11  
    pll_clk3_out                                                                                                                                                                                                                                                                                                   7.000        0.000                       0                     3  
      clk_pll_i                                                                                                                                                       10.956        0.000                      0                 9751        0.059        0.000                      0                 9751        7.850        0.000                       0                  4139  
    pll_clkfbout                                                                                                                                                                                                                                                                                                   3.751        0.000                       0                     2  
    sync_pulse                                                                                                                                                                                                                                                                                                     3.750        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pll_i                                                                                                                                                  sys_clk_pin                                                                                                                                                      1.386        0.000                      0                  920        0.366        0.000                      0                  920  
clk_pll_i                                                                                                                                                  clk_200_clk_wiz_0                                                                                                                                               16.003        0.000                      0                    1                                                                        
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk       20.435        0.000                      0                    8       75.386        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk       21.845        0.000                      0                    8       74.651        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       2.386        0.000                      0                    1        1.769        0.000                      0                    1  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   4.098        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 4.098        0.000                      0                   13        0.095        0.000                      0                   13  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 4.098        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 4.098        0.000                      0                   11        0.095        0.000                      0                   11  
sys_clk_pin                                                                                                                                                clk_pll_i                                                                                                                                                        5.285        0.000                      0                  157        0.101        0.000                      0                  157  
clk_200_clk_wiz_0                                                                                                                                          clk_pll_i                                                                                                                                                       16.831        0.000                      0                   12        0.127        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pll_i          clk_pll_i               17.798        0.000                      0                    1        0.465        0.000                      0                    1  
**default**        clk_pll_i                                   1.993        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_pll_i                             
(none)             clk_pll_i          clk_200_clk_wiz_0  
(none)             sys_clk_pin        clk_200_clk_wiz_0  
(none)             mem_refclk         clk_pll_i          
(none)             sys_clk_pin        clk_pll_i          


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_200_clk_wiz_0                       
(none)              clk_pll_i                               
(none)              clkfbout_clk_wiz_0                      
(none)              freq_refclk                             
(none)              pll_clkfbout                            
(none)              sys_clk_pin                             
(none)                                  clk_pll_i           
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 r_mem_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/cache_val_data_reg_13/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 2.758ns (29.881%)  route 6.472ns (70.119%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.799     5.402    i_Clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  r_mem_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  r_mem_addr_reg[3]/Q
                         net (fo=192, routed)         1.619     7.477    mem_read_write/cache_val_addr_reg_2304_2559_2_2/A1
    SLICE_X60Y34         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     7.601 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.601    mem_read_write/cache_val_addr_reg_2304_2559_2_2/OD
    SLICE_X60Y34         MUXF7 (Prop_muxf7_I0_O)      0.241     7.842 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/F7.B/O
                         net (fo=1, routed)           0.000     7.842    mem_read_write/cache_val_addr_reg_2304_2559_2_2/O0
    SLICE_X60Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     7.940 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/F8/O
                         net (fo=1, routed)           1.312     9.252    mem_read_write/cache_val_addr_reg_2304_2559_2_2_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.319     9.571 r  mem_read_write/w_cache_hit1_carry_i_67/O
                         net (fo=1, routed)           0.000     9.571    mem_read_write/w_cache_hit1_carry_i_67_n_0
    SLICE_X58Y52         MUXF7 (Prop_muxf7_I0_O)      0.209     9.780 r  mem_read_write/w_cache_hit1_carry_i_34/O
                         net (fo=1, routed)           0.000     9.780    mem_read_write/w_cache_hit1_carry_i_34_n_0
    SLICE_X58Y52         MUXF8 (Prop_muxf8_I1_O)      0.088     9.868 r  mem_read_write/w_cache_hit1_carry_i_15/O
                         net (fo=1, routed)           0.942    10.811    mem_read_write/w_cache_hit1_carry_i_15_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.319    11.130 r  mem_read_write/w_cache_hit1_carry_i_4/O
                         net (fo=1, routed)           0.000    11.130    mem_read_write/w_cache_hit1_carry_i_4_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.662 r  mem_read_write/w_cache_hit1_carry/CO[3]
                         net (fo=1, routed)           0.764    12.426    mem_read_write/w_cache_hit1
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124    12.550 r  mem_read_write/state[8]_i_5/O
                         net (fo=2, routed)           0.297    12.847    mem_read_write/state[8]_i_5_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.971 r  mem_read_write/state[6]_i_1/O
                         net (fo=2, routed)           0.161    13.132    mem_read_write/state[6]_i_1_n_0
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.124    13.256 r  mem_read_write/cache_val_data_reg_0_i_1/O
                         net (fo=15, routed)          1.376    14.632    mem_read_write/cache_val_data_reg_0_i_1_n_0
    RAMB36_X1Y16         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_13/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.544    14.966    mem_read_write/i_Clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_13/CLKBWRCLK
                         clock pessimism              0.187    15.153    
                         clock uncertainty           -0.035    15.118    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.675    mem_read_write/cache_val_data_reg_13
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 r_mem_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/cache_val_data_reg_9/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 2.758ns (30.592%)  route 6.258ns (69.408%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 14.961 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.799     5.402    i_Clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  r_mem_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  r_mem_addr_reg[3]/Q
                         net (fo=192, routed)         1.619     7.477    mem_read_write/cache_val_addr_reg_2304_2559_2_2/A1
    SLICE_X60Y34         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     7.601 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.601    mem_read_write/cache_val_addr_reg_2304_2559_2_2/OD
    SLICE_X60Y34         MUXF7 (Prop_muxf7_I0_O)      0.241     7.842 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/F7.B/O
                         net (fo=1, routed)           0.000     7.842    mem_read_write/cache_val_addr_reg_2304_2559_2_2/O0
    SLICE_X60Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     7.940 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/F8/O
                         net (fo=1, routed)           1.312     9.252    mem_read_write/cache_val_addr_reg_2304_2559_2_2_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.319     9.571 r  mem_read_write/w_cache_hit1_carry_i_67/O
                         net (fo=1, routed)           0.000     9.571    mem_read_write/w_cache_hit1_carry_i_67_n_0
    SLICE_X58Y52         MUXF7 (Prop_muxf7_I0_O)      0.209     9.780 r  mem_read_write/w_cache_hit1_carry_i_34/O
                         net (fo=1, routed)           0.000     9.780    mem_read_write/w_cache_hit1_carry_i_34_n_0
    SLICE_X58Y52         MUXF8 (Prop_muxf8_I1_O)      0.088     9.868 r  mem_read_write/w_cache_hit1_carry_i_15/O
                         net (fo=1, routed)           0.942    10.811    mem_read_write/w_cache_hit1_carry_i_15_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.319    11.130 r  mem_read_write/w_cache_hit1_carry_i_4/O
                         net (fo=1, routed)           0.000    11.130    mem_read_write/w_cache_hit1_carry_i_4_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.662 r  mem_read_write/w_cache_hit1_carry/CO[3]
                         net (fo=1, routed)           0.764    12.426    mem_read_write/w_cache_hit1
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124    12.550 r  mem_read_write/state[8]_i_5/O
                         net (fo=2, routed)           0.297    12.847    mem_read_write/state[8]_i_5_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.971 r  mem_read_write/state[6]_i_1/O
                         net (fo=2, routed)           0.161    13.132    mem_read_write/state[6]_i_1_n_0
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.124    13.256 r  mem_read_write/cache_val_data_reg_0_i_1/O
                         net (fo=15, routed)          1.161    14.417    mem_read_write/cache_val_data_reg_0_i_1_n_0
    RAMB36_X1Y15         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_9/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.539    14.961    mem_read_write/i_Clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_9/CLKBWRCLK
                         clock pessimism              0.187    15.148    
                         clock uncertainty           -0.035    15.113    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.670    mem_read_write/cache_val_data_reg_9
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 r_mem_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/cache_val_data_reg_12/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 2.758ns (30.259%)  route 6.357ns (69.741%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.799     5.402    i_Clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  r_mem_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  r_mem_addr_reg[3]/Q
                         net (fo=192, routed)         1.619     7.477    mem_read_write/cache_val_addr_reg_2304_2559_2_2/A1
    SLICE_X60Y34         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     7.601 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.601    mem_read_write/cache_val_addr_reg_2304_2559_2_2/OD
    SLICE_X60Y34         MUXF7 (Prop_muxf7_I0_O)      0.241     7.842 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/F7.B/O
                         net (fo=1, routed)           0.000     7.842    mem_read_write/cache_val_addr_reg_2304_2559_2_2/O0
    SLICE_X60Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     7.940 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/F8/O
                         net (fo=1, routed)           1.312     9.252    mem_read_write/cache_val_addr_reg_2304_2559_2_2_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.319     9.571 r  mem_read_write/w_cache_hit1_carry_i_67/O
                         net (fo=1, routed)           0.000     9.571    mem_read_write/w_cache_hit1_carry_i_67_n_0
    SLICE_X58Y52         MUXF7 (Prop_muxf7_I0_O)      0.209     9.780 r  mem_read_write/w_cache_hit1_carry_i_34/O
                         net (fo=1, routed)           0.000     9.780    mem_read_write/w_cache_hit1_carry_i_34_n_0
    SLICE_X58Y52         MUXF8 (Prop_muxf8_I1_O)      0.088     9.868 r  mem_read_write/w_cache_hit1_carry_i_15/O
                         net (fo=1, routed)           0.942    10.811    mem_read_write/w_cache_hit1_carry_i_15_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.319    11.130 r  mem_read_write/w_cache_hit1_carry_i_4/O
                         net (fo=1, routed)           0.000    11.130    mem_read_write/w_cache_hit1_carry_i_4_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.662 r  mem_read_write/w_cache_hit1_carry/CO[3]
                         net (fo=1, routed)           0.764    12.426    mem_read_write/w_cache_hit1
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124    12.550 r  mem_read_write/state[8]_i_5/O
                         net (fo=2, routed)           0.297    12.847    mem_read_write/state[8]_i_5_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.971 r  mem_read_write/state[6]_i_1/O
                         net (fo=2, routed)           0.161    13.132    mem_read_write/state[6]_i_1_n_0
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.124    13.256 r  mem_read_write/cache_val_data_reg_0_i_1/O
                         net (fo=15, routed)          1.260    14.516    mem_read_write/cache_val_data_reg_0_i_1_n_0
    RAMB36_X2Y10         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_12/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.639    15.061    mem_read_write/i_Clk_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_12/CLKBWRCLK
                         clock pessimism              0.187    15.248    
                         clock uncertainty           -0.035    15.213    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.770    mem_read_write/cache_val_data_reg_12
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -14.516    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 r_mem_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/cache_val_data_reg_14/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 2.758ns (30.011%)  route 6.432ns (69.989%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.799     5.402    i_Clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  r_mem_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  r_mem_addr_reg[3]/Q
                         net (fo=192, routed)         1.619     7.477    mem_read_write/cache_val_addr_reg_2304_2559_2_2/A1
    SLICE_X60Y34         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     7.601 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.601    mem_read_write/cache_val_addr_reg_2304_2559_2_2/OD
    SLICE_X60Y34         MUXF7 (Prop_muxf7_I0_O)      0.241     7.842 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/F7.B/O
                         net (fo=1, routed)           0.000     7.842    mem_read_write/cache_val_addr_reg_2304_2559_2_2/O0
    SLICE_X60Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     7.940 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/F8/O
                         net (fo=1, routed)           1.312     9.252    mem_read_write/cache_val_addr_reg_2304_2559_2_2_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.319     9.571 r  mem_read_write/w_cache_hit1_carry_i_67/O
                         net (fo=1, routed)           0.000     9.571    mem_read_write/w_cache_hit1_carry_i_67_n_0
    SLICE_X58Y52         MUXF7 (Prop_muxf7_I0_O)      0.209     9.780 r  mem_read_write/w_cache_hit1_carry_i_34/O
                         net (fo=1, routed)           0.000     9.780    mem_read_write/w_cache_hit1_carry_i_34_n_0
    SLICE_X58Y52         MUXF8 (Prop_muxf8_I1_O)      0.088     9.868 r  mem_read_write/w_cache_hit1_carry_i_15/O
                         net (fo=1, routed)           0.942    10.811    mem_read_write/w_cache_hit1_carry_i_15_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.319    11.130 r  mem_read_write/w_cache_hit1_carry_i_4/O
                         net (fo=1, routed)           0.000    11.130    mem_read_write/w_cache_hit1_carry_i_4_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.662 r  mem_read_write/w_cache_hit1_carry/CO[3]
                         net (fo=1, routed)           0.764    12.426    mem_read_write/w_cache_hit1
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124    12.550 r  mem_read_write/state[8]_i_5/O
                         net (fo=2, routed)           0.297    12.847    mem_read_write/state[8]_i_5_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.971 r  mem_read_write/state[6]_i_1/O
                         net (fo=2, routed)           0.161    13.132    mem_read_write/state[6]_i_1_n_0
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.124    13.256 r  mem_read_write/cache_val_data_reg_0_i_1/O
                         net (fo=15, routed)          1.336    14.592    mem_read_write/cache_val_data_reg_0_i_1_n_0
    RAMB18_X1Y14         RAMB18E1                                     r  mem_read_write/cache_val_data_reg_14/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.713    15.136    mem_read_write/i_Clk_IBUF_BUFG
    RAMB18_X1Y14         RAMB18E1                                     r  mem_read_write/cache_val_data_reg_14/CLKBWRCLK
                         clock pessimism              0.267    15.403    
                         clock uncertainty           -0.035    15.368    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.925    mem_read_write/cache_val_data_reg_14
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -14.592    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 r_mem_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/cache_val_data_reg_5/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.929ns  (logic 2.758ns (30.889%)  route 6.171ns (69.111%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.799     5.402    i_Clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  r_mem_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  r_mem_addr_reg[3]/Q
                         net (fo=192, routed)         1.619     7.477    mem_read_write/cache_val_addr_reg_2304_2559_2_2/A1
    SLICE_X60Y34         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     7.601 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.601    mem_read_write/cache_val_addr_reg_2304_2559_2_2/OD
    SLICE_X60Y34         MUXF7 (Prop_muxf7_I0_O)      0.241     7.842 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/F7.B/O
                         net (fo=1, routed)           0.000     7.842    mem_read_write/cache_val_addr_reg_2304_2559_2_2/O0
    SLICE_X60Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     7.940 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/F8/O
                         net (fo=1, routed)           1.312     9.252    mem_read_write/cache_val_addr_reg_2304_2559_2_2_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.319     9.571 r  mem_read_write/w_cache_hit1_carry_i_67/O
                         net (fo=1, routed)           0.000     9.571    mem_read_write/w_cache_hit1_carry_i_67_n_0
    SLICE_X58Y52         MUXF7 (Prop_muxf7_I0_O)      0.209     9.780 r  mem_read_write/w_cache_hit1_carry_i_34/O
                         net (fo=1, routed)           0.000     9.780    mem_read_write/w_cache_hit1_carry_i_34_n_0
    SLICE_X58Y52         MUXF8 (Prop_muxf8_I1_O)      0.088     9.868 r  mem_read_write/w_cache_hit1_carry_i_15/O
                         net (fo=1, routed)           0.942    10.811    mem_read_write/w_cache_hit1_carry_i_15_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.319    11.130 r  mem_read_write/w_cache_hit1_carry_i_4/O
                         net (fo=1, routed)           0.000    11.130    mem_read_write/w_cache_hit1_carry_i_4_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.662 r  mem_read_write/w_cache_hit1_carry/CO[3]
                         net (fo=1, routed)           0.764    12.426    mem_read_write/w_cache_hit1
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124    12.550 r  mem_read_write/state[8]_i_5/O
                         net (fo=2, routed)           0.297    12.847    mem_read_write/state[8]_i_5_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.971 r  mem_read_write/state[6]_i_1/O
                         net (fo=2, routed)           0.161    13.132    mem_read_write/state[6]_i_1_n_0
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.124    13.256 r  mem_read_write/cache_val_data_reg_0_i_1/O
                         net (fo=15, routed)          1.075    14.330    mem_read_write/cache_val_data_reg_0_i_1_n_0
    RAMB36_X1Y14         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.542    14.964    mem_read_write/i_Clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_5/CLKBWRCLK
                         clock pessimism              0.187    15.151    
                         clock uncertainty           -0.035    15.116    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.673    mem_read_write/cache_val_data_reg_5
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -14.330    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 r_mem_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/cache_val_data_reg_10/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 2.758ns (30.606%)  route 6.253ns (69.394%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 15.057 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.799     5.402    i_Clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  r_mem_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  r_mem_addr_reg[3]/Q
                         net (fo=192, routed)         1.619     7.477    mem_read_write/cache_val_addr_reg_2304_2559_2_2/A1
    SLICE_X60Y34         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     7.601 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.601    mem_read_write/cache_val_addr_reg_2304_2559_2_2/OD
    SLICE_X60Y34         MUXF7 (Prop_muxf7_I0_O)      0.241     7.842 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/F7.B/O
                         net (fo=1, routed)           0.000     7.842    mem_read_write/cache_val_addr_reg_2304_2559_2_2/O0
    SLICE_X60Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     7.940 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/F8/O
                         net (fo=1, routed)           1.312     9.252    mem_read_write/cache_val_addr_reg_2304_2559_2_2_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.319     9.571 r  mem_read_write/w_cache_hit1_carry_i_67/O
                         net (fo=1, routed)           0.000     9.571    mem_read_write/w_cache_hit1_carry_i_67_n_0
    SLICE_X58Y52         MUXF7 (Prop_muxf7_I0_O)      0.209     9.780 r  mem_read_write/w_cache_hit1_carry_i_34/O
                         net (fo=1, routed)           0.000     9.780    mem_read_write/w_cache_hit1_carry_i_34_n_0
    SLICE_X58Y52         MUXF8 (Prop_muxf8_I1_O)      0.088     9.868 r  mem_read_write/w_cache_hit1_carry_i_15/O
                         net (fo=1, routed)           0.942    10.811    mem_read_write/w_cache_hit1_carry_i_15_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.319    11.130 r  mem_read_write/w_cache_hit1_carry_i_4/O
                         net (fo=1, routed)           0.000    11.130    mem_read_write/w_cache_hit1_carry_i_4_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.662 r  mem_read_write/w_cache_hit1_carry/CO[3]
                         net (fo=1, routed)           0.764    12.426    mem_read_write/w_cache_hit1
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124    12.550 r  mem_read_write/state[8]_i_5/O
                         net (fo=2, routed)           0.297    12.847    mem_read_write/state[8]_i_5_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.971 r  mem_read_write/state[6]_i_1/O
                         net (fo=2, routed)           0.161    13.132    mem_read_write/state[6]_i_1_n_0
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.124    13.256 r  mem_read_write/cache_val_data_reg_0_i_1/O
                         net (fo=15, routed)          1.157    14.413    mem_read_write/cache_val_data_reg_0_i_1_n_0
    RAMB36_X2Y12         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_10/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.635    15.057    mem_read_write/i_Clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_10/CLKBWRCLK
                         clock pessimism              0.187    15.244    
                         clock uncertainty           -0.035    15.209    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.766    mem_read_write/cache_val_data_reg_10
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -14.413    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 r_mem_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/cache_val_data_reg_6/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.138ns  (logic 2.758ns (30.183%)  route 6.380ns (69.817%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.799     5.402    i_Clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  r_mem_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  r_mem_addr_reg[3]/Q
                         net (fo=192, routed)         1.619     7.477    mem_read_write/cache_val_addr_reg_2304_2559_2_2/A1
    SLICE_X60Y34         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     7.601 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.601    mem_read_write/cache_val_addr_reg_2304_2559_2_2/OD
    SLICE_X60Y34         MUXF7 (Prop_muxf7_I0_O)      0.241     7.842 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/F7.B/O
                         net (fo=1, routed)           0.000     7.842    mem_read_write/cache_val_addr_reg_2304_2559_2_2/O0
    SLICE_X60Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     7.940 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/F8/O
                         net (fo=1, routed)           1.312     9.252    mem_read_write/cache_val_addr_reg_2304_2559_2_2_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.319     9.571 r  mem_read_write/w_cache_hit1_carry_i_67/O
                         net (fo=1, routed)           0.000     9.571    mem_read_write/w_cache_hit1_carry_i_67_n_0
    SLICE_X58Y52         MUXF7 (Prop_muxf7_I0_O)      0.209     9.780 r  mem_read_write/w_cache_hit1_carry_i_34/O
                         net (fo=1, routed)           0.000     9.780    mem_read_write/w_cache_hit1_carry_i_34_n_0
    SLICE_X58Y52         MUXF8 (Prop_muxf8_I1_O)      0.088     9.868 r  mem_read_write/w_cache_hit1_carry_i_15/O
                         net (fo=1, routed)           0.942    10.811    mem_read_write/w_cache_hit1_carry_i_15_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.319    11.130 r  mem_read_write/w_cache_hit1_carry_i_4/O
                         net (fo=1, routed)           0.000    11.130    mem_read_write/w_cache_hit1_carry_i_4_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.662 r  mem_read_write/w_cache_hit1_carry/CO[3]
                         net (fo=1, routed)           0.764    12.426    mem_read_write/w_cache_hit1
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124    12.550 r  mem_read_write/state[8]_i_5/O
                         net (fo=2, routed)           0.297    12.847    mem_read_write/state[8]_i_5_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.971 r  mem_read_write/state[6]_i_1/O
                         net (fo=2, routed)           0.161    13.132    mem_read_write/state[6]_i_1_n_0
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.124    13.256 r  mem_read_write/cache_val_data_reg_0_i_1/O
                         net (fo=15, routed)          1.283    14.539    mem_read_write/cache_val_data_reg_0_i_1_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  mem_read_write/cache_val_data_reg_6/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.717    15.140    mem_read_write/i_Clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  mem_read_write/cache_val_data_reg_6/CLKBWRCLK
                         clock pessimism              0.267    15.407    
                         clock uncertainty           -0.035    15.372    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.929    mem_read_write/cache_val_data_reg_6
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -14.539    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 r_mem_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/cache_val_data_reg_8/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.182ns  (logic 2.758ns (30.037%)  route 6.424ns (69.963%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.799     5.402    i_Clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  r_mem_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  r_mem_addr_reg[3]/Q
                         net (fo=192, routed)         1.619     7.477    mem_read_write/cache_val_addr_reg_2304_2559_2_2/A1
    SLICE_X60Y34         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     7.601 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.601    mem_read_write/cache_val_addr_reg_2304_2559_2_2/OD
    SLICE_X60Y34         MUXF7 (Prop_muxf7_I0_O)      0.241     7.842 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/F7.B/O
                         net (fo=1, routed)           0.000     7.842    mem_read_write/cache_val_addr_reg_2304_2559_2_2/O0
    SLICE_X60Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     7.940 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/F8/O
                         net (fo=1, routed)           1.312     9.252    mem_read_write/cache_val_addr_reg_2304_2559_2_2_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.319     9.571 r  mem_read_write/w_cache_hit1_carry_i_67/O
                         net (fo=1, routed)           0.000     9.571    mem_read_write/w_cache_hit1_carry_i_67_n_0
    SLICE_X58Y52         MUXF7 (Prop_muxf7_I0_O)      0.209     9.780 r  mem_read_write/w_cache_hit1_carry_i_34/O
                         net (fo=1, routed)           0.000     9.780    mem_read_write/w_cache_hit1_carry_i_34_n_0
    SLICE_X58Y52         MUXF8 (Prop_muxf8_I1_O)      0.088     9.868 r  mem_read_write/w_cache_hit1_carry_i_15/O
                         net (fo=1, routed)           0.942    10.811    mem_read_write/w_cache_hit1_carry_i_15_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.319    11.130 r  mem_read_write/w_cache_hit1_carry_i_4/O
                         net (fo=1, routed)           0.000    11.130    mem_read_write/w_cache_hit1_carry_i_4_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.662 r  mem_read_write/w_cache_hit1_carry/CO[3]
                         net (fo=1, routed)           0.764    12.426    mem_read_write/w_cache_hit1
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124    12.550 r  mem_read_write/state[8]_i_5/O
                         net (fo=2, routed)           0.297    12.847    mem_read_write/state[8]_i_5_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.971 r  mem_read_write/state[6]_i_1/O
                         net (fo=2, routed)           0.161    13.132    mem_read_write/state[6]_i_1_n_0
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.124    13.256 r  mem_read_write/cache_val_data_reg_0_i_1/O
                         net (fo=15, routed)          1.328    14.584    mem_read_write/cache_val_data_reg_0_i_1_n_0
    RAMB36_X2Y9          RAMB36E1                                     r  mem_read_write/cache_val_data_reg_8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.769    15.192    mem_read_write/i_Clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  mem_read_write/cache_val_data_reg_8/CLKBWRCLK
                         clock pessimism              0.267    15.459    
                         clock uncertainty           -0.035    15.424    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.981    mem_read_write/cache_val_data_reg_8
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -14.584    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 r_mem_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/cache_val_data_reg_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 2.758ns (30.785%)  route 6.201ns (69.215%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.799     5.402    i_Clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  r_mem_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.456     5.858 r  r_mem_addr_reg[3]/Q
                         net (fo=192, routed)         1.619     7.477    mem_read_write/cache_val_addr_reg_2304_2559_2_2/A1
    SLICE_X60Y34         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     7.601 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.601    mem_read_write/cache_val_addr_reg_2304_2559_2_2/OD
    SLICE_X60Y34         MUXF7 (Prop_muxf7_I0_O)      0.241     7.842 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/F7.B/O
                         net (fo=1, routed)           0.000     7.842    mem_read_write/cache_val_addr_reg_2304_2559_2_2/O0
    SLICE_X60Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     7.940 r  mem_read_write/cache_val_addr_reg_2304_2559_2_2/F8/O
                         net (fo=1, routed)           1.312     9.252    mem_read_write/cache_val_addr_reg_2304_2559_2_2_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.319     9.571 r  mem_read_write/w_cache_hit1_carry_i_67/O
                         net (fo=1, routed)           0.000     9.571    mem_read_write/w_cache_hit1_carry_i_67_n_0
    SLICE_X58Y52         MUXF7 (Prop_muxf7_I0_O)      0.209     9.780 r  mem_read_write/w_cache_hit1_carry_i_34/O
                         net (fo=1, routed)           0.000     9.780    mem_read_write/w_cache_hit1_carry_i_34_n_0
    SLICE_X58Y52         MUXF8 (Prop_muxf8_I1_O)      0.088     9.868 r  mem_read_write/w_cache_hit1_carry_i_15/O
                         net (fo=1, routed)           0.942    10.811    mem_read_write/w_cache_hit1_carry_i_15_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.319    11.130 r  mem_read_write/w_cache_hit1_carry_i_4/O
                         net (fo=1, routed)           0.000    11.130    mem_read_write/w_cache_hit1_carry_i_4_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.662 r  mem_read_write/w_cache_hit1_carry/CO[3]
                         net (fo=1, routed)           0.764    12.426    mem_read_write/w_cache_hit1
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124    12.550 r  mem_read_write/state[8]_i_5/O
                         net (fo=2, routed)           0.297    12.847    mem_read_write/state[8]_i_5_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.971 r  mem_read_write/state[6]_i_1/O
                         net (fo=2, routed)           0.161    13.132    mem_read_write/state[6]_i_1_n_0
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.124    13.256 r  mem_read_write/cache_val_data_reg_0_i_1/O
                         net (fo=15, routed)          1.105    14.361    mem_read_write/cache_val_data_reg_0_i_1_n_0
    RAMB36_X2Y13         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.631    15.053    mem_read_write/i_Clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_7/CLKBWRCLK
                         clock pessimism              0.187    15.240    
                         clock uncertainty           -0.035    15.205    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.762    mem_read_write/cache_val_data_reg_7
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -14.361    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 r_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_register_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 2.801ns (29.668%)  route 6.640ns (70.332%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.642     5.245    i_Clk_IBUF_BUFG
    SLICE_X29Y54         FDRE                                         r  r_reg_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456     5.701 r  r_reg_2_reg[1]/Q
                         net (fo=157, routed)         1.153     6.854    mem_read_write/r_msg_reg[0]_0[1]
    SLICE_X30Y54         LUT6 (Prop_lut6_I2_O)        0.124     6.978 r  mem_read_write/r_interupt_table[0][0]_i_3/O
                         net (fo=1, routed)           0.812     7.790    mem_read_write/r_interupt_table[0][0]_i_3_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  mem_read_write/r_interupt_table[0][0]_i_2/O
                         net (fo=23, routed)          0.725     8.639    mem_read_write/r_reg_2_reg[2]_0
    SLICE_X30Y58         LUT1 (Prop_lut1_I0_O)        0.152     8.791 r  mem_read_write/r_interupt_table[0][0]_i_1/O
                         net (fo=3, routed)           0.643     9.435    mem_read_write/r_reg_2_reg[2]_2
    SLICE_X31Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804    10.239 r  mem_read_write/r_register_reg[15][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.239    mem_read_write/r_register_reg[15][4]_i_15_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.353 r  mem_read_write/r_register_reg[15][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    10.353    mem_read_write/r_register_reg[15][11]_i_33_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.467 r  mem_read_write/r_register_reg[15][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.467    mem_read_write/r_register_reg[15][11]_i_16_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.706 r  mem_read_write/r_register_reg[15][19]_i_37/O[2]
                         net (fo=1, routed)           0.565    11.270    mem_read_write/r_register_reg[15][19]_i_37_n_5
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.302    11.572 r  mem_read_write/r_register[15][15]_i_29/O
                         net (fo=1, routed)           0.403    11.975    mem_read_write/r_register[15][15]_i_29_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.099 f  mem_read_write/r_register[15][15]_i_27/O
                         net (fo=1, routed)           0.580    12.679    mem_read_write/r_register[15][15]_i_27_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.124    12.803 f  mem_read_write/r_register[15][15]_i_11/O
                         net (fo=1, routed)           0.561    13.364    mem_read_write/r_register[15][15]_i_11_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.124    13.488 r  mem_read_write/r_register[15][15]_i_2/O
                         net (fo=16, routed)          1.197    14.686    mem_read_write_n_172
    SLICE_X15Y52         FDRE                                         r  r_register_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.525    14.948    i_Clk_IBUF_BUFG
    SLICE_X15Y52         FDRE                                         r  r_register_reg[6][15]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X15Y52         FDRE (Setup_fdre_C_D)       -0.067    15.104    r_register_reg[6][15]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -14.686    
  -------------------------------------------------------------------
                         slack                                  0.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 r_PC_requested_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_PC_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.740%)  route 0.320ns (63.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.566     1.485    i_Clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  r_PC_requested_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  r_PC_requested_reg[15]/Q
                         net (fo=1, routed)           0.320     1.947    main_stack/r_PC_reg[23]_1[15]
    SLICE_X53Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.992 r  main_stack/r_PC[15]_i_1/O
                         net (fo=1, routed)           0.000     1.992    main_stack_n_56
    SLICE_X53Y49         FDRE                                         r  r_PC_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.905     2.070    i_Clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  r_PC_reg[15]/C
                         clock pessimism             -0.250     1.819    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.091     1.910    r_PC_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 r_var1_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_seven_seg_value2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.935%)  route 0.258ns (58.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.562     1.481    i_Clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  r_var1_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  r_var1_mem_reg[11]/Q
                         net (fo=24, routed)          0.258     1.880    r_var1_mem_reg_n_0_[11]
    SLICE_X51Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.925 r  r_seven_seg_value2[19]_i_1/O
                         net (fo=1, routed)           0.000     1.925    r_seven_seg_value2[19]_i_1_n_0
    SLICE_X51Y63         FDRE                                         r  r_seven_seg_value2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.830     1.995    i_Clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  r_seven_seg_value2_reg[19]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.091     1.835    r_seven_seg_value2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 r_interupt_table_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_PC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.203%)  route 0.392ns (67.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.564     1.483    i_Clk_IBUF_BUFG
    SLICE_X53Y53         FDRE                                         r  r_interupt_table_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  r_interupt_table_reg[0][9]/Q
                         net (fo=2, routed)           0.392     2.016    main_stack/r_PC_reg[9]
    SLICE_X58Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.061 r  main_stack/r_PC[9]_i_1/O
                         net (fo=1, routed)           0.000     2.061    main_stack_n_62
    SLICE_X58Y49         FDRE                                         r  r_PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.908     2.073    i_Clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  r_PC_reg[9]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.120     1.942    r_PC_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 r_mem_addr_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/cache_val_addr_reg_1024_1279_7_7/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.128ns (23.842%)  route 0.409ns (76.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.562     1.481    i_Clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  r_mem_addr_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.128     1.609 r  r_mem_addr_reg[9]_rep__0/Q
                         net (fo=240, routed)         0.409     2.018    mem_read_write/cache_val_addr_reg_1024_1279_7_7/A7
    SLICE_X46Y49         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_7_7/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.908     2.073    mem_read_write/cache_val_addr_reg_1024_1279_7_7/WCLK
    SLICE_X46Y49         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_7_7/RAMS64E_A/CLK
                         clock pessimism             -0.250     1.822    
    SLICE_X46Y49         RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.070     1.892    mem_read_write/cache_val_addr_reg_1024_1279_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 r_mem_addr_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/cache_val_addr_reg_1024_1279_7_7/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.128ns (23.842%)  route 0.409ns (76.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.562     1.481    i_Clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  r_mem_addr_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.128     1.609 r  r_mem_addr_reg[9]_rep__0/Q
                         net (fo=240, routed)         0.409     2.018    mem_read_write/cache_val_addr_reg_1024_1279_7_7/A7
    SLICE_X46Y49         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_7_7/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.908     2.073    mem_read_write/cache_val_addr_reg_1024_1279_7_7/WCLK
    SLICE_X46Y49         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_7_7/RAMS64E_B/CLK
                         clock pessimism             -0.250     1.822    
    SLICE_X46Y49         RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.070     1.892    mem_read_write/cache_val_addr_reg_1024_1279_7_7/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 r_mem_addr_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/cache_val_addr_reg_1024_1279_7_7/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.128ns (23.842%)  route 0.409ns (76.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.562     1.481    i_Clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  r_mem_addr_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.128     1.609 r  r_mem_addr_reg[9]_rep__0/Q
                         net (fo=240, routed)         0.409     2.018    mem_read_write/cache_val_addr_reg_1024_1279_7_7/A7
    SLICE_X46Y49         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_7_7/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.908     2.073    mem_read_write/cache_val_addr_reg_1024_1279_7_7/WCLK
    SLICE_X46Y49         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_7_7/RAMS64E_C/CLK
                         clock pessimism             -0.250     1.822    
    SLICE_X46Y49         RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.070     1.892    mem_read_write/cache_val_addr_reg_1024_1279_7_7/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 r_mem_addr_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/cache_val_addr_reg_1024_1279_7_7/RAMS64E_D/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.128ns (23.842%)  route 0.409ns (76.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.562     1.481    i_Clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  r_mem_addr_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.128     1.609 r  r_mem_addr_reg[9]_rep__0/Q
                         net (fo=240, routed)         0.409     2.018    mem_read_write/cache_val_addr_reg_1024_1279_7_7/A7
    SLICE_X46Y49         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_7_7/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.908     2.073    mem_read_write/cache_val_addr_reg_1024_1279_7_7/WCLK
    SLICE_X46Y49         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_7_7/RAMS64E_D/CLK
                         clock pessimism             -0.250     1.822    
    SLICE_X46Y49         RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.070     1.892    mem_read_write/cache_val_addr_reg_1024_1279_7_7/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 r_PC_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_stack_write_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.944%)  route 0.372ns (64.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.565     1.484    i_Clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  r_PC_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  r_PC_reg[10]/Q
                         net (fo=13, routed)          0.372     2.021    uart_rx1/r_stack_write_value_reg[23][10]
    SLICE_X54Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.066 r  uart_rx1/r_stack_write_value[10]_i_1/O
                         net (fo=1, routed)           0.000     2.066    uart_rx1_n_299
    SLICE_X54Y48         FDRE                                         r  r_stack_write_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.905     2.070    i_Clk_IBUF_BUFG
    SLICE_X54Y48         FDRE                                         r  r_stack_write_value_reg[10]/C
                         clock pessimism             -0.250     1.819    
    SLICE_X54Y48         FDRE (Hold_fdre_C_D)         0.120     1.939    r_stack_write_value_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 r_interupt_table_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_PC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.314%)  route 0.372ns (66.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.565     1.484    i_Clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  r_interupt_table_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  r_interupt_table_reg[0][4]/Q
                         net (fo=2, routed)           0.372     1.998    main_stack/r_PC_reg[4]
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.043 r  main_stack/r_PC[4]_i_1/O
                         net (fo=1, routed)           0.000     2.043    main_stack_n_67
    SLICE_X53Y49         FDRE                                         r  r_PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.905     2.070    i_Clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  r_PC_reg[4]/C
                         clock pessimism             -0.250     1.819    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.092     1.911    r_PC_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 r_interupt_table_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_PC_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.716%)  route 0.383ns (67.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.566     1.485    i_Clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  r_interupt_table_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  r_interupt_table_reg[0][14]/Q
                         net (fo=2, routed)           0.383     2.009    main_stack/r_PC_reg[14]
    SLICE_X47Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.054 r  main_stack/r_PC[14]_i_1/O
                         net (fo=1, routed)           0.000     2.054    main_stack_n_57
    SLICE_X47Y49         FDRE                                         r  r_PC_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.908     2.073    i_Clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  r_PC_reg[14]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.091     1.913    r_PC_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_Clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8      main_stack/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7      main_stack/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y11     main_stack/RAM_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y10     main_stack/RAM_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14     main_stack/RAM_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y12     main_stack/RAM_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y12     main_stack/RAM_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13     main_stack/RAM_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6      main_stack/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5      main_stack/RAM_reg_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y53     mem_read_write/cache_val_addr_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y53     mem_read_write/cache_val_addr_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y53     mem_read_write/cache_val_addr_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y53     mem_read_write/cache_val_addr_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y53     mem_read_write/cache_val_addr_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y53     mem_read_write/cache_val_addr_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y53     mem_read_write/cache_val_addr_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y53     mem_read_write/cache_val_addr_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y53     mem_read_write/cache_val_addr_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y53     mem_read_write/cache_val_addr_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y53     mem_read_write/cache_val_addr_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y53     mem_read_write/cache_val_addr_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y53     mem_read_write/cache_val_addr_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y53     mem_read_write/cache_val_addr_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y53     mem_read_write/cache_val_addr_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y53     mem_read_write/cache_val_addr_reg_0_255_0_0/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0
  To Clock:  clk_200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.718ns (31.848%)  route 1.536ns (68.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 9.920 - 5.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.610     5.214    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y122        FDRE (Prop_fdre_C_Q)         0.419     5.633 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.985     6.619    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X31Y127        LUT2 (Prop_lut2_I0_O)        0.299     6.918 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.551     7.469    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.495     9.920    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.257    10.177    
                         clock uncertainty           -0.067    10.111    
    SLICE_X31Y128        FDRE (Setup_fdre_C_R)       -0.429     9.682    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.718ns (31.848%)  route 1.536ns (68.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 9.920 - 5.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.610     5.214    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y122        FDRE (Prop_fdre_C_Q)         0.419     5.633 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.985     6.619    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X31Y127        LUT2 (Prop_lut2_I0_O)        0.299     6.918 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.551     7.469    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.495     9.920    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.257    10.177    
                         clock uncertainty           -0.067    10.111    
    SLICE_X31Y128        FDRE (Setup_fdre_C_R)       -0.429     9.682    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.718ns (31.848%)  route 1.536ns (68.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 9.920 - 5.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.610     5.214    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y122        FDRE (Prop_fdre_C_Q)         0.419     5.633 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.985     6.619    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X31Y127        LUT2 (Prop_lut2_I0_O)        0.299     6.918 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.551     7.469    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.495     9.920    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.257    10.177    
                         clock uncertainty           -0.067    10.111    
    SLICE_X31Y128        FDRE (Setup_fdre_C_R)       -0.429     9.682    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.718ns (32.541%)  route 1.488ns (67.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 9.921 - 5.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.610     5.214    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y122        FDRE (Prop_fdre_C_Q)         0.419     5.633 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.985     6.619    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X31Y127        LUT2 (Prop_lut2_I0_O)        0.299     6.918 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.503     7.421    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y129        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.496     9.921    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y129        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.257    10.178    
                         clock uncertainty           -0.067    10.112    
    SLICE_X31Y129        FDRE (Setup_fdre_C_R)       -0.429     9.683    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          9.683    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.718ns (32.541%)  route 1.488ns (67.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 9.921 - 5.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.610     5.214    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y122        FDRE (Prop_fdre_C_Q)         0.419     5.633 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.985     6.619    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X31Y127        LUT2 (Prop_lut2_I0_O)        0.299     6.918 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.503     7.421    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y129        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.496     9.921    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y129        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism              0.257    10.178    
                         clock uncertainty           -0.067    10.112    
    SLICE_X31Y129        FDRE (Setup_fdre_C_R)       -0.429     9.683    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          9.683    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.718ns (32.541%)  route 1.488ns (67.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 9.921 - 5.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.610     5.214    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y122        FDRE (Prop_fdre_C_Q)         0.419     5.633 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.985     6.619    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X31Y127        LUT2 (Prop_lut2_I0_O)        0.299     6.918 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.503     7.421    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y129        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.496     9.921    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y129        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
                         clock pessimism              0.257    10.178    
                         clock uncertainty           -0.067    10.112    
    SLICE_X31Y129        FDRE (Setup_fdre_C_R)       -0.429     9.683    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          9.683    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.718ns (33.955%)  route 1.397ns (66.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 9.918 - 5.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.610     5.214    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y122        FDRE (Prop_fdre_C_Q)         0.419     5.633 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.985     6.619    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X31Y127        LUT2 (Prop_lut2_I0_O)        0.299     6.918 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.411     7.329    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y127        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.493     9.918    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y127        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism              0.257    10.175    
                         clock uncertainty           -0.067    10.109    
    SLICE_X31Y127        FDRE (Setup_fdre_C_R)       -0.429     9.680    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          9.680    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.718ns (33.955%)  route 1.397ns (66.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 9.918 - 5.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.610     5.214    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y122        FDRE (Prop_fdre_C_Q)         0.419     5.633 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.985     6.619    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X31Y127        LUT2 (Prop_lut2_I0_O)        0.299     6.918 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.411     7.329    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y127        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.493     9.918    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y127        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism              0.257    10.175    
                         clock uncertainty           -0.067    10.109    
    SLICE_X31Y127        FDRE (Setup_fdre_C_R)       -0.429     9.680    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          9.680    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.718ns (33.955%)  route 1.397ns (66.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 9.918 - 5.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.610     5.214    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y122        FDRE (Prop_fdre_C_Q)         0.419     5.633 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.985     6.619    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X31Y127        LUT2 (Prop_lut2_I0_O)        0.299     6.918 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.411     7.329    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y127        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.493     9.918    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y127        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism              0.257    10.175    
                         clock uncertainty           -0.067    10.109    
    SLICE_X31Y127        FDRE (Setup_fdre_C_R)       -0.429     9.680    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          9.680    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.718ns (33.955%)  route 1.397ns (66.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 9.918 - 5.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.610     5.214    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y122        FDRE (Prop_fdre_C_Q)         0.419     5.633 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.985     6.619    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X31Y127        LUT2 (Prop_lut2_I0_O)        0.299     6.918 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.411     7.329    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X31Y127        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.493     9.918    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y127        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism              0.257    10.175    
                         clock uncertainty           -0.067    10.109    
    SLICE_X31Y127        FDRE (Setup_fdre_C_R)       -0.429     9.680    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          9.680    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  2.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.557     1.478    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y122        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.056     1.675    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X31Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.824     1.992    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism             -0.513     1.478    
    SLICE_X31Y122        FDRE (Hold_fdre_C_D)         0.075     1.553    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     1.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y124        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]/Q
                         net (fo=1, routed)           0.110     1.727    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in[2]
    SLICE_X29Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     1.990    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X29Y123        FDRE (Hold_fdre_C_D)         0.070     1.560    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.556     1.477    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]/Q
                         net (fo=1, routed)           0.113     1.731    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in[11]
    SLICE_X29Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.824     1.992    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X29Y122        FDRE (Hold_fdre_C_D)         0.070     1.562    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.556     1.477    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/Q
                         net (fo=1, routed)           0.119     1.738    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in[7]
    SLICE_X28Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.824     1.992    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X28Y122        FDRE (Hold_fdre_C_D)         0.075     1.567    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/D
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.562     1.483    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X49Y105        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDPE (Prop_fdpe_C_Q)         0.141     1.624 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/Q
                         net (fo=1, routed)           0.118     1.742    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][5]
    SLICE_X48Y105        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.832     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X48Y105        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/C
                         clock pessimism             -0.503     1.496    
    SLICE_X48Y105        FDPE (Hold_fdpe_C_D)         0.070     1.566    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.895%)  route 0.121ns (46.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     1.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y124        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y124        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/Q
                         net (fo=1, routed)           0.121     1.738    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in[1]
    SLICE_X28Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.824     1.992    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X28Y122        FDRE (Hold_fdre_C_D)         0.046     1.538    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.071%)  route 0.122ns (36.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.557     1.478    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y127        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y127        FDRE (Prop_fdre_C_Q)         0.164     1.642 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/Q
                         net (fo=3, routed)           0.122     1.765    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2]
    SLICE_X30Y126        LUT4 (Prop_lut4_I2_O)        0.045     1.810 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1/O
                         net (fo=1, routed)           0.000     1.810    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1_n_0
    SLICE_X30Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     1.990    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                         clock pessimism             -0.500     1.489    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.120     1.609    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.557     1.478    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/Q
                         net (fo=4, routed)           0.068     1.674    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
    SLICE_X31Y128        LUT6 (Prop_lut6_I4_O)        0.099     1.773 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.773    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/p_0_in__0[5]
    SLICE_X31Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.826     1.993    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y128        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X31Y128        FDRE (Hold_fdre_C_D)         0.092     1.570    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/D
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.795%)  route 0.148ns (51.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.562     1.483    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X48Y105        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_fdpe_C_Q)         0.141     1.624 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/Q
                         net (fo=1, routed)           0.148     1.772    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][9]
    SLICE_X49Y105        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.832     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X49Y105        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
                         clock pessimism             -0.503     1.496    
    SLICE_X49Y105        FDPE (Hold_fdpe_C_D)         0.070     1.566    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     1.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.164     1.640 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/Q
                         net (fo=12, routed)          0.127     1.767    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.045     1.812 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1/O
                         net (fo=1, routed)           0.000     1.812    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1_n_0
    SLICE_X30Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     1.990    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
                         clock pessimism             -0.513     1.476    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.121     1.597    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    mem_read_write/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X30Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X31Y122    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X30Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X30Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X30Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X30Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y127    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y7  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1       mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.249         2.500       1.251      PHASER_REF_X1Y1      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         2.500       0.000      PHASER_OUT_PHY_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         2.500       0.000      PHASER_OUT_PHY_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         2.500       0.000      PHASER_OUT_PHY_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         2.500       0.000      PHASER_OUT_PHY_X1Y7  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         2.500       0.001      PHASER_REF_X1Y1      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1       mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.562         1.250       0.688      PHASER_REF_X1Y1      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.562         1.250       0.688      PHASER_REF_X1Y1      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         1.250       0.687      PHASER_IN_PHY_X1Y4   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         1.250       0.687      PHASER_IN_PHY_X1Y4   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         1.250       0.687      PHASER_IN_PHY_X1Y6   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         1.250       0.687      PHASER_IN_PHY_X1Y6   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         5.000       3.333      ILOGIC_X1Y52  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         5.000       3.333      ILOGIC_X1Y52  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         5.000       3.333      ILOGIC_X1Y54  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         5.000       3.333      ILOGIC_X1Y54  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         5.000       3.333      ILOGIC_X1Y55  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         5.000       3.333      ILOGIC_X1Y55  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         5.000       3.333      ILOGIC_X1Y56  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         5.000       3.333      ILOGIC_X1Y56  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         5.000       3.333      ILOGIC_X1Y59  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         5.000       3.333      ILOGIC_X1Y59  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack       17.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.924ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv rise@20.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.425ns (43.593%)  route 0.550ns (56.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 28.104 - 20.000 ) 
    Source Clock Delay      (SCD):    8.964ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.318 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.491 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     8.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     9.389 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.550     9.939    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    25.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.941 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.387    28.491    
                         clock uncertainty           -0.057    28.434    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    27.863    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.863    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                 17.924    

Slack (MET) :             17.945ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv rise@20.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 28.104 - 20.000 ) 
    Source Clock Delay      (SCD):    8.964ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.318 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.491 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     8.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     9.389 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     9.918    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    25.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.941 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.387    28.491    
                         clock uncertainty           -0.057    28.434    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    27.863    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.863    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                 17.945    

Slack (MET) :             17.946ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv rise@20.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 28.104 - 20.000 ) 
    Source Clock Delay      (SCD):    8.964ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.318 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.491 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     8.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     9.389 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     9.917    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    25.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.941 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.387    28.491    
                         clock uncertainty           -0.057    28.434    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    27.863    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.863    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                 17.946    

Slack (MET) :             17.946ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv rise@20.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 28.104 - 20.000 ) 
    Source Clock Delay      (SCD):    8.964ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.318 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.491 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     8.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     9.389 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     9.917    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    25.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.941 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.387    28.491    
                         clock uncertainty           -0.057    28.434    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    27.863    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.863    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                 17.946    

Slack (MET) :             17.989ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv rise@20.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 28.104 - 20.000 ) 
    Source Clock Delay      (SCD):    8.969ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.318 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.491 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     8.969    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     9.394 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     9.923    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    25.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.941 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.387    28.491    
                         clock uncertainty           -0.057    28.434    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.522    27.912    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.912    
                         arrival time                          -9.923    
  -------------------------------------------------------------------
                         slack                                 17.989    

Slack (MET) :             17.990ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv rise@20.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 28.104 - 20.000 ) 
    Source Clock Delay      (SCD):    8.969ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.318 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.491 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     8.969    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     9.394 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     9.922    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    25.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.941 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.387    28.491    
                         clock uncertainty           -0.057    28.434    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[0])
                                                     -0.522    27.912    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.912    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                 17.990    

Slack (MET) :             17.990ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv rise@20.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 28.104 - 20.000 ) 
    Source Clock Delay      (SCD):    8.969ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.318 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.491 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     8.969    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     9.394 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     9.922    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    25.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.941 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.387    28.491    
                         clock uncertainty           -0.057    28.434    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[1])
                                                     -0.522    27.912    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.912    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                 17.990    

Slack (MET) :             17.990ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv rise@20.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 28.104 - 20.000 ) 
    Source Clock Delay      (SCD):    8.969ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.318 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.491 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     8.969    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     9.394 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     9.922    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    25.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.941 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.387    28.491    
                         clock uncertainty           -0.057    28.434    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[2])
                                                     -0.522    27.912    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.912    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                 17.990    

Slack (MET) :             17.997ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv rise@20.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 28.104 - 20.000 ) 
    Source Clock Delay      (SCD):    8.962ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.318 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.491 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.471     8.962    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y54         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y54         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     9.387 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     9.916    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d3[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    25.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.941 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.387    28.491    
                         clock uncertainty           -0.057    28.434    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.521    27.913    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.913    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 17.997    

Slack (MET) :             17.998ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv rise@20.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.104ns = ( 28.104 - 20.000 ) 
    Source Clock Delay      (SCD):    8.962ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.318 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.491 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.471     8.962    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y54         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y54         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     9.387 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     9.915    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d3[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    25.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.941 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.387    28.491    
                         clock uncertainty           -0.057    28.434    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.521    27.913    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.913    
                         arrival time                          -9.915    
  -------------------------------------------------------------------
                         slack                                 17.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.743 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.833 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     3.891 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     3.891    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_wr_enable
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.401    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.568     3.833    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     3.820    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.820    
                         arrival time                           3.891    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.743 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.833 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     3.996    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     4.126 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     4.336    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.401    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.568     3.833    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     3.797    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.797    
                         arrival time                           4.336    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.743 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.833 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     3.996    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     4.126 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     4.336    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.401    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.568     3.833    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     3.797    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.797    
                         arrival time                           4.336    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.743 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.833 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     3.996    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     4.126 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     4.337    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.401    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.568     3.833    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     3.797    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.797    
                         arrival time                           4.337    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.743 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.833 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     3.996    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     4.126 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     4.337    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.401    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.568     3.833    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     3.797    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.797    
                         arrival time                           4.337    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.743 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.833 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     3.994    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     4.124 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     4.334    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.401    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.568     3.833    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     3.787    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.787    
                         arrival time                           4.334    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.743 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.833 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     3.994    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     4.124 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     4.334    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.401    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.568     3.833    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     3.787    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.787    
                         arrival time                           4.334    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.743 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.833 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     3.993    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y55         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     4.123 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     4.333    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.401    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.568     3.833    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     3.785    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.785    
                         arrival time                           4.333    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.743 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.833 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     3.993    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y55         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     4.123 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     4.333    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.401    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.568     3.833    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     3.785    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.785    
                         arrival time                           4.333    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.743 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.833 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     3.994    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     4.124 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     4.335    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.401    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.568     3.833    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     3.787    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.787    
                         arrival time                           4.335    
  -------------------------------------------------------------------
                         slack                                  0.548    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         20.000      15.000     IN_FIFO_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y52  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y54  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y55  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y56  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y59  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y60  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y61  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y62  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         10.000      7.850      IN_FIFO_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         10.000      7.850      IN_FIFO_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         10.000      7.850      IN_FIFO_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         10.000      7.850      IN_FIFO_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         5.000       3.333      ILOGIC_X1Y75  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         5.000       3.333      ILOGIC_X1Y75  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         5.000       3.333      ILOGIC_X1Y76  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         5.000       3.333      ILOGIC_X1Y76  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         5.000       3.333      ILOGIC_X1Y77  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         5.000       3.333      ILOGIC_X1Y77  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         5.000       3.333      ILOGIC_X1Y79  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         5.000       3.333      ILOGIC_X1Y79  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         5.000       3.333      ILOGIC_X1Y80  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         5.000       3.333      ILOGIC_X1Y80  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack       17.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.854ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv_1 rise@20.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.425ns (38.045%)  route 0.692ns (61.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.092ns = ( 28.092 - 20.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.478 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     8.926    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y77         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     9.351 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.692    10.043    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    25.626    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.929 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.092 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.092    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.386    28.478    
                         clock uncertainty           -0.057    28.421    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.524    27.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.897    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                 17.854    

Slack (MET) :             17.903ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv_1 rise@20.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.425ns (38.045%)  route 0.692ns (61.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.092ns = ( 28.092 - 20.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.478 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     8.926    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y79         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     9.351 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.692    10.043    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    25.626    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.929 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.092 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.092    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.386    28.478    
                         clock uncertainty           -0.057    28.421    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D4[0])
                                                     -0.475    27.946    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.946    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                 17.903    

Slack (MET) :             17.968ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv_1 rise@20.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.092ns = ( 28.092 - 20.000 ) 
    Source Clock Delay      (SCD):    8.928ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.478 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     8.928    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     9.353 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     9.882    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    25.626    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.929 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.092 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.092    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.386    28.478    
                         clock uncertainty           -0.057    28.421    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    27.850    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.850    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 17.968    

Slack (MET) :             17.969ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv_1 rise@20.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.092ns = ( 28.092 - 20.000 ) 
    Source Clock Delay      (SCD):    8.928ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.478 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     8.928    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     9.353 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     9.881    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    25.626    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.929 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.092 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.092    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.386    28.478    
                         clock uncertainty           -0.057    28.421    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    27.850    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.850    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                 17.969    

Slack (MET) :             17.969ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv_1 rise@20.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.092ns = ( 28.092 - 20.000 ) 
    Source Clock Delay      (SCD):    8.928ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.478 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     8.928    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     9.353 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     9.881    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    25.626    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.929 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.092 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.092    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.386    28.478    
                         clock uncertainty           -0.057    28.421    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    27.850    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.850    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                 17.969    

Slack (MET) :             17.969ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv_1 rise@20.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.092ns = ( 28.092 - 20.000 ) 
    Source Clock Delay      (SCD):    8.928ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.478 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     8.928    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     9.353 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     9.881    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    25.626    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.929 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.092 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.092    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.386    28.478    
                         clock uncertainty           -0.057    28.421    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    27.850    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.850    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                 17.969    

Slack (MET) :             17.995ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv_1 rise@20.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.092ns = ( 28.092 - 20.000 ) 
    Source Clock Delay      (SCD):    8.928ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.478 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     8.928    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     9.353 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     9.882    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    25.626    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.929 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.092 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.092    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.386    28.478    
                         clock uncertainty           -0.057    28.421    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[3])
                                                     -0.544    27.877    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.877    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 17.995    

Slack (MET) :             17.996ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv_1 rise@20.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.092ns = ( 28.092 - 20.000 ) 
    Source Clock Delay      (SCD):    8.928ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.478 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     8.928    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     9.353 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     9.881    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    25.626    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.929 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.092 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.092    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.386    28.478    
                         clock uncertainty           -0.057    28.421    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[0])
                                                     -0.544    27.877    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.877    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                 17.996    

Slack (MET) :             17.996ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv_1 rise@20.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.092ns = ( 28.092 - 20.000 ) 
    Source Clock Delay      (SCD):    8.928ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.478 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     8.928    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     9.353 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     9.881    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    25.626    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.929 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.092 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.092    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.386    28.478    
                         clock uncertainty           -0.057    28.421    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[1])
                                                     -0.544    27.877    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.877    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                 17.996    

Slack (MET) :             17.996ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (iserdes_clkdiv_1 rise@20.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.092ns = ( 28.092 - 20.000 ) 
    Source Clock Delay      (SCD):    8.928ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.478 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     8.928    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     9.353 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     9.881    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    25.626    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    27.929 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    28.092 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    28.092    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.386    28.478    
                         clock uncertainty           -0.057    28.421    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[2])
                                                     -0.544    27.877    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         27.877    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                 17.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.735 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     3.883 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     3.883    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.392    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.567     3.825    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     3.812    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.812    
                         arrival time                           3.883    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.735 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     3.982    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     4.112 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     4.322    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.392    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.567     3.825    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     3.789    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.789    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.735 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     3.982    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     4.112 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     4.322    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.392    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.567     3.825    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     3.789    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.789    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.735 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     3.982    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     4.112 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     4.323    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.392    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.567     3.825    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     3.789    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.789    
                         arrival time                           4.323    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.735 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     3.982    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     4.112 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     4.323    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.392    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.567     3.825    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     3.789    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.789    
                         arrival time                           4.323    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.735 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     3.980    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     4.110 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     4.320    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.392    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.567     3.825    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     3.779    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.735 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     3.980    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     4.110 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     4.320    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.392    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.567     3.825    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     3.779    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.979ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.735 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     3.979    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y79         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     4.109 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     4.319    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.392    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.567     3.825    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     3.777    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.777    
                         arrival time                           4.319    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.735 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     3.980    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     4.110 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     4.321    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.392    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.567     3.825    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     3.779    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           4.321    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     3.735 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.825 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     3.980    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     4.110 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     4.321    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     2.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     4.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.392    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.567     3.825    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     3.779    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           4.321    
  -------------------------------------------------------------------
                         slack                                  0.542    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         20.000      15.000     IN_FIFO_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y75  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y76  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y77  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y79  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y80  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y83  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y84  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         20.000      18.333     ILOGIC_X1Y85  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         10.000      7.850      IN_FIFO_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         10.000      7.850      IN_FIFO_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         10.000      7.850      IN_FIFO_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         10.000      7.850      IN_FIFO_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        3.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mem_refclk rise@5.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.622ns (56.908%)  route 0.471ns (43.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 10.639 - 5.000 ) 
    Source Clock Delay      (SCD):    5.978ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621     5.978    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     6.600 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.471     7.071    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     9.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589    10.639    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.339    10.978    
                         clock uncertainty           -0.062    10.916    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.011    10.905    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         10.905    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                  3.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.195     1.730    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313     2.043 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.146     2.189    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.215     2.268    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.537     1.730    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123     1.853    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         5.000       3.525      PHY_CONTROL_X1Y1     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1       mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1       mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         2.500       1.875      PHY_CONTROL_X1Y1     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         2.500       1.875      PHY_CONTROL_X1Y1     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         2.500       1.875      PHY_CONTROL_X1Y1     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         2.500       1.875      PHY_CONTROL_X1Y1     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         2.500       1.937      PHASER_IN_PHY_X1Y4   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         2.500       1.937      PHASER_IN_PHY_X1Y4   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         2.500       1.937      PHASER_OUT_PHY_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         2.500       1.937      PHASER_OUT_PHY_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         2.500       1.937      PHASER_OUT_PHY_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         2.500       1.937      PHASER_OUT_PHY_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         2.500       1.937      PHASER_IN_PHY_X1Y6   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         2.500       1.937      PHASER_IN_PHY_X1Y6   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clk rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.718ns = ( 15.718 - 5.000 ) 
    Source Clock Delay      (SCD):    10.800ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.202    10.800 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562    11.362 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475    11.837    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     9.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    10.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    14.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.133    15.311 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407    15.718    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.489    16.207    
                         clock uncertainty           -0.062    16.145    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D1)      -0.885    15.260    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clk rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.718ns = ( 15.718 - 5.000 ) 
    Source Clock Delay      (SCD):    10.800ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.202    10.800 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550    11.350 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468    11.818    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     9.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    10.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    14.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.133    15.311 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407    15.718    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.489    16.207    
                         clock uncertainty           -0.062    16.145    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D1)      -0.834    15.311    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -11.818    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clk rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.718ns = ( 15.718 - 5.000 ) 
    Source Clock Delay      (SCD):    10.800ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.202    10.800 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550    11.350 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468    11.818    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     9.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    10.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    14.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.133    15.311 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407    15.718    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.489    16.207    
                         clock uncertainty           -0.062    16.145    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D2)      -0.834    15.311    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -11.818    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clk rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.718ns = ( 15.718 - 5.000 ) 
    Source Clock Delay      (SCD):    10.800ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.202    10.800 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562    11.362 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475    11.837    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     9.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    10.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    14.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.133    15.311 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407    15.718    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.489    16.207    
                         clock uncertainty           -0.062    16.145    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D2)      -0.788    15.357    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  3.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.777ns
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.996     5.935 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     6.281 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     6.431    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.058     6.599 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     6.777    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.664     6.113    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D2)       -0.093     6.020    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -6.020    
                         arrival time                           6.431    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.777ns
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.996     5.935 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     6.281 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     6.432    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.058     6.599 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     6.777    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.664     6.113    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D1)       -0.093     6.020    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -6.020    
                         arrival time                           6.432    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.777ns
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.996     5.935 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     6.286 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     6.446    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.058     6.599 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     6.777    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.664     6.113    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D1)       -0.113     6.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -6.000    
                         arrival time                           6.446    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.777ns
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.996     5.935 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     6.286 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     6.446    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.058     6.599 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     6.777    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.664     6.113    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D2)       -0.113     6.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -6.000    
                         arrival time                           6.446    
  -------------------------------------------------------------------
                         slack                                  0.446    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y52  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y53  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y54  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y55  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y56  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y59  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y60  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y61  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y62  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y57  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        8.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.579ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.734ns = ( 19.734 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y59         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    19.734    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.163    
                         clock uncertainty           -0.062    20.101    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    19.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.476    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.579    

Slack (MET) :             8.579ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.734ns = ( 19.734 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y59         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    19.734    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.163    
                         clock uncertainty           -0.062    20.101    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    19.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.476    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.579    

Slack (MET) :             8.579ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.734ns = ( 19.734 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y59         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    19.734    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.163    
                         clock uncertainty           -0.062    20.101    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    19.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.476    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.579    

Slack (MET) :             8.580ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.734ns = ( 19.734 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467    10.896    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y59         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    19.734    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.163    
                         clock uncertainty           -0.062    20.101    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    19.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.476    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  8.580    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.736ns = ( 19.736 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y55         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    19.736    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.165    
                         clock uncertainty           -0.062    20.103    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    19.478    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.581    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.736ns = ( 19.736 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y55         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    19.736    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.165    
                         clock uncertainty           -0.062    20.103    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    19.478    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.581    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.736ns = ( 19.736 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y55         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    19.736    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.165    
                         clock uncertainty           -0.062    20.103    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    19.478    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.581    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.736ns = ( 19.736 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[0]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y56         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    19.736    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.165    
                         clock uncertainty           -0.062    20.103    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    19.478    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.581    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.736ns = ( 19.736 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[1]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y56         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    19.736    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.165    
                         clock uncertainty           -0.062    20.103    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    19.478    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.581    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.736ns = ( 19.736 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[3]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y56         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    19.736    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.165    
                         clock uncertainty           -0.062    20.103    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    19.478    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.808ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     5.160 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     5.311    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y53         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.808    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.201    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.220    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.220    
                         arrival time                           5.311    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.808ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     5.160 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     5.311    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y53         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.808    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.201    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.220    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.220    
                         arrival time                           5.311    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.808ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     5.160 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     5.311    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y53         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.808    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.201    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     5.220    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.220    
                         arrival time                           5.311    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.808ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     5.160 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     5.312    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y53         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.808    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.201    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     5.220    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.220    
                         arrival time                           5.312    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.809ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y62         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     5.809    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.202    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.221    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.221    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.809ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y62         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     5.809    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.202    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.221    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.221    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.809ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y62         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     5.809    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.202    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     5.221    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.221    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.808ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y52         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.808    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.201    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.220    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.220    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.808ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y52         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.808    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.201    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.220    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.220    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.808ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X1Y52         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.808    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.201    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     5.220    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.220    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y52   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y53   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y54   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y55   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y56   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y59   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y60   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y61   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y62   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y63  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y69  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y70  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y64  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y65  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y66  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y67  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y68  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y71  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y72  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack       18.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.361ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.674ns (49.834%)  route 0.678ns (50.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.716ns = ( 29.716 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q0[1]
                         net (fo=1, routed)           0.678    11.096    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[1]
    OLOGIC_X1Y63         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    29.716    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y63         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.144    
                         clock uncertainty           -0.062    30.082    
    OLOGIC_X1Y63         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    29.457    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.457    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                 18.361    

Slack (MET) :             18.567ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.712ns = ( 29.712 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y69         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    29.712    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.140    
                         clock uncertainty           -0.062    30.078    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    29.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.453    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.567    

Slack (MET) :             18.567ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.712ns = ( 29.712 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[5]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y69         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    29.712    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.140    
                         clock uncertainty           -0.062    30.078    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    29.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.453    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.567    

Slack (MET) :             18.567ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.712ns = ( 29.712 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[7]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y69         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    29.712    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.140    
                         clock uncertainty           -0.062    30.078    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    29.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.453    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.567    

Slack (MET) :             18.567ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.712ns = ( 29.712 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[4]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X1Y70         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    29.712    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.140    
                         clock uncertainty           -0.062    30.078    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    29.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.453    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.567    

Slack (MET) :             18.567ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.712ns = ( 29.712 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[5]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X1Y70         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    29.712    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.140    
                         clock uncertainty           -0.062    30.078    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    29.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.453    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.567    

Slack (MET) :             18.567ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.712ns = ( 29.712 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[7]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[47]
    OLOGIC_X1Y70         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    29.712    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.140    
                         clock uncertainty           -0.062    30.078    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    29.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.453    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.567    

Slack (MET) :             18.567ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.712ns = ( 29.712 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y71         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    29.712    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.140    
                         clock uncertainty           -0.062    30.078    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    29.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.453    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.567    

Slack (MET) :             18.567ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.712ns = ( 29.712 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y71         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    29.712    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.140    
                         clock uncertainty           -0.062    30.078    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    29.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.453    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.567    

Slack (MET) :             18.567ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.712ns = ( 29.712 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y71         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    29.712    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.140    
                         clock uncertainty           -0.062    30.078    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    29.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.453    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     5.153 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     5.304    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y65         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     5.795    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.190    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.209    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.209    
                         arrival time                           5.304    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     5.153 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     5.304    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y65         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     5.795    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.190    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.209    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.209    
                         arrival time                           5.304    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     5.153 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     5.304    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y65         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     5.795    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.190    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     5.209    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.209    
                         arrival time                           5.304    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     5.153 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     5.305    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y65         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     5.795    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.190    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     5.209    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.209    
                         arrival time                           5.305    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.796ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     5.156 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     5.307    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y74         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     5.796    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.191    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.210    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.210    
                         arrival time                           5.307    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.796ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     5.156 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     5.307    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y74         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     5.796    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.191    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.210    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.210    
                         arrival time                           5.307    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.796ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     5.156 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     5.307    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y74         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     5.796    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.191    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     5.210    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.210    
                         arrival time                           5.307    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     5.156 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     5.307    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y64         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     5.795    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.190    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.209    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.209    
                         arrival time                           5.307    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     5.156 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     5.307    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y64         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     5.795    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.190    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.209    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.209    
                         arrival time                           5.307    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     5.156 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     5.307    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y64         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     5.795    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.190    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     5.209    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.209    
                         arrival time                           5.307    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         20.000      15.000     OUT_FIFO_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y63   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y69   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y70   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y64   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y65   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y66   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y67   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y68   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y71   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         10.000      7.850      OUT_FIFO_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         10.000      7.850      OUT_FIFO_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         10.000      7.850      OUT_FIFO_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         10.000      7.850      OUT_FIFO_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        3.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clk_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.711ns = ( 15.711 - 5.000 ) 
    Source Clock Delay      (SCD):    10.800ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.202    10.800 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562    11.362 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475    11.837    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     9.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    10.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    14.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.133    15.311 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400    15.711    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.489    16.200    
                         clock uncertainty           -0.062    16.138    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D1)      -0.885    15.253    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.486ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clk_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.711ns = ( 15.711 - 5.000 ) 
    Source Clock Delay      (SCD):    10.800ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.202    10.800 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550    11.350 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468    11.818    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     9.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    10.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    14.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.133    15.311 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400    15.711    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.489    16.200    
                         clock uncertainty           -0.062    16.138    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D1)      -0.834    15.304    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -11.818    
  -------------------------------------------------------------------
                         slack                                  3.486    

Slack (MET) :             3.486ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clk_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.711ns = ( 15.711 - 5.000 ) 
    Source Clock Delay      (SCD):    10.800ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.202    10.800 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550    11.350 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468    11.818    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     9.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    10.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    14.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.133    15.311 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400    15.711    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.489    16.200    
                         clock uncertainty           -0.062    16.138    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D2)      -0.834    15.304    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -11.818    
  -------------------------------------------------------------------
                         slack                                  3.486    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clk_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.711ns = ( 15.711 - 5.000 ) 
    Source Clock Delay      (SCD):    10.800ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.202    10.800 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562    11.362 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475    11.837    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     9.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    10.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    14.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.133    15.311 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400    15.711    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.489    16.200    
                         clock uncertainty           -0.062    16.138    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D2)      -0.788    15.350    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  3.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.996     5.935 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     6.281 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     6.431    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.058     6.599 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     6.775    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.664     6.111    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D2)       -0.093     6.018    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -6.018    
                         arrival time                           6.431    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.996     5.935 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     6.281 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     6.432    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.058     6.599 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     6.775    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.664     6.111    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D1)       -0.093     6.018    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -6.018    
                         arrival time                           6.432    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.996     5.935 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     6.286 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     6.446    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.058     6.599 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     6.775    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.664     6.111    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D1)       -0.113     5.998    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -5.998    
                         arrival time                           6.446    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.996     5.935 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     6.286 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     6.446    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.058     6.599 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     6.775    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.664     6.111    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D2)       -0.113     5.998    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -5.998    
                         arrival time                           6.446    
  -------------------------------------------------------------------
                         slack                                  0.448    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y75  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y76  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y77  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y79  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y80  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y83  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y84  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y85  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y86  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y81  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        8.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.226ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.674ns (45.110%)  route 0.820ns (54.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.733ns = ( 19.733 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[3])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q0[3]
                         net (fo=1, routed)           0.820    11.249    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X1Y75         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.407    19.733    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y75         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.162    
                         clock uncertainty           -0.062    20.100    
    OLOGIC_X1Y75         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    19.475    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.475    
                         arrival time                         -11.249    
  -------------------------------------------------------------------
                         slack                                  8.226    

Slack (MET) :             8.373ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.674ns (50.019%)  route 0.673ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.733ns = ( 19.733 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.673    11.102    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[11]
    OLOGIC_X1Y77         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.407    19.733    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.162    
                         clock uncertainty           -0.062    20.100    
    OLOGIC_X1Y77         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    19.475    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.475    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  8.373    

Slack (MET) :             8.553ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.674ns (57.744%)  route 0.493ns (42.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.733ns = ( 19.733 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q0[1]
                         net (fo=1, routed)           0.493    10.922    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y75         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.407    19.733    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y75         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.162    
                         clock uncertainty           -0.062    20.100    
    OLOGIC_X1Y75         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    19.475    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.475    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                  8.553    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 19.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y83         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    19.729    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.158    
                         clock uncertainty           -0.062    20.096    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    19.471    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.471    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 19.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y83         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    19.729    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.158    
                         clock uncertainty           -0.062    20.096    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    19.471    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.471    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 19.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y83         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    19.729    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.158    
                         clock uncertainty           -0.062    20.096    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    19.471    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.471    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.575ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 19.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467    10.896    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y83         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    19.729    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.158    
                         clock uncertainty           -0.062    20.096    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    19.471    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.471    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  8.575    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.731ns = ( 19.731 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y79         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405    19.731    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.160    
                         clock uncertainty           -0.062    20.098    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    19.473    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.473    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.731ns = ( 19.731 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y79         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405    19.731    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.160    
                         clock uncertainty           -0.062    20.098    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    19.473    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.473    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.731ns = ( 19.731 - 10.000 ) 
    Source Clock Delay      (SCD):    9.755ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674    10.429 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468    10.897    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y79         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405    19.731    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.429    20.160    
                         clock uncertainty           -0.062    20.098    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    19.473    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.473    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  8.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     5.160 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     5.311    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[9]
    OLOGIC_X1Y77         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.806    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.199    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.311    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     5.160 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     5.311    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[10]
    OLOGIC_X1Y77         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.806    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.199    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.311    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     5.160 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     5.312    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[8]
    OLOGIC_X1Y77         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.806    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.199    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.312    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y86         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.807    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.200    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.219    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.219    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y86         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.807    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.200    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.219    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.219    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y86         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.807    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.200    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     5.219    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.219    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y76         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.806    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.199    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y76         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.806    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.199    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y76         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.806    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.199    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.022 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.022    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[1])
                                                      0.141     5.163 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[1]
                         net (fo=1, routed)           0.150     5.314    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[25]
    OLOGIC_X1Y84         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.806    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y84         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.607     5.199    
    OLOGIC_X1Y84         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y75   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y76   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y77   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y79   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y80   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y83   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y84   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y85   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y86   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y93  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y94  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y89  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y90  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y91  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y92  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y95  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y99  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y97  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         5.000       3.333      OLOGIC_X1Y98  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack       18.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.296ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.674ns (46.802%)  route 0.766ns (53.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.739ns = ( 29.739 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[3])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[3]
                         net (fo=1, routed)           0.766    11.184    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[23]
    OLOGIC_X1Y99         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    29.739    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.167    
                         clock uncertainty           -0.062    30.105    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    29.480    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.480    
                         arrival time                         -11.184    
  -------------------------------------------------------------------
                         slack                                 18.296    

Slack (MET) :             18.297ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.674ns (46.835%)  route 0.765ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.739ns = ( 29.739 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[2])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[2]
                         net (fo=1, routed)           0.765    11.183    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[22]
    OLOGIC_X1Y99         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    29.739    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.167    
                         clock uncertainty           -0.062    30.105    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    29.480    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.480    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                 18.297    

Slack (MET) :             18.302ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.674ns (46.998%)  route 0.760ns (53.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.739ns = ( 29.739 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[1])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[1]
                         net (fo=1, routed)           0.760    11.178    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[21]
    OLOGIC_X1Y99         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    29.739    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.167    
                         clock uncertainty           -0.062    30.105    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    29.480    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.480    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                 18.302    

Slack (MET) :             18.384ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.674ns (49.831%)  route 0.679ns (50.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.739ns = ( 29.739 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[0])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[0]
                         net (fo=1, routed)           0.679    11.096    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[20]
    OLOGIC_X1Y99         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    29.739    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.167    
                         clock uncertainty           -0.062    30.105    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    29.480    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.480    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                 18.384    

Slack (MET) :             18.590ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.735ns = ( 29.735 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[4]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[32]
    OLOGIC_X1Y93         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    29.735    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.163    
                         clock uncertainty           -0.062    30.101    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    29.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.476    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.590    

Slack (MET) :             18.590ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.735ns = ( 29.735 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[5]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[33]
    OLOGIC_X1Y93         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    29.735    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.163    
                         clock uncertainty           -0.062    30.101    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    29.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.476    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.590    

Slack (MET) :             18.590ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.735ns = ( 29.735 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[7]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[35]
    OLOGIC_X1Y93         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    29.735    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.163    
                         clock uncertainty           -0.062    30.101    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    29.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.476    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.590    

Slack (MET) :             18.590ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.735ns = ( 29.735 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[4]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[36]
    OLOGIC_X1Y94         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    29.735    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.163    
                         clock uncertainty           -0.062    30.101    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    29.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.476    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.590    

Slack (MET) :             18.590ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.735ns = ( 29.735 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[5]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y94         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    29.735    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.163    
                         clock uncertainty           -0.062    30.101    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    29.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.476    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.590    

Slack (MET) :             18.590ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.003%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.735ns = ( 29.735 - 20.000 ) 
    Source Clock Delay      (SCD):    9.744ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     9.744 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674    10.418 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[7]
                         net (fo=1, routed)           0.468    10.886    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y94         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    29.735    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.428    30.163    
                         clock uncertainty           -0.062    30.101    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    29.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.476    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 18.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.803ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     5.153 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     5.304    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[1]
    OLOGIC_X1Y89         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     5.803    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.198    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.217    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.217    
                         arrival time                           5.304    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.803ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     5.153 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     5.304    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[2]
    OLOGIC_X1Y89         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     5.803    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.198    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.217    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.217    
                         arrival time                           5.304    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.803ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     5.153 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     5.304    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[3]
    OLOGIC_X1Y89         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     5.803    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.198    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     5.217    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.217    
                         arrival time                           5.304    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.803ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     5.153 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     5.305    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[0]
    OLOGIC_X1Y89         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     5.803    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.198    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     5.217    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.217    
                         arrival time                           5.305    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.804ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     5.156 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     5.307    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[29]
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     5.804    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.199    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.307    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.804ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     5.156 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     5.307    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[30]
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     5.804    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.199    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.307    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.804ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     5.156 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     5.307    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[31]
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     5.804    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.199    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.307    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.804ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     5.156 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[0]
                         net (fo=1, routed)           0.151     5.308    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[28]
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     5.804    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.199    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.308    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.143ns (48.755%)  route 0.150ns (51.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.804ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q8[1])
                                                      0.143     5.158 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q8[1]
                         net (fo=1, routed)           0.150     5.309    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y97         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     5.804    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.199    
    OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.309    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.143ns (48.755%)  route 0.150ns (51.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.804ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     5.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q8[2])
                                                      0.143     5.158 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q8[2]
                         net (fo=1, routed)           0.150     5.309    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[26]
    OLOGIC_X1Y97         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     5.804    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.605     5.199    
    OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     5.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.309    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         20.000      15.000     OUT_FIFO_X1Y7  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y93   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y94   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y89   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y90   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y91   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y92   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y95   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y99   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         20.000      18.333     OLOGIC_X1Y97   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         10.000      7.850      OUT_FIFO_X1Y7  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         10.000      7.850      OUT_FIFO_X1Y7  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         10.000      7.850      OUT_FIFO_X1Y7  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         10.000      7.850      OUT_FIFO_X1Y7  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            2.155         20.000      17.845     BUFHCE_X1Y12     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       10.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.956ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_rdy_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 1.076ns (11.924%)  route 7.948ns (88.076%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.123ns = ( 27.123 - 20.000 ) 
    Source Clock Delay      (SCD):    7.597ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.632     7.597    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/CLK
    SLICE_X65Y97         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.456     8.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[0]/Q
                         net (fo=37, routed)          1.983    10.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/Q[0]
    SLICE_X66Y91         LUT5 (Prop_lut5_I3_O)        0.124    10.160 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/act_wait_r_lcl_i_3/O
                         net (fo=27, routed)          2.030    12.190    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_bm_end_r_reg_1
    SLICE_X61Y93         LUT4 (Prop_lut4_I1_O)        0.124    12.314 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_2/O
                         net (fo=34, routed)          2.613    14.927    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]
    SLICE_X69Y91         LUT5 (Prop_lut5_I1_O)        0.124    15.051 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/accept_internal_r_i_1/O
                         net (fo=3, routed)           0.580    15.631    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/p_9_in
    SLICE_X69Y92         LUT4 (Prop_lut4_I0_O)        0.124    15.755 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/accept_r_i_1/O
                         net (fo=2, routed)           0.741    16.497    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/accept_ns
    SLICE_X70Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.621 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_rdy_r_i_1/O
                         net (fo=1, routed)           0.000    16.621    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_rdy_ns
    SLICE_X70Y89         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_rdy_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.507    27.123    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X70Y89         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_rdy_r_reg/C
                         clock pessimism              0.429    27.552    
                         clock uncertainty           -0.056    27.495    
    SLICE_X70Y89         FDRE (Setup_fdre_C_D)        0.081    27.576    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_rdy_r_reg
  -------------------------------------------------------------------
                         required time                         27.576    
                         arrival time                         -16.621    
  -------------------------------------------------------------------
                         slack                                 10.956    

Slack (MET) :             11.064ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/periodic_rd_ack_r_lcl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.567ns  (logic 0.978ns (11.416%)  route 7.589ns (88.584%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.124ns = ( 27.124 - 20.000 ) 
    Source Clock Delay      (SCD):    7.597ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.632     7.597    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/CLK
    SLICE_X65Y97         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.456     8.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[0]/Q
                         net (fo=37, routed)          1.983    10.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/Q[0]
    SLICE_X66Y91         LUT5 (Prop_lut5_I3_O)        0.124    10.160 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/act_wait_r_lcl_i_3/O
                         net (fo=27, routed)          2.030    12.190    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_bm_end_r_reg_1
    SLICE_X61Y93         LUT4 (Prop_lut4_I1_O)        0.124    12.314 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_2/O
                         net (fo=34, routed)          2.613    14.927    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]
    SLICE_X69Y91         LUT5 (Prop_lut5_I1_O)        0.124    15.051 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/accept_internal_r_i_1/O
                         net (fo=3, routed)           0.580    15.631    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/p_9_in
    SLICE_X69Y92         LUT4 (Prop_lut4_I3_O)        0.150    15.781 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/periodic_rd_ack_r_lcl_i_1/O
                         net (fo=1, routed)           0.383    16.164    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/periodic_rd_ack_ns
    SLICE_X69Y92         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/periodic_rd_ack_r_lcl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.508    27.124    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/CLK
    SLICE_X69Y92         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/periodic_rd_ack_r_lcl_reg/C
                         clock pessimism              0.429    27.553    
                         clock uncertainty           -0.056    27.496    
    SLICE_X69Y92         FDRE (Setup_fdre_C_D)       -0.269    27.227    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/periodic_rd_ack_r_lcl_reg
  -------------------------------------------------------------------
                         required time                         27.227    
                         arrival time                         -16.164    
  -------------------------------------------------------------------
                         slack                                 11.064    

Slack (MET) :             11.130ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 0.580ns (6.754%)  route 8.008ns (93.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.215ns = ( 27.215 - 20.000 ) 
    Source Clock Delay      (SCD):    7.584ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.620     7.584    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X69Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDPE (Prop_fdpe_C_Q)         0.456     8.040 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=57, routed)          2.582    10.622    mem_read_write/ddr2_control/ui_clk_sync_rst
    SLICE_X73Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.746 r  mem_read_write/ddr2_control/app_wdf_data[127]_i_1/O
                         net (fo=132, routed)         5.426    16.172    mem_read_write/ddr2_control/app_wdf_data[127]_i_1_n_0
    SLICE_X81Y57         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.599    27.215    mem_read_write/ddr2_control/ui_clk
    SLICE_X81Y57         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[1]/C
                         clock pessimism              0.349    27.564    
                         clock uncertainty           -0.056    27.507    
    SLICE_X81Y57         FDRE (Setup_fdre_C_CE)      -0.205    27.302    mem_read_write/ddr2_control/app_wdf_data_reg[1]
  -------------------------------------------------------------------
                         required time                         27.302    
                         arrival time                         -16.172    
  -------------------------------------------------------------------
                         slack                                 11.130    

Slack (MET) :             11.148ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[100]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.567ns  (logic 0.580ns (6.770%)  route 7.987ns (93.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.212ns = ( 27.212 - 20.000 ) 
    Source Clock Delay      (SCD):    7.584ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.620     7.584    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X69Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDPE (Prop_fdpe_C_Q)         0.456     8.040 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=57, routed)          2.582    10.622    mem_read_write/ddr2_control/ui_clk_sync_rst
    SLICE_X73Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.746 r  mem_read_write/ddr2_control/app_wdf_data[127]_i_1/O
                         net (fo=132, routed)         5.405    16.151    mem_read_write/ddr2_control/app_wdf_data[127]_i_1_n_0
    SLICE_X79Y57         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[100]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.596    27.212    mem_read_write/ddr2_control/ui_clk
    SLICE_X79Y57         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[100]/C
                         clock pessimism              0.349    27.561    
                         clock uncertainty           -0.056    27.504    
    SLICE_X79Y57         FDRE (Setup_fdre_C_CE)      -0.205    27.299    mem_read_write/ddr2_control/app_wdf_data_reg[100]
  -------------------------------------------------------------------
                         required time                         27.299    
                         arrival time                         -16.151    
  -------------------------------------------------------------------
                         slack                                 11.148    

Slack (MET) :             11.288ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.580ns (6.883%)  route 7.847ns (93.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.212ns = ( 27.212 - 20.000 ) 
    Source Clock Delay      (SCD):    7.584ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.620     7.584    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X69Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDPE (Prop_fdpe_C_Q)         0.456     8.040 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=57, routed)          2.582    10.622    mem_read_write/ddr2_control/ui_clk_sync_rst
    SLICE_X73Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.746 r  mem_read_write/ddr2_control/app_wdf_data[127]_i_1/O
                         net (fo=132, routed)         5.266    16.011    mem_read_write/ddr2_control/app_wdf_data[127]_i_1_n_0
    SLICE_X79Y58         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.596    27.212    mem_read_write/ddr2_control/ui_clk
    SLICE_X79Y58         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[2]/C
                         clock pessimism              0.349    27.561    
                         clock uncertainty           -0.056    27.504    
    SLICE_X79Y58         FDRE (Setup_fdre_C_CE)      -0.205    27.299    mem_read_write/ddr2_control/app_wdf_data_reg[2]
  -------------------------------------------------------------------
                         required time                         27.299    
                         arrival time                         -16.011    
  -------------------------------------------------------------------
                         slack                                 11.288    

Slack (MET) :             11.288ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.580ns (6.883%)  route 7.847ns (93.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.212ns = ( 27.212 - 20.000 ) 
    Source Clock Delay      (SCD):    7.584ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.620     7.584    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X69Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDPE (Prop_fdpe_C_Q)         0.456     8.040 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=57, routed)          2.582    10.622    mem_read_write/ddr2_control/ui_clk_sync_rst
    SLICE_X73Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.746 r  mem_read_write/ddr2_control/app_wdf_data[127]_i_1/O
                         net (fo=132, routed)         5.266    16.011    mem_read_write/ddr2_control/app_wdf_data[127]_i_1_n_0
    SLICE_X79Y58         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.596    27.212    mem_read_write/ddr2_control/ui_clk
    SLICE_X79Y58         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[4]/C
                         clock pessimism              0.349    27.561    
                         clock uncertainty           -0.056    27.504    
    SLICE_X79Y58         FDRE (Setup_fdre_C_CE)      -0.205    27.299    mem_read_write/ddr2_control/app_wdf_data_reg[4]
  -------------------------------------------------------------------
                         required time                         27.299    
                         arrival time                         -16.011    
  -------------------------------------------------------------------
                         slack                                 11.288    

Slack (MET) :             11.333ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[114]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 0.580ns (6.922%)  route 7.799ns (93.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.209ns = ( 27.209 - 20.000 ) 
    Source Clock Delay      (SCD):    7.584ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.620     7.584    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X69Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDPE (Prop_fdpe_C_Q)         0.456     8.040 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=57, routed)          2.582    10.622    mem_read_write/ddr2_control/ui_clk_sync_rst
    SLICE_X73Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.746 r  mem_read_write/ddr2_control/app_wdf_data[127]_i_1/O
                         net (fo=132, routed)         5.218    15.964    mem_read_write/ddr2_control/app_wdf_data[127]_i_1_n_0
    SLICE_X75Y58         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[114]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.593    27.209    mem_read_write/ddr2_control/ui_clk
    SLICE_X75Y58         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[114]/C
                         clock pessimism              0.349    27.558    
                         clock uncertainty           -0.056    27.501    
    SLICE_X75Y58         FDRE (Setup_fdre_C_CE)      -0.205    27.296    mem_read_write/ddr2_control/app_wdf_data_reg[114]
  -------------------------------------------------------------------
                         required time                         27.296    
                         arrival time                         -15.964    
  -------------------------------------------------------------------
                         slack                                 11.333    

Slack (MET) :             11.333ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[115]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 0.580ns (6.922%)  route 7.799ns (93.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.209ns = ( 27.209 - 20.000 ) 
    Source Clock Delay      (SCD):    7.584ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.620     7.584    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X69Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDPE (Prop_fdpe_C_Q)         0.456     8.040 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=57, routed)          2.582    10.622    mem_read_write/ddr2_control/ui_clk_sync_rst
    SLICE_X73Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.746 r  mem_read_write/ddr2_control/app_wdf_data[127]_i_1/O
                         net (fo=132, routed)         5.218    15.964    mem_read_write/ddr2_control/app_wdf_data[127]_i_1_n_0
    SLICE_X75Y58         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[115]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.593    27.209    mem_read_write/ddr2_control/ui_clk
    SLICE_X75Y58         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[115]/C
                         clock pessimism              0.349    27.558    
                         clock uncertainty           -0.056    27.501    
    SLICE_X75Y58         FDRE (Setup_fdre_C_CE)      -0.205    27.296    mem_read_write/ddr2_control/app_wdf_data_reg[115]
  -------------------------------------------------------------------
                         required time                         27.296    
                         arrival time                         -15.964    
  -------------------------------------------------------------------
                         slack                                 11.333    

Slack (MET) :             11.333ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[116]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 0.580ns (6.922%)  route 7.799ns (93.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.209ns = ( 27.209 - 20.000 ) 
    Source Clock Delay      (SCD):    7.584ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.620     7.584    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X69Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDPE (Prop_fdpe_C_Q)         0.456     8.040 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=57, routed)          2.582    10.622    mem_read_write/ddr2_control/ui_clk_sync_rst
    SLICE_X73Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.746 r  mem_read_write/ddr2_control/app_wdf_data[127]_i_1/O
                         net (fo=132, routed)         5.218    15.964    mem_read_write/ddr2_control/app_wdf_data[127]_i_1_n_0
    SLICE_X75Y58         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[116]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.593    27.209    mem_read_write/ddr2_control/ui_clk
    SLICE_X75Y58         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[116]/C
                         clock pessimism              0.349    27.558    
                         clock uncertainty           -0.056    27.501    
    SLICE_X75Y58         FDRE (Setup_fdre_C_CE)      -0.205    27.296    mem_read_write/ddr2_control/app_wdf_data_reg[116]
  -------------------------------------------------------------------
                         required time                         27.296    
                         arrival time                         -15.964    
  -------------------------------------------------------------------
                         slack                                 11.333    

Slack (MET) :             11.333ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[117]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 0.580ns (6.922%)  route 7.799ns (93.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.209ns = ( 27.209 - 20.000 ) 
    Source Clock Delay      (SCD):    7.584ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.620     7.584    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X69Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDPE (Prop_fdpe_C_Q)         0.456     8.040 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=57, routed)          2.582    10.622    mem_read_write/ddr2_control/ui_clk_sync_rst
    SLICE_X73Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.746 r  mem_read_write/ddr2_control/app_wdf_data[127]_i_1/O
                         net (fo=132, routed)         5.218    15.964    mem_read_write/ddr2_control/app_wdf_data[127]_i_1_n_0
    SLICE_X75Y58         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[117]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.593    27.209    mem_read_write/ddr2_control/ui_clk
    SLICE_X75Y58         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[117]/C
                         clock pessimism              0.349    27.558    
                         clock uncertainty           -0.056    27.501    
    SLICE_X75Y58         FDRE (Setup_fdre_C_CE)      -0.205    27.296    mem_read_write/ddr2_control/app_wdf_data_reg[117]
  -------------------------------------------------------------------
                         required time                         27.296    
                         arrival time                         -15.964    
  -------------------------------------------------------------------
                         slack                                 11.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.314%)  route 0.209ns (59.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.604     2.263    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X87Y92         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     2.404 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=59, routed)          0.209     2.613    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/ADDRD2
    SLICE_X84Y91         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.875     3.074    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/WCLK
    SLICE_X84Y91         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMA/CLK
                         clock pessimism             -0.773     2.300    
    SLICE_X84Y91         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.554    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.314%)  route 0.209ns (59.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.604     2.263    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X87Y92         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     2.404 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=59, routed)          0.209     2.613    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/ADDRD2
    SLICE_X84Y91         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.875     3.074    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/WCLK
    SLICE_X84Y91         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMA_D1/CLK
                         clock pessimism             -0.773     2.300    
    SLICE_X84Y91         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.554    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.314%)  route 0.209ns (59.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.604     2.263    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X87Y92         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     2.404 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=59, routed)          0.209     2.613    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/ADDRD2
    SLICE_X84Y91         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.875     3.074    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/WCLK
    SLICE_X84Y91         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMB/CLK
                         clock pessimism             -0.773     2.300    
    SLICE_X84Y91         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.554    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMB
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.314%)  route 0.209ns (59.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.604     2.263    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X87Y92         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     2.404 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=59, routed)          0.209     2.613    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/ADDRD2
    SLICE_X84Y91         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.875     3.074    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/WCLK
    SLICE_X84Y91         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMB_D1/CLK
                         clock pessimism             -0.773     2.300    
    SLICE_X84Y91         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.554    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.314%)  route 0.209ns (59.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.604     2.263    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X87Y92         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     2.404 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=59, routed)          0.209     2.613    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/ADDRD2
    SLICE_X84Y91         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.875     3.074    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/WCLK
    SLICE_X84Y91         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMC/CLK
                         clock pessimism             -0.773     2.300    
    SLICE_X84Y91         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.554    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMC
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.314%)  route 0.209ns (59.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.604     2.263    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X87Y92         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     2.404 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=59, routed)          0.209     2.613    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/ADDRD2
    SLICE_X84Y91         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.875     3.074    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/WCLK
    SLICE_X84Y91         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMC_D1/CLK
                         clock pessimism             -0.773     2.300    
    SLICE_X84Y91         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.554    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.314%)  route 0.209ns (59.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.604     2.263    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X87Y92         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     2.404 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=59, routed)          0.209     2.613    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/ADDRD2
    SLICE_X84Y91         RAMS32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.875     3.074    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/WCLK
    SLICE_X84Y91         RAMS32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMD/CLK
                         clock pessimism             -0.773     2.300    
    SLICE_X84Y91         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.554    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMD
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.314%)  route 0.209ns (59.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.074ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.604     2.263    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X87Y92         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     2.404 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=59, routed)          0.209     2.613    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/ADDRD2
    SLICE_X84Y91         RAMS32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.875     3.074    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/WCLK
    SLICE_X84Y91         RAMS32                                       r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMD_D1/CLK
                         clock pessimism             -0.773     2.300    
    SLICE_X84Y91         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.554    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.423%)  route 0.208ns (59.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.072ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.795ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.601     2.260    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X86Y63         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y63         FDRE (Prop_fdre_C_Q)         0.141     2.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=99, routed)          0.208     2.609    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/ADDRD2
    SLICE_X88Y62         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.873     3.072    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/WCLK
    SLICE_X88Y62         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMA/CLK
                         clock pessimism             -0.795     2.276    
    SLICE_X88Y62         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.530    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.423%)  route 0.208ns (59.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.072ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.795ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.601     2.260    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X86Y63         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y63         FDRE (Prop_fdre_C_Q)         0.141     2.401 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=99, routed)          0.208     2.609    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/ADDRD2
    SLICE_X88Y62         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.873     3.072    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/WCLK
    SLICE_X88Y62         RAMD32                                       r  mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMA_D1/CLK
                         clock pessimism             -0.795     2.276    
    SLICE_X88Y62         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.530    mem_read_write/ddr2_control/mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         20.000      15.000     IN_FIFO_X1Y4      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         20.000      15.000     OUT_FIFO_X1Y4     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         20.000      15.000     OUT_FIFO_X1Y5     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         20.000      15.000     IN_FIFO_X1Y6      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         20.000      15.000     OUT_FIFO_X1Y6     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         20.000      15.000     OUT_FIFO_X1Y7     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         20.000      17.050     PHY_CONTROL_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     IDELAYE2/C           n/a            2.360         20.000      17.640     IDELAY_X1Y52      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         20.000      17.640     IDELAY_X1Y54      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         20.000      17.640     IDELAY_X1Y55      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         10.000      7.850      IN_FIFO_X1Y4      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         10.000      7.850      IN_FIFO_X1Y4      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y4     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y4     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y5     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y5     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         10.000      7.850      IN_FIFO_X1Y6      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         10.000      7.850      IN_FIFO_X1Y6      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y6     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y6     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         10.000      7.850      IN_FIFO_X1Y4      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         10.000      7.850      IN_FIFO_X1Y4      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y4     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y4     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y5     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y5     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         10.000      7.850      IN_FIFO_X1Y6      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         10.000      7.850      IN_FIFO_X1Y6      mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y6     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         10.000      7.850      OUT_FIFO_X1Y6     mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 2.188 7.188 }
Period(ns):         80.000
Sources:            { mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         80.000      78.751     PLLE2_ADV_X1Y1       mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       80.000      80.000     PLLE2_ADV_X1Y1       mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         5.000       3.750      PHASER_IN_PHY_X1Y4   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         5.000       3.750      PHASER_IN_PHY_X1Y4   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         5.000       3.750      PHASER_OUT_PHY_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         5.000       3.750      PHASER_OUT_PHY_X1Y4  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         5.000       3.750      PHASER_OUT_PHY_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         5.000       3.750      PHASER_OUT_PHY_X1Y5  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         5.000       3.750      PHASER_IN_PHY_X1Y6   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         5.000       3.750      PHASER_IN_PHY_X1Y6   mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         5.000       3.750      PHASER_OUT_PHY_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         5.000       3.750      PHASER_OUT_PHY_X1Y6  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    mem_read_write/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/o_mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/cache_val_addr_reg_1024_1279_0_0/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 0.937ns (17.128%)  route 4.534ns (82.872%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    7.669ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.704     7.669    mem_read_write/ddr2_control/ui_clk
    SLICE_X72Y82         FDRE                                         r  mem_read_write/ddr2_control/o_mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDRE (Prop_fdre_C_Q)         0.456     8.125 r  mem_read_write/ddr2_control/o_mem_ready_reg/Q
                         net (fo=23, routed)          1.588     9.713    mem_read_write/ddr2_control/o_mem_ready_reg_0
    SLICE_X57Y71         LUT4 (Prop_lut4_I1_O)        0.149     9.862 r  mem_read_write/ddr2_control/cache_val_addr_reg_0_255_0_0_i_3/O
                         net (fo=16, routed)          1.091    10.953    mem_read_write/ddr2_control/p_0_in0_in
    SLICE_X55Y66         LUT5 (Prop_lut5_I0_O)        0.332    11.285 r  mem_read_write/ddr2_control/cache_val_addr_reg_1024_1279_0_0_i_1/O
                         net (fo=44, routed)          1.854    13.139    mem_read_write/cache_val_addr_reg_1024_1279_0_0/WE
    SLICE_X60Y32         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_0_0/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.666    15.088    mem_read_write/cache_val_addr_reg_1024_1279_0_0/WCLK
    SLICE_X60Y32         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_0_0/RAMS64E_A/CLK
                         clock pessimism              0.180    15.268    
                         clock uncertainty           -0.211    15.058    
    SLICE_X60Y32         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.525    mem_read_write/cache_val_addr_reg_1024_1279_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -13.139    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/o_mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/cache_val_addr_reg_1024_1279_0_0/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 0.937ns (17.128%)  route 4.534ns (82.872%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    7.669ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.704     7.669    mem_read_write/ddr2_control/ui_clk
    SLICE_X72Y82         FDRE                                         r  mem_read_write/ddr2_control/o_mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDRE (Prop_fdre_C_Q)         0.456     8.125 r  mem_read_write/ddr2_control/o_mem_ready_reg/Q
                         net (fo=23, routed)          1.588     9.713    mem_read_write/ddr2_control/o_mem_ready_reg_0
    SLICE_X57Y71         LUT4 (Prop_lut4_I1_O)        0.149     9.862 r  mem_read_write/ddr2_control/cache_val_addr_reg_0_255_0_0_i_3/O
                         net (fo=16, routed)          1.091    10.953    mem_read_write/ddr2_control/p_0_in0_in
    SLICE_X55Y66         LUT5 (Prop_lut5_I0_O)        0.332    11.285 r  mem_read_write/ddr2_control/cache_val_addr_reg_1024_1279_0_0_i_1/O
                         net (fo=44, routed)          1.854    13.139    mem_read_write/cache_val_addr_reg_1024_1279_0_0/WE
    SLICE_X60Y32         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_0_0/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.666    15.088    mem_read_write/cache_val_addr_reg_1024_1279_0_0/WCLK
    SLICE_X60Y32         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_0_0/RAMS64E_B/CLK
                         clock pessimism              0.180    15.268    
                         clock uncertainty           -0.211    15.058    
    SLICE_X60Y32         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.525    mem_read_write/cache_val_addr_reg_1024_1279_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -13.139    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/o_mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/cache_val_addr_reg_1024_1279_0_0/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 0.937ns (17.128%)  route 4.534ns (82.872%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    7.669ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.704     7.669    mem_read_write/ddr2_control/ui_clk
    SLICE_X72Y82         FDRE                                         r  mem_read_write/ddr2_control/o_mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDRE (Prop_fdre_C_Q)         0.456     8.125 r  mem_read_write/ddr2_control/o_mem_ready_reg/Q
                         net (fo=23, routed)          1.588     9.713    mem_read_write/ddr2_control/o_mem_ready_reg_0
    SLICE_X57Y71         LUT4 (Prop_lut4_I1_O)        0.149     9.862 r  mem_read_write/ddr2_control/cache_val_addr_reg_0_255_0_0_i_3/O
                         net (fo=16, routed)          1.091    10.953    mem_read_write/ddr2_control/p_0_in0_in
    SLICE_X55Y66         LUT5 (Prop_lut5_I0_O)        0.332    11.285 r  mem_read_write/ddr2_control/cache_val_addr_reg_1024_1279_0_0_i_1/O
                         net (fo=44, routed)          1.854    13.139    mem_read_write/cache_val_addr_reg_1024_1279_0_0/WE
    SLICE_X60Y32         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_0_0/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.666    15.088    mem_read_write/cache_val_addr_reg_1024_1279_0_0/WCLK
    SLICE_X60Y32         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_0_0/RAMS64E_C/CLK
                         clock pessimism              0.180    15.268    
                         clock uncertainty           -0.211    15.058    
    SLICE_X60Y32         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.525    mem_read_write/cache_val_addr_reg_1024_1279_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -13.139    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/o_mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/cache_val_addr_reg_1024_1279_0_0/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 0.937ns (17.128%)  route 4.534ns (82.872%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    7.669ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.704     7.669    mem_read_write/ddr2_control/ui_clk
    SLICE_X72Y82         FDRE                                         r  mem_read_write/ddr2_control/o_mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDRE (Prop_fdre_C_Q)         0.456     8.125 r  mem_read_write/ddr2_control/o_mem_ready_reg/Q
                         net (fo=23, routed)          1.588     9.713    mem_read_write/ddr2_control/o_mem_ready_reg_0
    SLICE_X57Y71         LUT4 (Prop_lut4_I1_O)        0.149     9.862 r  mem_read_write/ddr2_control/cache_val_addr_reg_0_255_0_0_i_3/O
                         net (fo=16, routed)          1.091    10.953    mem_read_write/ddr2_control/p_0_in0_in
    SLICE_X55Y66         LUT5 (Prop_lut5_I0_O)        0.332    11.285 r  mem_read_write/ddr2_control/cache_val_addr_reg_1024_1279_0_0_i_1/O
                         net (fo=44, routed)          1.854    13.139    mem_read_write/cache_val_addr_reg_1024_1279_0_0/WE
    SLICE_X60Y32         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_0_0/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.666    15.088    mem_read_write/cache_val_addr_reg_1024_1279_0_0/WCLK
    SLICE_X60Y32         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_0_0/RAMS64E_D/CLK
                         clock pessimism              0.180    15.268    
                         clock uncertainty           -0.211    15.058    
    SLICE_X60Y32         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.525    mem_read_write/cache_val_addr_reg_1024_1279_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -13.139    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/o_mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/cache_val_addr_reg_1024_1279_1_1/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 0.937ns (17.133%)  route 4.532ns (82.867%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    7.669ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.704     7.669    mem_read_write/ddr2_control/ui_clk
    SLICE_X72Y82         FDRE                                         r  mem_read_write/ddr2_control/o_mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDRE (Prop_fdre_C_Q)         0.456     8.125 r  mem_read_write/ddr2_control/o_mem_ready_reg/Q
                         net (fo=23, routed)          1.588     9.713    mem_read_write/ddr2_control/o_mem_ready_reg_0
    SLICE_X57Y71         LUT4 (Prop_lut4_I1_O)        0.149     9.862 r  mem_read_write/ddr2_control/cache_val_addr_reg_0_255_0_0_i_3/O
                         net (fo=16, routed)          1.091    10.953    mem_read_write/ddr2_control/p_0_in0_in
    SLICE_X55Y66         LUT5 (Prop_lut5_I0_O)        0.332    11.285 r  mem_read_write/ddr2_control/cache_val_addr_reg_1024_1279_0_0_i_1/O
                         net (fo=44, routed)          1.853    13.138    mem_read_write/cache_val_addr_reg_1024_1279_1_1/WE
    SLICE_X56Y35         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_1_1/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.665    15.087    mem_read_write/cache_val_addr_reg_1024_1279_1_1/WCLK
    SLICE_X56Y35         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_1_1/RAMS64E_A/CLK
                         clock pessimism              0.180    15.267    
                         clock uncertainty           -0.211    15.057    
    SLICE_X56Y35         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.524    mem_read_write/cache_val_addr_reg_1024_1279_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -13.138    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/o_mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/cache_val_addr_reg_1024_1279_1_1/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 0.937ns (17.133%)  route 4.532ns (82.867%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    7.669ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.704     7.669    mem_read_write/ddr2_control/ui_clk
    SLICE_X72Y82         FDRE                                         r  mem_read_write/ddr2_control/o_mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDRE (Prop_fdre_C_Q)         0.456     8.125 r  mem_read_write/ddr2_control/o_mem_ready_reg/Q
                         net (fo=23, routed)          1.588     9.713    mem_read_write/ddr2_control/o_mem_ready_reg_0
    SLICE_X57Y71         LUT4 (Prop_lut4_I1_O)        0.149     9.862 r  mem_read_write/ddr2_control/cache_val_addr_reg_0_255_0_0_i_3/O
                         net (fo=16, routed)          1.091    10.953    mem_read_write/ddr2_control/p_0_in0_in
    SLICE_X55Y66         LUT5 (Prop_lut5_I0_O)        0.332    11.285 r  mem_read_write/ddr2_control/cache_val_addr_reg_1024_1279_0_0_i_1/O
                         net (fo=44, routed)          1.853    13.138    mem_read_write/cache_val_addr_reg_1024_1279_1_1/WE
    SLICE_X56Y35         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_1_1/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.665    15.087    mem_read_write/cache_val_addr_reg_1024_1279_1_1/WCLK
    SLICE_X56Y35         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_1_1/RAMS64E_B/CLK
                         clock pessimism              0.180    15.267    
                         clock uncertainty           -0.211    15.057    
    SLICE_X56Y35         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.524    mem_read_write/cache_val_addr_reg_1024_1279_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -13.138    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/o_mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/cache_val_addr_reg_1024_1279_1_1/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 0.937ns (17.133%)  route 4.532ns (82.867%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    7.669ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.704     7.669    mem_read_write/ddr2_control/ui_clk
    SLICE_X72Y82         FDRE                                         r  mem_read_write/ddr2_control/o_mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDRE (Prop_fdre_C_Q)         0.456     8.125 r  mem_read_write/ddr2_control/o_mem_ready_reg/Q
                         net (fo=23, routed)          1.588     9.713    mem_read_write/ddr2_control/o_mem_ready_reg_0
    SLICE_X57Y71         LUT4 (Prop_lut4_I1_O)        0.149     9.862 r  mem_read_write/ddr2_control/cache_val_addr_reg_0_255_0_0_i_3/O
                         net (fo=16, routed)          1.091    10.953    mem_read_write/ddr2_control/p_0_in0_in
    SLICE_X55Y66         LUT5 (Prop_lut5_I0_O)        0.332    11.285 r  mem_read_write/ddr2_control/cache_val_addr_reg_1024_1279_0_0_i_1/O
                         net (fo=44, routed)          1.853    13.138    mem_read_write/cache_val_addr_reg_1024_1279_1_1/WE
    SLICE_X56Y35         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_1_1/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.665    15.087    mem_read_write/cache_val_addr_reg_1024_1279_1_1/WCLK
    SLICE_X56Y35         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_1_1/RAMS64E_C/CLK
                         clock pessimism              0.180    15.267    
                         clock uncertainty           -0.211    15.057    
    SLICE_X56Y35         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.524    mem_read_write/cache_val_addr_reg_1024_1279_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -13.138    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/o_mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/cache_val_addr_reg_1024_1279_1_1/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 0.937ns (17.133%)  route 4.532ns (82.867%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    7.669ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.704     7.669    mem_read_write/ddr2_control/ui_clk
    SLICE_X72Y82         FDRE                                         r  mem_read_write/ddr2_control/o_mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDRE (Prop_fdre_C_Q)         0.456     8.125 r  mem_read_write/ddr2_control/o_mem_ready_reg/Q
                         net (fo=23, routed)          1.588     9.713    mem_read_write/ddr2_control/o_mem_ready_reg_0
    SLICE_X57Y71         LUT4 (Prop_lut4_I1_O)        0.149     9.862 r  mem_read_write/ddr2_control/cache_val_addr_reg_0_255_0_0_i_3/O
                         net (fo=16, routed)          1.091    10.953    mem_read_write/ddr2_control/p_0_in0_in
    SLICE_X55Y66         LUT5 (Prop_lut5_I0_O)        0.332    11.285 r  mem_read_write/ddr2_control/cache_val_addr_reg_1024_1279_0_0_i_1/O
                         net (fo=44, routed)          1.853    13.138    mem_read_write/cache_val_addr_reg_1024_1279_1_1/WE
    SLICE_X56Y35         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_1_1/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.665    15.087    mem_read_write/cache_val_addr_reg_1024_1279_1_1/WCLK
    SLICE_X56Y35         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_1024_1279_1_1/RAMS64E_D/CLK
                         clock pessimism              0.180    15.267    
                         clock uncertainty           -0.211    15.057    
    SLICE_X56Y35         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.524    mem_read_write/cache_val_addr_reg_1024_1279_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -13.138    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/o_mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/cache_val_addr_reg_768_1023_12_12/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 0.963ns (19.320%)  route 4.021ns (80.680%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    7.669ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.704     7.669    mem_read_write/ddr2_control/ui_clk
    SLICE_X72Y82         FDRE                                         r  mem_read_write/ddr2_control/o_mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDRE (Prop_fdre_C_Q)         0.456     8.125 r  mem_read_write/ddr2_control/o_mem_ready_reg/Q
                         net (fo=23, routed)          1.588     9.713    mem_read_write/ddr2_control/o_mem_ready_reg_0
    SLICE_X57Y71         LUT4 (Prop_lut4_I1_O)        0.149     9.862 r  mem_read_write/ddr2_control/cache_val_addr_reg_0_255_0_0_i_3/O
                         net (fo=16, routed)          1.091    10.953    mem_read_write/ddr2_control/p_0_in0_in
    SLICE_X55Y66         LUT5 (Prop_lut5_I4_O)        0.358    11.311 r  mem_read_write/ddr2_control/cache_val_addr_reg_768_1023_0_0_i_1/O
                         net (fo=44, routed)          1.342    12.653    mem_read_write/cache_val_addr_reg_768_1023_12_12/WE
    SLICE_X60Y86         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_768_1023_12_12/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.504    14.927    mem_read_write/cache_val_addr_reg_768_1023_12_12/WCLK
    SLICE_X60Y86         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_768_1023_12_12/RAMS64E_A/CLK
                         clock pessimism              0.180    15.107    
                         clock uncertainty           -0.211    14.896    
    SLICE_X60Y86         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.161    mem_read_write/cache_val_addr_reg_768_1023_12_12/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.161    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/o_mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/cache_val_addr_reg_768_1023_12_12/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 0.963ns (19.320%)  route 4.021ns (80.680%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    7.669ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.704     7.669    mem_read_write/ddr2_control/ui_clk
    SLICE_X72Y82         FDRE                                         r  mem_read_write/ddr2_control/o_mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDRE (Prop_fdre_C_Q)         0.456     8.125 r  mem_read_write/ddr2_control/o_mem_ready_reg/Q
                         net (fo=23, routed)          1.588     9.713    mem_read_write/ddr2_control/o_mem_ready_reg_0
    SLICE_X57Y71         LUT4 (Prop_lut4_I1_O)        0.149     9.862 r  mem_read_write/ddr2_control/cache_val_addr_reg_0_255_0_0_i_3/O
                         net (fo=16, routed)          1.091    10.953    mem_read_write/ddr2_control/p_0_in0_in
    SLICE_X55Y66         LUT5 (Prop_lut5_I4_O)        0.358    11.311 r  mem_read_write/ddr2_control/cache_val_addr_reg_768_1023_0_0_i_1/O
                         net (fo=44, routed)          1.342    12.653    mem_read_write/cache_val_addr_reg_768_1023_12_12/WE
    SLICE_X60Y86         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_768_1023_12_12/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.504    14.927    mem_read_write/cache_val_addr_reg_768_1023_12_12/WCLK
    SLICE_X60Y86         RAMS64E                                      r  mem_read_write/cache_val_addr_reg_768_1023_12_12/RAMS64E_B/CLK
                         clock pessimism              0.180    15.107    
                         clock uncertainty           -0.211    14.896    
    SLICE_X60Y86         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    14.161    mem_read_write/cache_val_addr_reg_768_1023_12_12/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.161    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                  1.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/o_mem_read_data_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/cache_val_data_reg_7/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.280%)  route 0.122ns (48.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.588     2.247    mem_read_write/ddr2_control/ui_clk
    SLICE_X72Y66         FDRE                                         r  mem_read_write/ddr2_control/o_mem_read_data_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y66         FDRE (Prop_fdre_C_Q)         0.128     2.375 r  mem_read_write/ddr2_control/o_mem_read_data_reg[67]/Q
                         net (fo=2, routed)           0.122     2.497    mem_read_write/ddr2_control_n_124
    RAMB36_X2Y13         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_7/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.900     2.065    mem_read_write/i_Clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_7/CLKARDCLK
                         clock pessimism             -0.245     1.820    
                         clock uncertainty            0.211     2.030    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.101     2.131    mem_read_write/cache_val_data_reg_7
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/o_mem_read_data_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/cache_val_data_reg_7/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.805%)  route 0.181ns (56.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.588     2.247    mem_read_write/ddr2_control/ui_clk
    SLICE_X72Y66         FDRE                                         r  mem_read_write/ddr2_control/o_mem_read_data_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y66         FDRE (Prop_fdre_C_Q)         0.141     2.388 r  mem_read_write/ddr2_control/o_mem_read_data_reg[66]/Q
                         net (fo=2, routed)           0.181     2.569    mem_read_write/ddr2_control_n_125
    RAMB36_X2Y13         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_7/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.900     2.065    mem_read_write/i_Clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_7/CLKARDCLK
                         clock pessimism             -0.245     1.820    
                         clock uncertainty            0.211     2.030    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     2.185    mem_read_write/cache_val_data_reg_7
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/o_mem_read_data_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/cache_val_data_reg_3/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.520%)  route 0.207ns (59.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.589     2.248    mem_read_write/ddr2_control/ui_clk
    SLICE_X73Y64         FDRE                                         r  mem_read_write/ddr2_control/o_mem_read_data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y64         FDRE (Prop_fdre_C_Q)         0.141     2.389 r  mem_read_write/ddr2_control/o_mem_read_data_reg[32]/Q
                         net (fo=2, routed)           0.207     2.596    mem_read_write/ddr2_control_n_159
    RAMB36_X2Y11         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_3/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.908     2.073    mem_read_write/i_Clk_IBUF_BUFG
    RAMB36_X2Y11         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_3/CLKARDCLK
                         clock pessimism             -0.245     1.828    
                         clock uncertainty            0.211     2.038    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     2.193    mem_read_write/cache_val_data_reg_3
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/o_mem_read_data_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/cache_val_data_reg_5/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.519%)  route 0.181ns (52.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.554     2.213    mem_read_write/ddr2_control/ui_clk
    SLICE_X66Y73         FDRE                                         r  mem_read_write/ddr2_control/o_mem_read_data_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDRE (Prop_fdre_C_Q)         0.164     2.377 r  mem_read_write/ddr2_control/o_mem_read_data_reg[52]/Q
                         net (fo=2, routed)           0.181     2.558    mem_read_write/ddr2_control_n_139
    RAMB36_X1Y14         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_5/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.866     2.031    mem_read_write/i_Clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_5/CLKARDCLK
                         clock pessimism             -0.245     1.786    
                         clock uncertainty            0.211     1.996    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     2.151    mem_read_write/cache_val_data_reg_5
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/o_mem_read_data_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/cache_val_data_reg_7/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.511%)  route 0.180ns (58.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.588     2.247    mem_read_write/ddr2_control/ui_clk
    SLICE_X72Y66         FDRE                                         r  mem_read_write/ddr2_control/o_mem_read_data_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y66         FDRE (Prop_fdre_C_Q)         0.128     2.375 r  mem_read_write/ddr2_control/o_mem_read_data_reg[70]/Q
                         net (fo=2, routed)           0.180     2.556    mem_read_write/ddr2_control_n_121
    RAMB36_X2Y13         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_7/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.900     2.065    mem_read_write/i_Clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_7/CLKARDCLK
                         clock pessimism             -0.245     1.820    
                         clock uncertainty            0.211     2.030    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.102     2.132    mem_read_write/cache_val_data_reg_7
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/o_mem_read_data_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/cache_val_data_reg_7/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.824%)  route 0.222ns (61.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.588     2.247    mem_read_write/ddr2_control/ui_clk
    SLICE_X72Y66         FDRE                                         r  mem_read_write/ddr2_control/o_mem_read_data_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y66         FDRE (Prop_fdre_C_Q)         0.141     2.388 r  mem_read_write/ddr2_control/o_mem_read_data_reg[64]/Q
                         net (fo=2, routed)           0.222     2.611    mem_read_write/ddr2_control_n_127
    RAMB36_X2Y13         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_7/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.900     2.065    mem_read_write/i_Clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_7/CLKARDCLK
                         clock pessimism             -0.245     1.820    
                         clock uncertainty            0.211     2.030    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     2.185    mem_read_write/cache_val_data_reg_7
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/o_mem_read_data_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/cache_val_data_reg_5/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.975%)  route 0.221ns (61.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.556     2.215    mem_read_write/ddr2_control/ui_clk
    SLICE_X64Y71         FDRE                                         r  mem_read_write/ddr2_control/o_mem_read_data_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.141     2.356 r  mem_read_write/ddr2_control/o_mem_read_data_reg[46]/Q
                         net (fo=2, routed)           0.221     2.577    mem_read_write/ddr2_control_n_145
    RAMB36_X1Y14         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_5/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.866     2.031    mem_read_write/i_Clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_5/CLKARDCLK
                         clock pessimism             -0.245     1.786    
                         clock uncertainty            0.211     1.996    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     2.151    mem_read_write/cache_val_data_reg_5
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/o_mem_read_data_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/cache_val_data_reg_5/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.815%)  route 0.222ns (61.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.556     2.215    mem_read_write/ddr2_control/ui_clk
    SLICE_X65Y71         FDRE                                         r  mem_read_write/ddr2_control/o_mem_read_data_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.141     2.356 r  mem_read_write/ddr2_control/o_mem_read_data_reg[53]/Q
                         net (fo=2, routed)           0.222     2.579    mem_read_write/ddr2_control_n_138
    RAMB36_X1Y14         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_5/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.866     2.031    mem_read_write/i_Clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_5/CLKARDCLK
                         clock pessimism             -0.245     1.786    
                         clock uncertainty            0.211     1.996    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.155     2.151    mem_read_write/cache_val_data_reg_5
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/o_mem_read_data_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/cache_val_data_reg_5/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.341%)  route 0.227ns (61.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.554     2.213    mem_read_write/ddr2_control/ui_clk
    SLICE_X63Y73         FDRE                                         r  mem_read_write/ddr2_control/o_mem_read_data_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141     2.354 r  mem_read_write/ddr2_control/o_mem_read_data_reg[51]/Q
                         net (fo=2, routed)           0.227     2.581    mem_read_write/ddr2_control_n_140
    RAMB36_X1Y14         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_5/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.866     2.031    mem_read_write/i_Clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_5/CLKARDCLK
                         clock pessimism             -0.245     1.786    
                         clock uncertainty            0.211     1.996    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     2.151    mem_read_write/cache_val_data_reg_5
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/o_mem_read_data_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/cache_val_data_reg_5/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.323%)  route 0.227ns (61.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.554     2.213    mem_read_write/ddr2_control/ui_clk
    SLICE_X63Y73         FDRE                                         r  mem_read_write/ddr2_control/o_mem_read_data_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141     2.354 r  mem_read_write/ddr2_control/o_mem_read_data_reg[49]/Q
                         net (fo=2, routed)           0.227     2.581    mem_read_write/ddr2_control_n_142
    RAMB36_X1Y14         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_5/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.866     2.031    mem_read_write/i_Clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  mem_read_write/cache_val_data_reg_5/CLKARDCLK
                         clock pessimism             -0.245     1.786    
                         clock uncertainty            0.211     1.996    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     2.151    mem_read_write/cache_val_data_reg_5
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.430    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.003ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.003ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.902ns  (logic 0.456ns (11.688%)  route 3.446ns (88.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102                                     0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X69Y102        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=57, routed)          3.446     3.902    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X31Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X31Y122        FDRE (Setup_fdre_C_D)       -0.095    19.905    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -3.902    
  -------------------------------------------------------------------
                         slack                                 16.003    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       20.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       75.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.435ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 3.867ns (50.489%)  route 3.792ns (49.511%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 10.867 - 2.500 ) 
    Source Clock Delay      (SCD):    7.676ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.711     7.676    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.456     8.132 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.792    11.924    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    R8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    14.520 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    14.520    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    15.335 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    15.335    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y52         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    33.138    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.441 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.426    35.867    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y52         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.174    
                         clock uncertainty           -0.239    35.935    
    ILOGIC_X1Y52         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.770    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.770    
                         arrival time                         -15.335    
  -------------------------------------------------------------------
                         slack                                 20.435    

Slack (MET) :             20.583ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 3.867ns (51.493%)  route 3.643ns (48.507%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.366ns = ( 10.866 - 2.500 ) 
    Source Clock Delay      (SCD):    7.676ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.711     7.676    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.456     8.132 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.643    11.774    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    R7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    14.370 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    14.370    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    15.185 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    15.185    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y54         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    33.138    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.441 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    35.866    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y54         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.173    
                         clock uncertainty           -0.239    35.934    
    ILOGIC_X1Y54         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.769    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.769    
                         arrival time                         -15.185    
  -------------------------------------------------------------------
                         slack                                 20.583    

Slack (MET) :             20.753ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 3.867ns (52.686%)  route 3.473ns (47.314%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.366ns = ( 10.866 - 2.500 ) 
    Source Clock Delay      (SCD):    7.676ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.711     7.676    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.456     8.132 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.473    11.604    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    U7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    14.200 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    14.200    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    15.015 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    15.015    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y56         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    33.138    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.441 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    35.866    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.173    
                         clock uncertainty           -0.239    35.934    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.769    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.769    
                         arrival time                         -15.015    
  -------------------------------------------------------------------
                         slack                                 20.753    

Slack (MET) :             20.756ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 3.867ns (52.707%)  route 3.470ns (47.293%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.366ns = ( 10.866 - 2.500 ) 
    Source Clock Delay      (SCD):    7.676ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.711     7.676    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.456     8.132 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.470    11.601    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    U6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    14.197 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    14.197    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    15.012 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    15.012    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y55         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    33.138    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.441 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    35.866    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y55         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.173    
                         clock uncertainty           -0.239    35.934    
    ILOGIC_X1Y55         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.769    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.769    
                         arrival time                         -15.012    
  -------------------------------------------------------------------
                         slack                                 20.756    

Slack (MET) :             21.087ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 3.867ns (55.181%)  route 3.141ns (44.819%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 10.868 - 2.500 ) 
    Source Clock Delay      (SCD):    7.676ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.711     7.676    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.456     8.132 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.141    11.273    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    V6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    13.869 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    13.869    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    14.684 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    14.684    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y59         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    33.138    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.441 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.427    35.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y59         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.175    
                         clock uncertainty           -0.239    35.936    
    ILOGIC_X1Y59         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.771    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.771    
                         arrival time                         -14.684    
  -------------------------------------------------------------------
                         slack                                 21.087    

Slack (MET) :             21.096ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 3.867ns (55.237%)  route 3.134ns (44.763%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.370ns = ( 10.870 - 2.500 ) 
    Source Clock Delay      (SCD):    7.676ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.711     7.676    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.456     8.132 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.134    11.265    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    V7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    13.861 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    13.861    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    14.676 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    14.676    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y60         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    33.138    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.441 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    35.870    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y60         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.177    
                         clock uncertainty           -0.239    35.938    
    ILOGIC_X1Y60         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.773    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.773    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                 21.096    

Slack (MET) :             21.259ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 3.867ns (56.549%)  route 2.971ns (43.451%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.370ns = ( 10.870 - 2.500 ) 
    Source Clock Delay      (SCD):    7.676ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.711     7.676    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.456     8.132 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.971    11.103    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    R5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    13.699 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    13.699    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    14.514 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    14.514    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y61         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    33.138    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.441 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    35.870    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y61         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.177    
                         clock uncertainty           -0.239    35.938    
    ILOGIC_X1Y61         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.773    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.773    
                         arrival time                         -14.514    
  -------------------------------------------------------------------
                         slack                                 21.259    

Slack (MET) :             21.266ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.831ns  (logic 3.867ns (56.608%)  route 2.964ns (43.392%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.370ns = ( 10.870 - 2.500 ) 
    Source Clock Delay      (SCD):    7.676ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.711     7.676    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.456     8.132 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.964    11.096    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    R6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    13.692 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    13.692    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y62         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    14.507 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    14.507    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y62         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    33.138    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.441 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    35.870    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y62         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.177    
                         clock uncertainty           -0.239    35.938    
    ILOGIC_X1Y62         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.773    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.773    
                         arrival time                         -14.507    
  -------------------------------------------------------------------
                         slack                                 21.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.386ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.402ns  (logic 1.068ns (44.459%)  route 1.334ns (55.541%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.490ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.592   102.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.141   102.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.334   103.727    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    R6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.411 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.411    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y62         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.654 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.654    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y62         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    27.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    29.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y62         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.973    
                         clock uncertainty            0.239    29.212    
    ILOGIC_X1Y62         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.268    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.268    
                         arrival time                         104.654    
  -------------------------------------------------------------------
                         slack                                 75.386    

Slack (MET) :             75.415ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.431ns  (logic 1.068ns (43.926%)  route 1.363ns (56.074%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.490ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.592   102.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.141   102.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.363   103.756    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    R5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.440 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.440    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.683 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.683    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y61         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    27.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    29.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y61         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.973    
                         clock uncertainty            0.239    29.212    
    ILOGIC_X1Y61         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.268    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.268    
                         arrival time                         104.683    
  -------------------------------------------------------------------
                         slack                                 75.415    

Slack (MET) :             75.473ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.490ns  (logic 1.068ns (42.896%)  route 1.422ns (57.104%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.490ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.592   102.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.141   102.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.422   103.814    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    V7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.498 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.498    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.741 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.741    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y60         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    27.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    29.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y60         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.973    
                         clock uncertainty            0.239    29.212    
    ILOGIC_X1Y60         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.268    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.268    
                         arrival time                         104.741    
  -------------------------------------------------------------------
                         slack                                 75.473    

Slack (MET) :             75.503ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.519ns  (logic 1.068ns (42.400%)  route 1.451ns (57.600%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.489ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.592   102.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.141   102.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.451   103.843    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    V6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.527 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.527    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.770 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.770    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y59         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    27.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.184    29.489    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y59         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.972    
                         clock uncertainty            0.239    29.211    
    ILOGIC_X1Y59         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.267    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.267    
                         arrival time                         104.770    
  -------------------------------------------------------------------
                         slack                                 75.503    

Slack (MET) :             75.651ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.665ns  (logic 1.068ns (40.079%)  route 1.597ns (59.921%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.487ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.592   102.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.141   102.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.597   103.989    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    U7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.673 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.673    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.916 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.916    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y56         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    27.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    29.487    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y56         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.970    
                         clock uncertainty            0.239    29.209    
    ILOGIC_X1Y56         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.265    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.265    
                         arrival time                         104.916    
  -------------------------------------------------------------------
                         slack                                 75.651    

Slack (MET) :             75.670ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.684ns  (logic 1.068ns (39.795%)  route 1.616ns (60.205%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.487ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.592   102.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.141   102.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.616   104.008    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    U6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.692 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.692    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.935 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.935    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y55         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    27.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    29.487    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y55         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.970    
                         clock uncertainty            0.239    29.209    
    ILOGIC_X1Y55         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.265    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.265    
                         arrival time                         104.935    
  -------------------------------------------------------------------
                         slack                                 75.670    

Slack (MET) :             75.738ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.753ns  (logic 1.068ns (38.797%)  route 1.685ns (61.203%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.592   102.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.141   102.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.685   104.077    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    R7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.761 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.761    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   105.004 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   105.004    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y54         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    27.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    29.488    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y54         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.971    
                         clock uncertainty            0.239    29.210    
    ILOGIC_X1Y54         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.266    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.266    
                         arrival time                         105.004    
  -------------------------------------------------------------------
                         slack                                 75.738    

Slack (MET) :             75.806ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.820ns  (logic 1.068ns (37.872%)  route 1.752ns (62.128%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.592   102.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.141   102.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.752   104.144    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    R8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.828 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.828    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   105.071 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   105.071    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y52         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    27.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.305 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    29.488    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y52         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.971    
                         clock uncertainty            0.239    29.210    
    ILOGIC_X1Y52         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.266    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.266    
                         arrival time                         105.071    
  -------------------------------------------------------------------
                         slack                                 75.806    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       21.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       74.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.845ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 3.867ns (62.168%)  route 2.353ns (37.832%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.338ns = ( 10.838 - 2.500 ) 
    Source Clock Delay      (SCD):    7.676ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.711     7.676    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.456     8.132 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.353    10.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    T5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    13.081 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    13.081    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    13.896 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.896    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y76         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    33.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.429 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.409    35.838    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y76         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.145    
                         clock uncertainty           -0.239    35.906    
    ILOGIC_X1Y76         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.741    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.741    
                         arrival time                         -13.896    
  -------------------------------------------------------------------
                         slack                                 21.845    

Slack (MET) :             21.846ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 3.867ns (62.180%)  route 2.352ns (37.820%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.338ns = ( 10.838 - 2.500 ) 
    Source Clock Delay      (SCD):    7.676ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.711     7.676    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.456     8.132 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.352    10.484    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    T4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    13.080 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    13.080    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    13.895 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.895    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y75         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    33.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.429 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.409    35.838    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y75         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.145    
                         clock uncertainty           -0.239    35.906    
    ILOGIC_X1Y75         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.741    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.741    
                         arrival time                         -13.895    
  -------------------------------------------------------------------
                         slack                                 21.846    

Slack (MET) :             22.006ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 3.867ns (63.834%)  route 2.191ns (36.166%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.337ns = ( 10.837 - 2.500 ) 
    Source Clock Delay      (SCD):    7.676ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.711     7.676    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.456     8.132 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.191    10.323    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    T3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    12.919 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.919    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    13.734 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.734    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y77         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    33.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.429 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    35.837    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y77         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.144    
                         clock uncertainty           -0.239    35.905    
    ILOGIC_X1Y77         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.740    
                         arrival time                         -13.734    
  -------------------------------------------------------------------
                         slack                                 22.006    

Slack (MET) :             22.183ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 3.867ns (65.749%)  route 2.014ns (34.251%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.337ns = ( 10.837 - 2.500 ) 
    Source Clock Delay      (SCD):    7.676ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.711     7.676    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.456     8.132 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.014    10.146    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    V5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    12.742 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.742    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    13.557 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.557    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y80         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    33.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.429 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    35.837    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y80         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.144    
                         clock uncertainty           -0.239    35.905    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.740    
                         arrival time                         -13.557    
  -------------------------------------------------------------------
                         slack                                 22.183    

Slack (MET) :             22.192ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 3.867ns (65.857%)  route 2.005ns (34.143%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.337ns = ( 10.837 - 2.500 ) 
    Source Clock Delay      (SCD):    7.676ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.711     7.676    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.456     8.132 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.005    10.137    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    V4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    12.733 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.733    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    13.548 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.548    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y79         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    33.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.429 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    35.837    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y79         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.144    
                         clock uncertainty           -0.239    35.905    
    ILOGIC_X1Y79         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.740    
                         arrival time                         -13.548    
  -------------------------------------------------------------------
                         slack                                 22.192    

Slack (MET) :             22.656ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 3.867ns (71.480%)  route 1.543ns (28.520%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.339ns = ( 10.839 - 2.500 ) 
    Source Clock Delay      (SCD):    7.676ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.711     7.676    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.456     8.132 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.543     9.675    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    U3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    12.271 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    13.086 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.086    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y83         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    33.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.429 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.410    35.839    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y83         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.146    
                         clock uncertainty           -0.239    35.907    
    ILOGIC_X1Y83         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.742    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.742    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                 22.656    

Slack (MET) :             22.963ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 3.867ns (75.742%)  route 1.239ns (24.258%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.341ns = ( 10.841 - 2.500 ) 
    Source Clock Delay      (SCD):    7.676ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.711     7.676    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.456     8.132 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.239     9.370    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    V1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    11.966 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.966    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    12.781 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    12.781    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y85         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    33.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.429 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    35.841    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y85         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.148    
                         clock uncertainty           -0.239    35.909    
    ILOGIC_X1Y85         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.744    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                 22.963    

Slack (MET) :             22.984ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.500ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@27.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 3.867ns (76.059%)  route 1.217ns (23.941%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.341ns = ( 10.841 - 2.500 ) 
    Source Clock Delay      (SCD):    7.676ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.711     7.676    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.456     8.132 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.217     9.349    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    U4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    11.945 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.945    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    12.760 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    12.760    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y84         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     27.500    27.500 f  
    E3                                                0.000    27.500 f  i_Clk (IN)
                         net (fo=0)                   0.000    27.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.911 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    30.831    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.922 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    32.605    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.911 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.834    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.925 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    32.467    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.550 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    33.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    35.429 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    35.841    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y84         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.307    36.148    
                         clock uncertainty           -0.239    35.909    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    35.744    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         35.744    
                         arrival time                         -12.760    
  -------------------------------------------------------------------
                         slack                                 22.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.651ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        1.653ns  (logic 1.068ns (64.601%)  route 0.585ns (35.399%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.476ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.592   102.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.141   102.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.585   102.978    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    U4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   103.662 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   103.662    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   103.905 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   103.905    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y84         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    27.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    29.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y84         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.959    
                         clock uncertainty            0.239    29.198    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.254    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.254    
                         arrival time                         103.905    
  -------------------------------------------------------------------
                         slack                                 74.651    

Slack (MET) :             74.660ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        1.663ns  (logic 1.068ns (64.240%)  route 0.595ns (35.760%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.476ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.592   102.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.141   102.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.595   102.987    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    V1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   103.671 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   103.671    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   103.914 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   103.914    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y85         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    27.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    29.476    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y85         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.959    
                         clock uncertainty            0.239    29.198    
    ILOGIC_X1Y85         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.254    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.254    
                         arrival time                         103.914    
  -------------------------------------------------------------------
                         slack                                 74.660    

Slack (MET) :             74.756ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        1.758ns  (logic 1.068ns (60.754%)  route 0.690ns (39.246%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.475ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.592   102.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.141   102.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.690   103.082    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    U3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   103.766 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   103.766    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.009 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.009    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y83         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    27.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.179    29.475    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y83         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.958    
                         clock uncertainty            0.239    29.197    
    ILOGIC_X1Y83         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.253    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.253    
                         arrival time                         104.009    
  -------------------------------------------------------------------
                         slack                                 74.756    

Slack (MET) :             74.951ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        1.950ns  (logic 1.068ns (54.757%)  route 0.882ns (45.243%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.592   102.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.141   102.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.882   103.275    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    V5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   103.959 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   103.959    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.202 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.202    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y80         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    27.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    29.473    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y80         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.956    
                         clock uncertainty            0.239    29.195    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.251    
                         arrival time                         104.202    
  -------------------------------------------------------------------
                         slack                                 74.951    

Slack (MET) :             74.962ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        1.962ns  (logic 1.068ns (54.439%)  route 0.894ns (45.561%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.592   102.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.141   102.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.894   103.286    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    V4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   103.970 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   103.970    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.213 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.213    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y79         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    27.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    29.473    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y79         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.956    
                         clock uncertainty            0.239    29.195    
    ILOGIC_X1Y79         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.251    
                         arrival time                         104.213    
  -------------------------------------------------------------------
                         slack                                 74.962    

Slack (MET) :             75.050ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.051ns  (logic 1.068ns (52.075%)  route 0.983ns (47.925%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.592   102.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.141   102.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.983   103.375    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    T3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.059 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.059    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.302 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.302    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y77         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    27.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    29.474    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y77         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.957    
                         clock uncertainty            0.239    29.196    
    ILOGIC_X1Y77         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.252    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.252    
                         arrival time                         104.302    
  -------------------------------------------------------------------
                         slack                                 75.050    

Slack (MET) :             75.109ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.109ns  (logic 1.068ns (50.634%)  route 1.041ns (49.366%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.592   102.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.141   102.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.041   103.434    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    T5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.118 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.118    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.361 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.361    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y76         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    27.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    29.474    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y76         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.957    
                         clock uncertainty            0.239    29.196    
    ILOGIC_X1Y76         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.252    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.252    
                         arrival time                         104.361    
  -------------------------------------------------------------------
                         slack                                 75.109    

Slack (MET) :             75.131ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@25.000ns - clk_pll_i rise@100.000ns)
  Data Path Delay:        2.130ns  (logic 1.068ns (50.139%)  route 1.062ns (49.861%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  i_Clk (IN)
                         net (fo=0)                   0.000   100.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644   100.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   100.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624   101.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   100.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   100.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   100.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564   101.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050   101.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394   101.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020   101.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269   102.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083   101.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499   101.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.592   102.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X73Y90         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.141   102.392 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.062   103.454    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    T4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684   104.138 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000   104.138    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243   104.381 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000   104.381    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y75         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    25.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    26.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    26.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898    27.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    25.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    26.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    26.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    27.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    27.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    27.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    29.296 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    29.473    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y75         ISERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.517    28.956    
                         clock uncertainty            0.239    29.195    
    ILOGIC_X1Y75         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    29.251    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -29.251    
                         arrival time                         104.381    
  -------------------------------------------------------------------
                         slack                                 75.131    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        2.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.769ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@2.188ns fall@7.188ns period=80.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.812ns  (mem_refclk rise@5.000ns - sync_pulse rise@2.188ns)
  Data Path Delay:        0.621ns  (logic 0.000ns (0.000%)  route 0.621ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 10.639 - 5.000 ) 
    Source Clock Delay      (SCD):    5.357ns = ( 7.544 - 2.188 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      2.188     2.188 r  
    E3                                                0.000     2.188 r  i_Clk (IN)
                         net (fo=0)                   0.000     2.188    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.669 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.694    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.790 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     7.599    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.677 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     5.696    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.792 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     7.456    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.544 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.621     8.165    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    10.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     9.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589    10.639    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.307    10.946    
                         clock uncertainty           -0.213    10.733    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182    10.551    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  2.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.769ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@2.188ns fall@7.188ns period=80.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.188ns  (mem_refclk rise@0.000ns - sync_pulse rise@2.188ns)
  Data Path Delay:        0.589ns  (logic 0.000ns (0.000%)  route 0.589ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.978ns
    Source Clock Delay      (SCD):    5.050ns = ( 7.237 - 2.188 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      2.188     2.188 r  
    E3                                                0.000     2.188 r  i_Clk (IN)
                         net (fo=0)                   0.000     2.188    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.599 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.519    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.610 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     7.293    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     3.599 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     5.522    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.613 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     7.154    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.237 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.589     7.826    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621     5.978    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.307     5.671    
                         clock uncertainty            0.213     5.883    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174     6.057    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -6.057    
                         arrival time                           7.826    
  -------------------------------------------------------------------
                         slack                                  1.769    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        4.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.326ns = ( 19.326 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    10.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    10.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    14.936 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    14.936    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    19.326    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.420    19.746    
                         clock uncertainty           -0.061    19.685    
    OUT_FIFO_X1Y4        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    19.034    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         19.034    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.734ns = ( 19.734 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    10.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    10.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270    14.868 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475    15.343    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    19.734    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.420    20.154    
                         clock uncertainty           -0.061    20.093    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385    19.708    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         19.708    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.734ns = ( 19.734 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    10.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    10.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270    14.868 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475    15.343    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    19.734    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.420    20.154    
                         clock uncertainty           -0.061    20.093    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385    19.708    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         19.708    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.734ns = ( 19.734 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    10.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    10.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270    14.868 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475    15.343    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    19.734    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.420    20.154    
                         clock uncertainty           -0.061    20.093    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385    19.708    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         19.708    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.734ns = ( 19.734 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    10.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    10.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270    14.868 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475    15.343    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    19.734    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.420    20.154    
                         clock uncertainty           -0.061    20.093    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385    19.708    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         19.708    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             6.756ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.517ns (17.863%)  route 2.377ns (82.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.738ns = ( 19.738 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    10.115 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.377    12.492    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y52         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.412    19.738    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.420    20.158    
                         clock uncertainty           -0.061    20.097    
    OLOGIC_X1Y52         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    19.248    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.248    
                         arrival time                         -12.492    
  -------------------------------------------------------------------
                         slack                                  6.756    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.517ns (17.941%)  route 2.365ns (82.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.738ns = ( 19.738 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    10.115 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.365    12.479    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y53         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.412    19.738    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.420    20.158    
                         clock uncertainty           -0.061    20.097    
    OLOGIC_X1Y53         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    19.248    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.248    
                         arrival time                         -12.479    
  -------------------------------------------------------------------
                         slack                                  6.768    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.517ns (18.868%)  route 2.223ns (81.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.738ns = ( 19.738 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    10.115 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.223    12.338    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y54         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.412    19.738    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y54         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.420    20.158    
                         clock uncertainty           -0.061    20.097    
    OLOGIC_X1Y54         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    19.248    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.248    
                         arrival time                         -12.338    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.920ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.517ns (18.954%)  route 2.211ns (81.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.736ns = ( 19.736 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    10.115 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.211    12.325    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y55         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    19.736    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.420    20.156    
                         clock uncertainty           -0.061    20.095    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    19.246    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.246    
                         arrival time                         -12.325    
  -------------------------------------------------------------------
                         slack                                  6.920    

Slack (MET) :             7.072ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.517ns (20.071%)  route 2.059ns (79.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.736ns = ( 19.736 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    10.115 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.059    12.173    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y56         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    19.736    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.420    20.156    
                         clock uncertainty           -0.061    20.095    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    19.246    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.246    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                  7.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.629ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     5.111 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     5.111    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.629    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism             -0.602     5.027    
    OUT_FIFO_X1Y4        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     5.016    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -5.016    
                         arrival time                           5.111    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     5.076 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     5.237    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.807    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.602     5.205    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     5.117    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -5.117    
                         arrival time                           5.237    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     5.076 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     5.237    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.807    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.602     5.205    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     5.117    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -5.117    
                         arrival time                           5.237    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     5.076 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     5.237    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.807    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.602     5.205    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     5.117    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -5.117    
                         arrival time                           5.237    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     5.076 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     5.237    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.807    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.602     5.205    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     5.117    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -5.117    
                         arrival time                           5.237    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.272ns (27.204%)  route 0.728ns (72.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.809ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.211 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.728     5.939    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y61         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     5.809    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y61         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.602     5.207    
    OLOGIC_X1Y61         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.766    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.766    
                         arrival time                           5.939    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.272ns (27.054%)  route 0.733ns (72.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.808ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.211 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.733     5.945    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y60         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.808    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y60         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.602     5.206    
    OLOGIC_X1Y60         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.765    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.765    
                         arrival time                           5.945    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.272ns (25.419%)  route 0.798ns (74.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.211 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.798     6.009    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y59         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.807    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.602     5.205    
    OLOGIC_X1Y59         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.764    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.764    
                         arrival time                           6.009    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.272ns (23.645%)  route 0.878ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.211 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.878     6.090    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.807    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.602     5.205    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.764    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -5.764    
                         arrival time                           6.090    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.272ns (23.532%)  route 0.884ns (76.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.211 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.884     6.095    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y56         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.807    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.602     5.205    
    OLOGIC_X1Y56         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.764    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.764    
                         arrival time                           6.095    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        4.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clk_1 rise@15.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.316ns = ( 29.316 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    15.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    18.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    20.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    16.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    18.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    20.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    20.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    20.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    24.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    24.925 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    24.925    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    29.316    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.419    29.735    
                         clock uncertainty           -0.061    29.674    
    OUT_FIFO_X1Y5        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    29.023    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         29.023    
                         arrival time                         -24.925    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clk_1 rise@10.000ns)
  Data Path Delay:        2.712ns  (logic 0.517ns (19.067%)  route 2.195ns (80.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.716ns = ( 29.716 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.195    22.298    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y63         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    29.716    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y63         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.135    
                         clock uncertainty           -0.061    30.074    
    OLOGIC_X1Y63         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.225    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.225    
                         arrival time                         -22.298    
  -------------------------------------------------------------------
                         slack                                  6.926    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clk_1 rise@10.000ns)
  Data Path Delay:        2.699ns  (logic 0.517ns (19.155%)  route 2.182ns (80.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.716ns = ( 29.716 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.182    22.286    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y64         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    29.716    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.135    
                         clock uncertainty           -0.061    30.074    
    OLOGIC_X1Y64         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.225    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.225    
                         arrival time                         -22.286    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             7.081ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clk_1 rise@10.000ns)
  Data Path Delay:        2.557ns  (logic 0.517ns (20.216%)  route 2.040ns (79.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.716ns = ( 29.716 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.040    22.144    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y65         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    29.716    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.135    
                         clock uncertainty           -0.061    30.074    
    OLOGIC_X1Y65         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.225    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.225    
                         arrival time                         -22.144    
  -------------------------------------------------------------------
                         slack                                  7.081    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clk_1 rise@10.000ns)
  Data Path Delay:        2.545ns  (logic 0.517ns (20.316%)  route 2.028ns (79.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.716ns = ( 29.716 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.028    22.131    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y66         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    29.716    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y66         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.135    
                         clock uncertainty           -0.061    30.074    
    OLOGIC_X1Y66         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.225    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.225    
                         arrival time                         -22.131    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clk_1 rise@10.000ns)
  Data Path Delay:        2.498ns  (logic 0.517ns (20.701%)  route 1.981ns (79.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.715ns = ( 29.715 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.981    22.084    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y74         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    29.715    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.134    
                         clock uncertainty           -0.061    30.073    
    OLOGIC_X1Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.224    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.224    
                         arrival time                         -22.084    
  -------------------------------------------------------------------
                         slack                                  7.139    

Slack (MET) :             7.243ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clk_1 rise@10.000ns)
  Data Path Delay:        2.393ns  (logic 0.517ns (21.604%)  route 1.876ns (78.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.714ns = ( 29.714 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.876    21.980    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y67         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    29.714    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y67         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.133    
                         clock uncertainty           -0.061    30.072    
    OLOGIC_X1Y67         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.223    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.223    
                         arrival time                         -21.980    
  -------------------------------------------------------------------
                         slack                                  7.243    

Slack (MET) :             7.255ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clk_1 rise@10.000ns)
  Data Path Delay:        2.381ns  (logic 0.517ns (21.718%)  route 1.864ns (78.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.714ns = ( 29.714 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.864    21.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y68         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    29.714    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y68         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.133    
                         clock uncertainty           -0.061    30.072    
    OLOGIC_X1Y68         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.223    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.223    
                         arrival time                         -21.967    
  -------------------------------------------------------------------
                         slack                                  7.255    

Slack (MET) :             7.260ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clk_1 rise@10.000ns)
  Data Path Delay:        2.374ns  (logic 0.517ns (21.777%)  route 1.857ns (78.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.712ns = ( 29.712 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.857    21.961    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y69         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    29.712    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.131    
                         clock uncertainty           -0.061    30.070    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.221    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.221    
                         arrival time                         -21.961    
  -------------------------------------------------------------------
                         slack                                  7.260    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@20.000ns - oserdes_clk_1 rise@10.000ns)
  Data Path Delay:        2.359ns  (logic 0.517ns (21.915%)  route 1.842ns (78.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.715ns = ( 29.715 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.842    21.946    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y73         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    29.715    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y73         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.134    
                         clock uncertainty           -0.061    30.073    
    OLOGIC_X1Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.224    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.224    
                         arrival time                         -21.946    
  -------------------------------------------------------------------
                         slack                                  7.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.620ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     5.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     5.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.620    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism             -0.600     5.020    
    OUT_FIFO_X1Y5        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     5.009    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -5.009    
                         arrival time                           5.104    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.272ns (26.216%)  route 0.766ns (73.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.794ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.766     5.970    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y71         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     5.794    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.194    
    OLOGIC_X1Y71         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.753    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.753    
                         arrival time                           5.970    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.272ns (24.802%)  route 0.825ns (75.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.794ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.825     6.029    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y70         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     5.794    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.194    
    OLOGIC_X1Y70         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.753    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.753    
                         arrival time                           6.029    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.272ns (24.709%)  route 0.829ns (75.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.829     6.033    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y72         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     5.795    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y72         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.195    
    OLOGIC_X1Y72         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.754    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.754    
                         arrival time                           6.033    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.272ns (23.630%)  route 0.879ns (76.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.794ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.879     6.083    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y69         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     5.794    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.194    
    OLOGIC_X1Y69         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.753    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.753    
                         arrival time                           6.083    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.272ns (23.366%)  route 0.892ns (76.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.796ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.892     6.096    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y73         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     5.796    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y73         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.196    
    OLOGIC_X1Y73         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.755    
                         arrival time                           6.096    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.272ns (23.316%)  route 0.895ns (76.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.794ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.895     6.099    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y68         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     5.794    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y68         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.194    
    OLOGIC_X1Y68         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.753    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.753    
                         arrival time                           6.099    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.272ns (23.206%)  route 0.900ns (76.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.794ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.900     6.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y67         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     5.794    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y67         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.194    
    OLOGIC_X1Y67         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.753    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.753    
                         arrival time                           6.104    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.272ns (22.341%)  route 0.946ns (77.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.796ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.946     6.150    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y74         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     5.796    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.196    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.755    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.755    
                         arrival time                           6.150    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.272ns (21.815%)  route 0.975ns (78.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.975     6.179    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y66         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     5.795    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y66         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.195    
    OLOGIC_X1Y66         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.754    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.754    
                         arrival time                           6.179    
  -------------------------------------------------------------------
                         slack                                  0.425    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        4.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.326ns = ( 19.326 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    10.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    10.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    14.936 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    14.936    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    19.326    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.420    19.746    
                         clock uncertainty           -0.061    19.685    
    OUT_FIFO_X1Y6        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    19.034    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         19.034    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 19.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    10.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    10.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270    14.868 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475    15.343    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    19.729    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.420    20.149    
                         clock uncertainty           -0.061    20.088    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385    19.703    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         19.703    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 19.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    10.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    10.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270    14.868 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475    15.343    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    19.729    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.420    20.149    
                         clock uncertainty           -0.061    20.088    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385    19.703    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         19.703    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 19.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    10.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    10.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270    14.868 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475    15.343    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    19.729    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.420    20.149    
                         clock uncertainty           -0.061    20.088    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385    19.703    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         19.703    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 19.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    10.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    10.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270    14.868 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475    15.343    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    19.729    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.420    20.149    
                         clock uncertainty           -0.061    20.088    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385    19.703    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         19.703    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.517ns (15.808%)  route 2.754ns (84.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.732ns = ( 19.732 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    10.115 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.754    12.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y86         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406    19.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.420    20.152    
                         clock uncertainty           -0.061    20.091    
    OLOGIC_X1Y86         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    19.242    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.242    
                         arrival time                         -12.868    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.517ns (16.506%)  route 2.615ns (83.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.732ns = ( 19.732 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    10.115 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.615    12.730    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y85         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406    19.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y85         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.420    20.152    
                         clock uncertainty           -0.061    20.091    
    OLOGIC_X1Y85         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    19.242    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.242    
                         arrival time                         -12.730    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.517ns (17.326%)  route 2.467ns (82.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.732ns = ( 19.732 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    10.115 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.467    12.581    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y84         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406    19.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y84         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.420    20.152    
                         clock uncertainty           -0.061    20.091    
    OLOGIC_X1Y84         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    19.242    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.242    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.517ns (18.233%)  route 2.319ns (81.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 19.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    10.115 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.319    12.433    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y83         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    19.729    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.420    20.149    
                         clock uncertainty           -0.061    20.088    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    19.239    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         19.239    
                         arrival time                         -12.433    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.517ns (20.303%)  route 2.029ns (79.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 19.729 - 10.000 ) 
    Source Clock Delay      (SCD):    9.598ns = ( 14.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.971    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.598 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    10.115 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.029    12.144    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    15.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    15.632    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    19.178 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    19.326 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    19.729    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.420    20.149    
                         clock uncertainty           -0.061    20.088    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    19.239    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         19.239    
                         arrival time                         -12.144    
  -------------------------------------------------------------------
                         slack                                  7.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.629ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     5.111 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     5.111    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.629    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism             -0.602     5.027    
    OUT_FIFO_X1Y6        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     5.016    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -5.016    
                         arrival time                           5.111    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.805ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     5.076 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     5.237    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.805    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.602     5.203    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     5.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -5.115    
                         arrival time                           5.237    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.805ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     5.076 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     5.237    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.805    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.602     5.203    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     5.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -5.115    
                         arrival time                           5.237    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.805ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     5.076 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     5.237    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.805    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.602     5.203    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     5.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -5.115    
                         arrival time                           5.237    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.805ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     5.076 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     5.237    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.805    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.602     5.203    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     5.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -5.115    
                         arrival time                           5.237    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.272ns (27.820%)  route 0.706ns (72.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.211 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.706     5.917    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y75         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.806    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y75         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.602     5.204    
    OLOGIC_X1Y75         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.763    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.763    
                         arrival time                           5.917    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.272ns (27.531%)  route 0.716ns (72.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.211 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.716     5.927    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y77         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.806    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.602     5.204    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.763    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.763    
                         arrival time                           5.927    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.272ns (27.286%)  route 0.725ns (72.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.805ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.211 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.725     5.936    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y79         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.805    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.602     5.203    
    OLOGIC_X1Y79         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.762    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.762    
                         arrival time                           5.936    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.272ns (27.208%)  route 0.728ns (72.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.211 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.728     5.939    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y76         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.806    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.602     5.204    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.763    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.763    
                         arrival time                           5.939    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.272ns (25.657%)  route 0.788ns (74.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.805ns
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.602ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.939 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.211 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.788     5.999    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y80         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.271    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.541 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.629 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.805    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y80         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.602     5.203    
    OLOGIC_X1Y80         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.762    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.762    
                         arrival time                           5.999    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        4.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clk_3 rise@15.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.316ns = ( 29.316 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    15.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    16.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    18.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    18.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    20.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    16.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    18.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    20.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    20.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    20.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    24.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    24.925 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    24.925    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    29.316    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.419    29.735    
                         clock uncertainty           -0.061    29.674    
    OUT_FIFO_X1Y7        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    29.023    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         29.023    
                         arrival time                         -24.925    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clk_3 rise@10.000ns)
  Data Path Delay:        3.495ns  (logic 0.517ns (14.794%)  route 2.978ns (85.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.739ns = ( 29.739 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.978    23.081    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y99         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    29.739    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.158    
                         clock uncertainty           -0.061    30.097    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.248    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.248    
                         arrival time                         -23.081    
  -------------------------------------------------------------------
                         slack                                  6.166    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clk_3 rise@10.000ns)
  Data Path Delay:        3.356ns  (logic 0.517ns (15.404%)  route 2.839ns (84.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.738ns = ( 29.738 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.839    22.943    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422    29.738    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.157    
                         clock uncertainty           -0.061    30.096    
    OLOGIC_X1Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.247    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.247    
                         arrival time                         -22.943    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clk_3 rise@10.000ns)
  Data Path Delay:        3.208ns  (logic 0.517ns (16.116%)  route 2.691ns (83.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.738ns = ( 29.738 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.691    22.795    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y97         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422    29.738    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.157    
                         clock uncertainty           -0.061    30.096    
    OLOGIC_X1Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.247    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.247    
                         arrival time                         -22.795    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.738ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clk_3 rise@10.000ns)
  Data Path Delay:        2.919ns  (logic 0.517ns (17.712%)  route 2.402ns (82.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.735ns = ( 29.735 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.402    22.505    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y95         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    29.735    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.154    
                         clock uncertainty           -0.061    30.093    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.244    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.244    
                         arrival time                         -22.505    
  -------------------------------------------------------------------
                         slack                                  6.738    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clk_3 rise@10.000ns)
  Data Path Delay:        2.771ns  (logic 0.517ns (18.660%)  route 2.254ns (81.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.735ns = ( 29.735 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.254    22.357    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y94         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    29.735    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.154    
                         clock uncertainty           -0.061    30.093    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.244    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.244    
                         arrival time                         -22.357    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             7.035ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clk_3 rise@10.000ns)
  Data Path Delay:        2.622ns  (logic 0.517ns (19.715%)  route 2.105ns (80.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.735ns = ( 29.735 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.105    22.209    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y93         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    29.735    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.154    
                         clock uncertainty           -0.061    30.093    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.244    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.244    
                         arrival time                         -22.209    
  -------------------------------------------------------------------
                         slack                                  7.035    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clk_3 rise@10.000ns)
  Data Path Delay:        2.474ns  (logic 0.517ns (20.897%)  route 1.957ns (79.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.737ns = ( 29.737 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.957    22.061    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y92         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421    29.737    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.156    
                         clock uncertainty           -0.061    30.095    
    OLOGIC_X1Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.246    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.246    
                         arrival time                         -22.061    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clk_3 rise@10.000ns)
  Data Path Delay:        2.326ns  (logic 0.517ns (22.229%)  route 1.809ns (77.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.737ns = ( 29.737 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.809    21.912    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y91         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421    29.737    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.156    
                         clock uncertainty           -0.061    30.095    
    OLOGIC_X1Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.246    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.246    
                         arrival time                         -21.912    
  -------------------------------------------------------------------
                         slack                                  7.333    

Slack (MET) :             7.484ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@20.000ns - oserdes_clk_3 rise@10.000ns)
  Data Path Delay:        2.177ns  (logic 0.517ns (23.743%)  route 1.660ns (76.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.739ns = ( 29.739 - 20.000 ) 
    Source Clock Delay      (SCD):    9.587ns = ( 24.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    15.960    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    19.587 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    20.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.660    21.764    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y90         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    25.622    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    29.168 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    29.316 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    29.739    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y90         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.419    30.158    
                         clock uncertainty           -0.061    30.097    
    OLOGIC_X1Y90         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    29.248    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         29.248    
                         arrival time                         -21.764    
  -------------------------------------------------------------------
                         slack                                  7.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.620ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     5.104 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     5.104    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.620    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism             -0.600     5.020    
    OUT_FIFO_X1Y7        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     5.009    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -5.009    
                         arrival time                           5.104    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.272ns (26.952%)  route 0.737ns (73.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.803ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.737     5.941    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y89         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     5.803    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.203    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.762    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.762    
                         arrival time                           5.941    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.272ns (25.362%)  route 0.800ns (74.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.803ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.800     6.005    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y90         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     5.803    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y90         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.203    
    OLOGIC_X1Y90         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.762    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.762    
                         arrival time                           6.005    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.272ns (23.949%)  route 0.864ns (76.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.802ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.864     6.068    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y91         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     5.802    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.202    
    OLOGIC_X1Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.761    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.761    
                         arrival time                           6.068    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.272ns (22.685%)  route 0.927ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.802ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.927     6.131    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y92         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     5.802    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.202    
    OLOGIC_X1Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.761    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.761    
                         arrival time                           6.131    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.272ns (21.547%)  route 0.990ns (78.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.802ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.990     6.195    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y93         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     5.802    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.202    
    OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.761    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.761    
                         arrival time                           6.195    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.272ns (20.519%)  route 1.054ns (79.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.802ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.054     6.258    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y94         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     5.802    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.202    
    OLOGIC_X1Y94         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.761    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.761    
                         arrival time                           6.258    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.272ns (19.584%)  route 1.117ns (80.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.802ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.117     6.321    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y95         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     5.802    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.202    
    OLOGIC_X1Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.761    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.761    
                         arrival time                           6.321    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.272ns (18.036%)  route 1.236ns (81.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.804ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.236     6.440    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y97         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     5.804    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.204    
    OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.763    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.763    
                         arrival time                           6.440    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.272ns (17.310%)  route 1.299ns (82.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.804ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.600ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.932 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     5.204 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.299     6.504    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.262    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     5.532 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     5.804    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.600     5.204    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.763    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.763    
                         arrival time                           6.504    
  -------------------------------------------------------------------
                         slack                                  0.740    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        5.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 mem_read_write/o_ddr_mem_write_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        6.697ns  (logic 0.828ns (12.363%)  route 5.869ns (87.637%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.200ns = ( 27.200 - 20.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 15.216 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.613    15.216    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  mem_read_write/o_ddr_mem_write_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.456    15.672 r  mem_read_write/o_ddr_mem_write_DV_reg/Q
                         net (fo=4, routed)           3.319    18.991    mem_read_write/ddr2_control/FSM_sequential_state_reg[1]_0
    SLICE_X72Y83         LUT5 (Prop_lut5_I4_O)        0.124    19.115 r  mem_read_write/ddr2_control/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           1.541    20.656    mem_read_write/ddr2_control/FSM_sequential_state[2]_i_3_n_0
    SLICE_X73Y82         LUT6 (Prop_lut6_I3_O)        0.124    20.780 r  mem_read_write/ddr2_control/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           1.009    21.789    mem_read_write/ddr2_control/FSM_sequential_state[2]_i_2_n_0
    SLICE_X72Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.913 r  mem_read_write/ddr2_control/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    21.913    mem_read_write/ddr2_control/FSM_sequential_state[2]_i_1_n_0
    SLICE_X72Y82         FDRE                                         r  mem_read_write/ddr2_control/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.584    27.200    mem_read_write/ddr2_control/ui_clk
    SLICE_X72Y82         FDRE                                         r  mem_read_write/ddr2_control/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.180    27.380    
                         clock uncertainty           -0.211    27.169    
    SLICE_X72Y82         FDRE (Setup_fdre_C_D)        0.029    27.198    mem_read_write/ddr2_control/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         27.198    
                         arrival time                         -21.913    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 mem_read_write/o_ddr_mem_write_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        6.686ns  (logic 0.828ns (12.384%)  route 5.858ns (87.616%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.200ns = ( 27.200 - 20.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 15.216 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.613    15.216    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  mem_read_write/o_ddr_mem_write_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.456    15.672 r  mem_read_write/o_ddr_mem_write_DV_reg/Q
                         net (fo=4, routed)           3.319    18.991    mem_read_write/ddr2_control/FSM_sequential_state_reg[1]_0
    SLICE_X72Y83         LUT5 (Prop_lut5_I4_O)        0.124    19.115 r  mem_read_write/ddr2_control/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           1.541    20.656    mem_read_write/ddr2_control/FSM_sequential_state[2]_i_3_n_0
    SLICE_X73Y82         LUT6 (Prop_lut6_I3_O)        0.124    20.780 r  mem_read_write/ddr2_control/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.998    21.778    mem_read_write/ddr2_control/FSM_sequential_state[2]_i_2_n_0
    SLICE_X72Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.902 r  mem_read_write/ddr2_control/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    21.902    mem_read_write/ddr2_control/FSM_sequential_state[1]_i_1_n_0
    SLICE_X72Y82         FDRE                                         r  mem_read_write/ddr2_control/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.584    27.200    mem_read_write/ddr2_control/ui_clk
    SLICE_X72Y82         FDRE                                         r  mem_read_write/ddr2_control/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.180    27.380    
                         clock uncertainty           -0.211    27.169    
    SLICE_X72Y82         FDRE (Setup_fdre_C_D)        0.031    27.200    mem_read_write/ddr2_control/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         27.200    
                         arrival time                         -21.902    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 mem_read_write/o_ddr_mem_write_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        6.597ns  (logic 0.828ns (12.552%)  route 5.769ns (87.448%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        2.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.198ns = ( 27.198 - 20.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 15.216 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.613    15.216    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  mem_read_write/o_ddr_mem_write_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.456    15.672 r  mem_read_write/o_ddr_mem_write_DV_reg/Q
                         net (fo=4, routed)           3.319    18.991    mem_read_write/ddr2_control/FSM_sequential_state_reg[1]_0
    SLICE_X72Y83         LUT5 (Prop_lut5_I4_O)        0.124    19.115 r  mem_read_write/ddr2_control/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           1.541    20.656    mem_read_write/ddr2_control/FSM_sequential_state[2]_i_3_n_0
    SLICE_X73Y82         LUT6 (Prop_lut6_I3_O)        0.124    20.780 r  mem_read_write/ddr2_control/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.908    21.688    mem_read_write/ddr2_control/FSM_sequential_state[2]_i_2_n_0
    SLICE_X73Y81         LUT5 (Prop_lut5_I1_O)        0.124    21.812 r  mem_read_write/ddr2_control/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    21.812    mem_read_write/ddr2_control/FSM_sequential_state[0]_i_1_n_0
    SLICE_X73Y81         FDRE                                         r  mem_read_write/ddr2_control/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.582    27.198    mem_read_write/ddr2_control/ui_clk
    SLICE_X73Y81         FDRE                                         r  mem_read_write/ddr2_control/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.180    27.378    
                         clock uncertainty           -0.211    27.167    
    SLICE_X73Y81         FDRE (Setup_fdre_C_D)        0.029    27.196    mem_read_write/ddr2_control/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         27.196    
                         arrival time                         -21.812    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 mem_read_write/o_ddr_mem_write_data_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.413ns  (logic 0.456ns (8.424%)  route 4.957ns (91.576%))
  Logic Levels:           0  
  Clock Path Skew:        2.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.208ns = ( 27.208 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 15.316 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.713    15.316    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X85Y72         FDRE                                         r  mem_read_write/o_ddr_mem_write_data_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.456    15.772 r  mem_read_write/o_ddr_mem_write_data_reg[125]/Q
                         net (fo=1, routed)           4.957    20.729    mem_read_write/ddr2_control/app_wdf_data_reg[127]_0[125]
    SLICE_X83Y73         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.592    27.208    mem_read_write/ddr2_control/ui_clk
    SLICE_X83Y73         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[125]/C
                         clock pessimism              0.180    27.388    
                         clock uncertainty           -0.211    27.177    
    SLICE_X83Y73         FDRE (Setup_fdre_C_D)       -0.067    27.110    mem_read_write/ddr2_control/app_wdf_data_reg[125]
  -------------------------------------------------------------------
                         required time                         27.110    
                         arrival time                         -20.729    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 mem_read_write/o_ddr_mem_write_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.031ns  (logic 0.456ns (9.064%)  route 4.575ns (90.936%))
  Logic Levels:           0  
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.212ns = ( 27.212 - 20.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 15.321 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.718    15.321    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X83Y69         FDRE                                         r  mem_read_write/o_ddr_mem_write_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDRE (Prop_fdre_C_Q)         0.456    15.777 r  mem_read_write/o_ddr_mem_write_data_reg[16]/Q
                         net (fo=1, routed)           4.575    20.352    mem_read_write/ddr2_control/app_wdf_data_reg[127]_0[16]
    SLICE_X82Y69         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.596    27.212    mem_read_write/ddr2_control/ui_clk
    SLICE_X82Y69         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[16]/C
                         clock pessimism              0.180    27.392    
                         clock uncertainty           -0.211    27.181    
    SLICE_X82Y69         FDRE (Setup_fdre_C_D)       -0.058    27.123    mem_read_write/ddr2_control/app_wdf_data_reg[16]
  -------------------------------------------------------------------
                         required time                         27.123    
                         arrival time                         -20.352    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.908ns  (required time - arrival time)
  Source:                 mem_read_write/o_ddr_mem_write_data_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.734ns  (logic 0.478ns (10.098%)  route 4.256ns (89.902%))
  Logic Levels:           0  
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.209ns = ( 27.209 - 20.000 ) 
    Source Clock Delay      (SCD):    5.319ns = ( 15.319 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.716    15.319    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X74Y58         FDRE                                         r  mem_read_write/o_ddr_mem_write_data_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y58         FDRE (Prop_fdre_C_Q)         0.478    15.797 r  mem_read_write/o_ddr_mem_write_data_reg[119]/Q
                         net (fo=1, routed)           4.256    20.052    mem_read_write/ddr2_control/app_wdf_data_reg[127]_0[119]
    SLICE_X75Y58         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.593    27.209    mem_read_write/ddr2_control/ui_clk
    SLICE_X75Y58         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[119]/C
                         clock pessimism              0.180    27.389    
                         clock uncertainty           -0.211    27.178    
    SLICE_X75Y58         FDRE (Setup_fdre_C_D)       -0.218    26.960    mem_read_write/ddr2_control/app_wdf_data_reg[119]
  -------------------------------------------------------------------
                         required time                         26.960    
                         arrival time                         -20.052    
  -------------------------------------------------------------------
                         slack                                  6.908    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 r_mem_addr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_addr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.804ns  (logic 0.456ns (9.493%)  route 4.348ns (90.507%))
  Logic Levels:           0  
  Clock Path Skew:        2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.112ns = ( 27.112 - 20.000 ) 
    Source Clock Delay      (SCD):    5.224ns = ( 15.224 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.621    15.224    i_Clk_IBUF_BUFG
    SLICE_X52Y62         FDRE                                         r  r_mem_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.456    15.680 r  r_mem_addr_reg[22]/Q
                         net (fo=3, routed)           4.348    20.027    mem_read_write/ddr2_control/app_addr_reg[24]_0[14]
    SLICE_X57Y84         FDRE                                         r  mem_read_write/ddr2_control/app_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.496    27.112    mem_read_write/ddr2_control/ui_clk
    SLICE_X57Y84         FDRE                                         r  mem_read_write/ddr2_control/app_addr_reg[23]/C
                         clock pessimism              0.180    27.292    
                         clock uncertainty           -0.211    27.081    
    SLICE_X57Y84         FDRE (Setup_fdre_C_D)       -0.061    27.020    mem_read_write/ddr2_control/app_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         27.020    
                         arrival time                         -20.027    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 mem_read_write/o_ddr_mem_write_data_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.741ns  (logic 0.456ns (9.619%)  route 4.285ns (90.381%))
  Logic Levels:           0  
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.199ns = ( 27.199 - 20.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 15.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.705    15.308    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X77Y69         FDRE                                         r  mem_read_write/o_ddr_mem_write_data_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y69         FDRE (Prop_fdre_C_Q)         0.456    15.764 r  mem_read_write/o_ddr_mem_write_data_reg[123]/Q
                         net (fo=1, routed)           4.285    20.048    mem_read_write/ddr2_control/app_wdf_data_reg[127]_0[123]
    SLICE_X77Y70         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.583    27.199    mem_read_write/ddr2_control/ui_clk
    SLICE_X77Y70         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[123]/C
                         clock pessimism              0.180    27.379    
                         clock uncertainty           -0.211    27.168    
    SLICE_X77Y70         FDRE (Setup_fdre_C_D)       -0.081    27.087    mem_read_write/ddr2_control/app_wdf_data_reg[123]
  -------------------------------------------------------------------
                         required time                         27.087    
                         arrival time                         -20.048    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 r_mem_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.743ns  (logic 0.456ns (9.614%)  route 4.287ns (90.386%))
  Logic Levels:           0  
  Clock Path Skew:        2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 27.115 - 20.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 15.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.624    15.227    i_Clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  r_mem_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.456    15.683 r  r_mem_addr_reg[11]/Q
                         net (fo=61, routed)          4.287    19.970    mem_read_write/ddr2_control/app_addr_reg[24]_0[3]
    SLICE_X58Y83         FDRE                                         r  mem_read_write/ddr2_control/app_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.499    27.115    mem_read_write/ddr2_control/ui_clk
    SLICE_X58Y83         FDRE                                         r  mem_read_write/ddr2_control/app_addr_reg[12]/C
                         clock pessimism              0.180    27.295    
                         clock uncertainty           -0.211    27.084    
    SLICE_X58Y83         FDRE (Setup_fdre_C_D)       -0.043    27.041    mem_read_write/ddr2_control/app_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         27.041    
                         arrival time                         -19.970    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.092ns  (required time - arrival time)
  Source:                 mem_read_write/o_ddr_mem_write_data_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.527ns  (logic 0.419ns (9.255%)  route 4.108ns (90.745%))
  Logic Levels:           0  
  Clock Path Skew:        2.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.222ns = ( 27.222 - 20.000 ) 
    Source Clock Delay      (SCD):    5.330ns = ( 15.330 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.727    15.330    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X82Y61         FDRE                                         r  mem_read_write/o_ddr_mem_write_data_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.419    15.749 r  mem_read_write/o_ddr_mem_write_data_reg[68]/Q
                         net (fo=1, routed)           4.108    19.857    mem_read_write/ddr2_control/app_wdf_data_reg[127]_0[68]
    SLICE_X82Y57         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.606    27.222    mem_read_write/ddr2_control/ui_clk
    SLICE_X82Y57         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[68]/C
                         clock pessimism              0.180    27.402    
                         clock uncertainty           -0.211    27.191    
    SLICE_X82Y57         FDRE (Setup_fdre_C_D)       -0.242    26.949    mem_read_write/ddr2_control/app_wdf_data_reg[68]
  -------------------------------------------------------------------
                         required time                         26.949    
                         arrival time                         -19.857    
  -------------------------------------------------------------------
                         slack                                  7.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mem_read_write/o_ddr_mem_write_data_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.490%)  route 1.520ns (91.510%))
  Logic Levels:           0  
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.065ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.598     1.517    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X79Y61         FDRE                                         r  mem_read_write/o_ddr_mem_write_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y61         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  mem_read_write/o_ddr_mem_write_data_reg[37]/Q
                         net (fo=1, routed)           1.520     3.178    mem_read_write/ddr2_control/app_wdf_data_reg[127]_0[37]
    SLICE_X79Y62         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.866     3.065    mem_read_write/ddr2_control/ui_clk
    SLICE_X79Y62         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[37]/C
                         clock pessimism             -0.245     2.819    
                         clock uncertainty            0.211     3.030    
    SLICE_X79Y62         FDRE (Hold_fdre_C_D)         0.047     3.077    mem_read_write/ddr2_control/app_wdf_data_reg[37]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 mem_read_write/o_ddr_mem_write_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.148ns (9.192%)  route 1.462ns (90.808%))
  Logic Levels:           0  
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.591     1.510    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X78Y70         FDRE                                         r  mem_read_write/o_ddr_mem_write_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y70         FDRE (Prop_fdre_C_Q)         0.148     1.658 r  mem_read_write/o_ddr_mem_write_data_reg[27]/Q
                         net (fo=1, routed)           1.462     3.120    mem_read_write/ddr2_control/app_wdf_data_reg[127]_0[27]
    SLICE_X79Y70         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.859     3.058    mem_read_write/ddr2_control/ui_clk
    SLICE_X79Y70         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[27]/C
                         clock pessimism             -0.245     2.812    
                         clock uncertainty            0.211     3.023    
    SLICE_X79Y70         FDRE (Hold_fdre_C_D)        -0.006     3.017    mem_read_write/ddr2_control/app_wdf_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 mem_read_write/o_ddr_mem_write_data_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.141ns (8.347%)  route 1.548ns (91.653%))
  Logic Levels:           0  
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.067ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.600     1.519    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  mem_read_write/o_ddr_mem_write_data_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mem_read_write/o_ddr_mem_write_data_reg[106]/Q
                         net (fo=1, routed)           1.548     3.209    mem_read_write/ddr2_control/app_wdf_data_reg[127]_0[106]
    SLICE_X87Y68         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.868     3.067    mem_read_write/ddr2_control/ui_clk
    SLICE_X87Y68         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[106]/C
                         clock pessimism             -0.245     2.821    
                         clock uncertainty            0.211     3.032    
    SLICE_X87Y68         FDRE (Hold_fdre_C_D)         0.070     3.102    mem_read_write/ddr2_control/app_wdf_data_reg[106]
  -------------------------------------------------------------------
                         required time                         -3.102    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mem_read_write/o_ddr_mem_write_data_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.141ns (8.456%)  route 1.526ns (91.544%))
  Logic Levels:           0  
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.065ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.598     1.517    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X79Y61         FDRE                                         r  mem_read_write/o_ddr_mem_write_data_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y61         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  mem_read_write/o_ddr_mem_write_data_reg[48]/Q
                         net (fo=1, routed)           1.526     3.185    mem_read_write/ddr2_control/app_wdf_data_reg[127]_0[48]
    SLICE_X79Y62         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.866     3.065    mem_read_write/ddr2_control/ui_clk
    SLICE_X79Y62         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[48]/C
                         clock pessimism             -0.245     2.819    
                         clock uncertainty            0.211     3.030    
    SLICE_X79Y62         FDRE (Hold_fdre_C_D)         0.047     3.077    mem_read_write/ddr2_control/app_wdf_data_reg[48]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mem_read_write/o_ddr_mem_write_data_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.141ns (8.330%)  route 1.552ns (91.670%))
  Logic Levels:           0  
  Clock Path Skew:        1.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.072ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.603     1.522    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X85Y62         FDRE                                         r  mem_read_write/o_ddr_mem_write_data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  mem_read_write/o_ddr_mem_write_data_reg[32]/Q
                         net (fo=1, routed)           1.552     3.215    mem_read_write/ddr2_control/app_wdf_data_reg[127]_0[32]
    SLICE_X86Y62         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.873     3.072    mem_read_write/ddr2_control/ui_clk
    SLICE_X86Y62         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[32]/C
                         clock pessimism             -0.245     2.826    
                         clock uncertainty            0.211     3.037    
    SLICE_X86Y62         FDRE (Hold_fdre_C_D)         0.070     3.107    mem_read_write/ddr2_control/app_wdf_data_reg[32]
  -------------------------------------------------------------------
                         required time                         -3.107    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mem_read_write/o_ddr_mem_write_data_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.141ns (8.330%)  route 1.552ns (91.670%))
  Logic Levels:           0  
  Clock Path Skew:        1.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.595     1.514    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X79Y66         FDRE                                         r  mem_read_write/o_ddr_mem_write_data_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y66         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  mem_read_write/o_ddr_mem_write_data_reg[56]/Q
                         net (fo=1, routed)           1.552     3.207    mem_read_write/ddr2_control/app_wdf_data_reg[127]_0[56]
    SLICE_X81Y66         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.865     3.064    mem_read_write/ddr2_control/ui_clk
    SLICE_X81Y66         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[56]/C
                         clock pessimism             -0.245     2.818    
                         clock uncertainty            0.211     3.029    
    SLICE_X81Y66         FDRE (Hold_fdre_C_D)         0.070     3.099    mem_read_write/ddr2_control/app_wdf_data_reg[56]
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mem_read_write/o_ddr_mem_write_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.141ns (8.449%)  route 1.528ns (91.551%))
  Logic Levels:           0  
  Clock Path Skew:        1.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.069ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.601     1.520    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X83Y66         FDRE                                         r  mem_read_write/o_ddr_mem_write_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  mem_read_write/o_ddr_mem_write_data_reg[10]/Q
                         net (fo=1, routed)           1.528     3.189    mem_read_write/ddr2_control/app_wdf_data_reg[127]_0[10]
    SLICE_X86Y66         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.870     3.069    mem_read_write/ddr2_control/ui_clk
    SLICE_X86Y66         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[10]/C
                         clock pessimism             -0.245     2.823    
                         clock uncertainty            0.211     3.034    
    SLICE_X86Y66         FDRE (Hold_fdre_C_D)         0.047     3.081    mem_read_write/ddr2_control/app_wdf_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.081    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mem_read_write/o_ddr_mem_write_data_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.164ns (9.680%)  route 1.530ns (90.320%))
  Logic Levels:           0  
  Clock Path Skew:        1.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.068ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.599     1.518    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X78Y59         FDRE                                         r  mem_read_write/o_ddr_mem_write_data_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y59         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  mem_read_write/o_ddr_mem_write_data_reg[100]/Q
                         net (fo=1, routed)           1.530     3.212    mem_read_write/ddr2_control/app_wdf_data_reg[127]_0[100]
    SLICE_X79Y57         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.869     3.068    mem_read_write/ddr2_control/ui_clk
    SLICE_X79Y57         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[100]/C
                         clock pessimism             -0.245     2.822    
                         clock uncertainty            0.211     3.033    
    SLICE_X79Y57         FDRE (Hold_fdre_C_D)         0.070     3.103    mem_read_write/ddr2_control/app_wdf_data_reg[100]
  -------------------------------------------------------------------
                         required time                         -3.103    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mem_read_write/o_ddr_mem_write_data_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.141ns (8.325%)  route 1.553ns (91.675%))
  Logic Levels:           0  
  Clock Path Skew:        1.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.072ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.604     1.523    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X82Y61         FDRE                                         r  mem_read_write/o_ddr_mem_write_data_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  mem_read_write/o_ddr_mem_write_data_reg[64]/Q
                         net (fo=1, routed)           1.553     3.217    mem_read_write/ddr2_control/app_wdf_data_reg[127]_0[64]
    SLICE_X86Y62         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.873     3.072    mem_read_write/ddr2_control/ui_clk
    SLICE_X86Y62         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[64]/C
                         clock pessimism             -0.245     2.826    
                         clock uncertainty            0.211     3.037    
    SLICE_X86Y62         FDRE (Hold_fdre_C_D)         0.066     3.103    mem_read_write/ddr2_control/app_wdf_data_reg[64]
  -------------------------------------------------------------------
                         required time                         -3.103    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mem_read_write/o_ddr_mem_write_data_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/app_wdf_data_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.128ns (7.785%)  route 1.516ns (92.215%))
  Logic Levels:           0  
  Clock Path Skew:        1.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.604     1.523    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X82Y61         FDRE                                         r  mem_read_write/o_ddr_mem_write_data_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.128     1.651 r  mem_read_write/o_ddr_mem_write_data_reg[80]/Q
                         net (fo=1, routed)           1.516     3.167    mem_read_write/ddr2_control/app_wdf_data_reg[127]_0[80]
    SLICE_X82Y64         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.871     3.070    mem_read_write/ddr2_control/ui_clk
    SLICE_X82Y64         FDRE                                         r  mem_read_write/ddr2_control/app_wdf_data_reg[80]/C
                         clock pessimism             -0.245     2.824    
                         clock uncertainty            0.211     3.035    
    SLICE_X82Y64         FDRE (Hold_fdre_C_D)         0.017     3.052    mem_read_write/ddr2_control/app_wdf_data_reg[80]
  -------------------------------------------------------------------
                         required time                         -3.052    
                         arrival time                           3.167    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       16.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.831ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.959ns  (logic 0.456ns (9.196%)  route 4.503ns (90.804%))
  Logic Levels:           0  
  Clock Path Skew:        2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.113ns
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.611     5.215    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           4.503    10.174    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X29Y118        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.498    27.113    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X29Y118        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.179    27.292    
                         clock uncertainty           -0.240    27.052    
    SLICE_X29Y118        FDRE (Setup_fdre_C_D)       -0.047    27.005    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         27.005    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                 16.831    

Slack (MET) :             17.135ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.687ns  (logic 0.456ns (9.728%)  route 4.231ns (90.272%))
  Logic Levels:           0  
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.611     5.215    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           4.231     9.903    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X34Y115        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.500    27.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X34Y115        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism              0.179    27.294    
                         clock uncertainty           -0.240    27.054    
    SLICE_X34Y115        FDRE (Setup_fdre_C_D)       -0.016    27.038    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         27.038    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                 17.135    

Slack (MET) :             17.139ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.654ns  (logic 0.456ns (9.798%)  route 4.198ns (90.201%))
  Logic Levels:           0  
  Clock Path Skew:        2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.116ns
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.611     5.215    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           4.198     9.869    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X31Y115        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.501    27.116    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X31Y115        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism              0.179    27.295    
                         clock uncertainty           -0.240    27.055    
    SLICE_X31Y115        FDRE (Setup_fdre_C_D)       -0.047    27.008    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         27.008    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                 17.139    

Slack (MET) :             17.164ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.449ns  (logic 0.419ns (9.417%)  route 4.030ns (90.583%))
  Logic Levels:           0  
  Clock Path Skew:        2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.112ns
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.611     5.215    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.419     5.634 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           4.030     9.665    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X28Y119        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.497    27.112    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X28Y119        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism              0.179    27.291    
                         clock uncertainty           -0.240    27.051    
    SLICE_X28Y119        FDRE (Setup_fdre_C_D)       -0.222    26.829    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         26.829    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                 17.164    

Slack (MET) :             17.225ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.571ns  (logic 0.456ns (9.976%)  route 4.115ns (90.024%))
  Logic Levels:           0  
  Clock Path Skew:        2.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.116ns
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     5.211    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.456     5.667 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           4.115     9.782    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X32Y115        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.501    27.116    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X32Y115        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism              0.179    27.295    
                         clock uncertainty           -0.240    27.055    
    SLICE_X32Y115        FDRE (Setup_fdre_C_D)       -0.047    27.008    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         27.008    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 17.225    

Slack (MET) :             17.271ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.523ns  (logic 0.456ns (10.083%)  route 4.067ns (89.917%))
  Logic Levels:           0  
  Clock Path Skew:        2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.117ns
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.611     5.215    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           4.067     9.738    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X28Y115        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.502    27.117    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X28Y115        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism              0.179    27.296    
                         clock uncertainty           -0.240    27.056    
    SLICE_X28Y115        FDRE (Setup_fdre_C_D)       -0.047    27.009    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         27.009    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                 17.271    

Slack (MET) :             17.414ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.376ns  (logic 0.456ns (10.420%)  route 3.920ns (89.580%))
  Logic Levels:           0  
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.114ns
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.611     5.215    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           3.920     9.591    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X32Y117        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.499    27.114    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X32Y117        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.179    27.293    
                         clock uncertainty           -0.240    27.053    
    SLICE_X32Y117        FDRE (Setup_fdre_C_D)       -0.047    27.006    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         27.006    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                 17.414    

Slack (MET) :             17.447ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.373ns  (logic 0.456ns (10.428%)  route 3.917ns (89.572%))
  Logic Levels:           0  
  Clock Path Skew:        2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.112ns
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.611     5.215    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           3.917     9.588    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X30Y118        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.497    27.112    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X30Y118        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.179    27.291    
                         clock uncertainty           -0.240    27.051    
    SLICE_X30Y118        FDRE (Setup_fdre_C_D)       -0.016    27.035    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         27.035    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                 17.447    

Slack (MET) :             17.450ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.343ns  (logic 0.456ns (10.500%)  route 3.887ns (89.500%))
  Logic Levels:           0  
  Clock Path Skew:        2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.116ns
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.610     5.214    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.456     5.670 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           3.887     9.557    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X33Y115        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.501    27.116    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X33Y115        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism              0.179    27.295    
                         clock uncertainty           -0.240    27.055    
    SLICE_X33Y115        FDRE (Setup_fdre_C_D)       -0.047    27.008    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         27.008    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                 17.450    

Slack (MET) :             17.470ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.357ns  (logic 0.456ns (10.467%)  route 3.901ns (89.533%))
  Logic Levels:           0  
  Clock Path Skew:        2.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.119ns
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.611     5.215    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           3.901     9.572    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X30Y111        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.504    27.119    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X30Y111        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.179    27.298    
                         clock uncertainty           -0.240    27.058    
    SLICE_X30Y111        FDRE (Setup_fdre_C_D)       -0.016    27.042    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         27.042    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                 17.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.141ns (8.047%)  route 1.611ns (91.953%))
  Logic Levels:           0  
  Clock Path Skew:        1.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     1.475    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           1.611     3.228    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X32Y115        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.831     3.031    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X32Y115        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism             -0.245     2.785    
                         clock uncertainty            0.240     3.026    
    SLICE_X32Y115        FDRE (Hold_fdre_C_D)         0.075     3.101    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.141ns (8.075%)  route 1.605ns (91.925%))
  Logic Levels:           0  
  Clock Path Skew:        1.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.558     1.479    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           1.605     3.226    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X32Y117        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.829     3.029    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X32Y117        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism             -0.245     2.783    
                         clock uncertainty            0.240     3.024    
    SLICE_X32Y117        FDRE (Hold_fdre_C_D)         0.075     3.099    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.226    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.164ns (9.301%)  route 1.599ns (90.699%))
  Logic Levels:           0  
  Clock Path Skew:        1.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     1.475    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y125        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           1.599     3.239    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X29Y115        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.831     3.031    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X29Y115        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism             -0.245     2.785    
                         clock uncertainty            0.240     3.026    
    SLICE_X29Y115        FDRE (Hold_fdre_C_D)         0.075     3.101    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.141ns (7.923%)  route 1.639ns (92.077%))
  Logic Levels:           0  
  Clock Path Skew:        1.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.558     1.479    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           1.639     3.259    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X30Y118        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.828     3.028    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X30Y118        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism             -0.245     2.782    
                         clock uncertainty            0.240     3.023    
    SLICE_X30Y118        FDRE (Hold_fdre_C_D)         0.060     3.083    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.141ns (7.808%)  route 1.665ns (92.192%))
  Logic Levels:           0  
  Clock Path Skew:        1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.558     1.479    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           1.665     3.285    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X31Y115        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.831     3.031    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X31Y115        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism             -0.245     2.785    
                         clock uncertainty            0.240     3.026    
    SLICE_X31Y115        FDRE (Hold_fdre_C_D)         0.075     3.101    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.141ns (7.799%)  route 1.667ns (92.201%))
  Logic Levels:           0  
  Clock Path Skew:        1.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.556     1.477    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y123        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           1.667     3.285    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X33Y115        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.831     3.031    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X33Y115        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism             -0.245     2.785    
                         clock uncertainty            0.240     3.026    
    SLICE_X33Y115        FDRE (Hold_fdre_C_D)         0.075     3.101    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.141ns (7.835%)  route 1.659ns (92.165%))
  Logic Levels:           0  
  Clock Path Skew:        1.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.558     1.479    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           1.659     3.279    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X30Y111        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.836     3.035    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X30Y111        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism             -0.245     2.789    
                         clock uncertainty            0.240     3.030    
    SLICE_X30Y111        FDRE (Hold_fdre_C_D)         0.060     3.090    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.090    
                         arrival time                           3.279    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.141ns (7.783%)  route 1.671ns (92.217%))
  Logic Levels:           0  
  Clock Path Skew:        1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.558     1.479    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           1.671     3.291    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X28Y115        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.831     3.031    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X28Y115        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism             -0.245     2.785    
                         clock uncertainty            0.240     3.026    
    SLICE_X28Y115        FDRE (Hold_fdre_C_D)         0.075     3.101    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.141ns (7.832%)  route 1.659ns (92.168%))
  Logic Levels:           0  
  Clock Path Skew:        1.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.558     1.479    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           1.659     3.280    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X30Y116        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.831     3.030    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X30Y116        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism             -0.245     2.784    
                         clock uncertainty            0.240     3.025    
    SLICE_X30Y116        FDRE (Hold_fdre_C_D)         0.060     3.085    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.085    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.128ns (7.149%)  route 1.662ns (92.851%))
  Logic Levels:           0  
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.027ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.558     1.479    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.128     1.607 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           1.662     3.270    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X28Y119        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.827     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X28Y119        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism             -0.245     2.781    
                         clock uncertainty            0.240     3.022    
    SLICE_X28Y119        FDRE (Hold_fdre_C_D)         0.021     3.043    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.043    
                         arrival time                           3.270    
  -------------------------------------------------------------------
                         slack                                  0.227    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       17.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.798ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pll_i rise@20.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.456ns (25.322%)  route 1.345ns (74.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.210ns = ( 27.210 - 20.000 ) 
    Source Clock Delay      (SCD):    7.584ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     6.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     6.765 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     7.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     4.149 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     5.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.964 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.620     7.584    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X71Y100        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDPE (Prop_fdpe_C_Q)         0.456     8.040 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8/Q
                         net (fo=21, routed)          1.345     9.385    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]
    SLICE_X74Y95         FDCE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    20.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683    25.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    24.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    25.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    26.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    26.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    27.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    23.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    25.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.594    27.210    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X74Y95         FDCE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism              0.349    27.559    
                         clock uncertainty           -0.056    27.502    
    SLICE_X74Y95         FDCE (Recov_fdce_C_CLR)     -0.319    27.183    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         27.183    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                 17.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.120%)  route 0.560ns (79.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.067ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.565     2.224    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X71Y100        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDPE (Prop_fdpe_C_Q)         0.141     2.365 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8/Q
                         net (fo=21, routed)          0.560     2.925    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]
    SLICE_X74Y95         FDCE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.868     3.067    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X74Y95         FDCE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism             -0.539     2.527    
    SLICE_X74Y95         FDCE (Remov_fdce_C_CLR)     -0.067     2.460    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.465    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.993ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.993ns  (required time - arrival time)
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        3.007ns  (logic 0.456ns (15.162%)  route 2.551ns (84.838%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102                                     0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X69Y102        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=57, routed)          2.551     3.007    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y1     PHY_CONTROL                  0.000     5.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.007    
  -------------------------------------------------------------------
                         slack                                  1.993    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pll_i
  To Clock:  

Max Delay             0 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.420ns  (logic 0.141ns (9.926%)  route 1.279ns (90.074%))
  Logic Levels:           0  
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.565     2.224    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X69Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDPE (Prop_fdpe_C_Q)         0.141     2.365 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=57, routed)          1.279     3.645    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pll_i
  To Clock:  clk_200_clk_wiz_0

Max Delay             0 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.646ns  (logic 0.141ns (8.569%)  route 1.505ns (91.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.183ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.565     2.224    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X69Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDPE (Prop_fdpe_C_Q)         0.141     2.365 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=57, routed)          1.505     3.870    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X31Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.824     1.992    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y122        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  clk_200_clk_wiz_0

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/PRE
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.163ns  (logic 0.966ns (15.673%)  route 5.197ns (84.327%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mem_read_write/por_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  mem_read_write/por_counter_reg[2]/Q
                         net (fo=5, routed)           0.898     6.732    mem_read_write/ddr2_control/Q[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  mem_read_write/ddr2_control/mig_7series_0_i_2/O
                         net (fo=6, routed)           0.664     7.695    mem_read_write/ddr2_control/por_counter_reg[4]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           2.320    10.139    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.124    10.263 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          1.315    11.578    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X48Y106        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.500     4.925    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X48Y106        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/PRE
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.163ns  (logic 0.966ns (15.673%)  route 5.197ns (84.327%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mem_read_write/por_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  mem_read_write/por_counter_reg[2]/Q
                         net (fo=5, routed)           0.898     6.732    mem_read_write/ddr2_control/Q[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  mem_read_write/ddr2_control/mig_7series_0_i_2/O
                         net (fo=6, routed)           0.664     7.695    mem_read_write/ddr2_control/por_counter_reg[4]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           2.320    10.139    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.124    10.263 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          1.315    11.578    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X48Y106        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.500     4.925    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X48Y106        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/PRE
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.163ns  (logic 0.966ns (15.673%)  route 5.197ns (84.327%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mem_read_write/por_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  mem_read_write/por_counter_reg[2]/Q
                         net (fo=5, routed)           0.898     6.732    mem_read_write/ddr2_control/Q[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  mem_read_write/ddr2_control/mig_7series_0_i_2/O
                         net (fo=6, routed)           0.664     7.695    mem_read_write/ddr2_control/por_counter_reg[4]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           2.320    10.139    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.124    10.263 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          1.315    11.578    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X48Y106        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.500     4.925    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X48Y106        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/PRE
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.025ns  (logic 0.966ns (16.033%)  route 5.059ns (83.966%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mem_read_write/por_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  mem_read_write/por_counter_reg[2]/Q
                         net (fo=5, routed)           0.898     6.732    mem_read_write/ddr2_control/Q[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  mem_read_write/ddr2_control/mig_7series_0_i_2/O
                         net (fo=6, routed)           0.664     7.695    mem_read_write/ddr2_control/por_counter_reg[4]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           2.320    10.139    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.124    10.263 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          1.176    11.440    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X48Y105        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.500     4.925    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X48Y105        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/PRE
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.025ns  (logic 0.966ns (16.033%)  route 5.059ns (83.966%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mem_read_write/por_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  mem_read_write/por_counter_reg[2]/Q
                         net (fo=5, routed)           0.898     6.732    mem_read_write/ddr2_control/Q[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  mem_read_write/ddr2_control/mig_7series_0_i_2/O
                         net (fo=6, routed)           0.664     7.695    mem_read_write/ddr2_control/por_counter_reg[4]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           2.320    10.139    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.124    10.263 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          1.176    11.440    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X48Y105        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.500     4.925    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X48Y105        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/PRE
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.025ns  (logic 0.966ns (16.033%)  route 5.059ns (83.966%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mem_read_write/por_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  mem_read_write/por_counter_reg[2]/Q
                         net (fo=5, routed)           0.898     6.732    mem_read_write/ddr2_control/Q[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  mem_read_write/ddr2_control/mig_7series_0_i_2/O
                         net (fo=6, routed)           0.664     7.695    mem_read_write/ddr2_control/por_counter_reg[4]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           2.320    10.139    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.124    10.263 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          1.176    11.440    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X48Y105        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.500     4.925    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X48Y105        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/PRE
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.025ns  (logic 0.966ns (16.033%)  route 5.059ns (83.966%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mem_read_write/por_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  mem_read_write/por_counter_reg[2]/Q
                         net (fo=5, routed)           0.898     6.732    mem_read_write/ddr2_control/Q[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  mem_read_write/ddr2_control/mig_7series_0_i_2/O
                         net (fo=6, routed)           0.664     7.695    mem_read_write/ddr2_control/por_counter_reg[4]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           2.320    10.139    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.124    10.263 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          1.176    11.440    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X48Y105        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.500     4.925    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X48Y105        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/PRE
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.021ns  (logic 0.966ns (16.045%)  route 5.055ns (83.955%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mem_read_write/por_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  mem_read_write/por_counter_reg[2]/Q
                         net (fo=5, routed)           0.898     6.732    mem_read_write/ddr2_control/Q[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  mem_read_write/ddr2_control/mig_7series_0_i_2/O
                         net (fo=6, routed)           0.664     7.695    mem_read_write/ddr2_control/por_counter_reg[4]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           2.320    10.139    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.124    10.263 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          1.172    11.435    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X49Y105        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.500     4.925    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X49Y105        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/PRE
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.021ns  (logic 0.966ns (16.045%)  route 5.055ns (83.955%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mem_read_write/por_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  mem_read_write/por_counter_reg[2]/Q
                         net (fo=5, routed)           0.898     6.732    mem_read_write/ddr2_control/Q[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  mem_read_write/ddr2_control/mig_7series_0_i_2/O
                         net (fo=6, routed)           0.664     7.695    mem_read_write/ddr2_control/por_counter_reg[4]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           2.320    10.139    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.124    10.263 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          1.172    11.435    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X49Y105        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.500     4.925    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X49Y105        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/PRE
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.021ns  (logic 0.966ns (16.045%)  route 5.055ns (83.955%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mem_read_write/por_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  mem_read_write/por_counter_reg[2]/Q
                         net (fo=5, routed)           0.898     6.732    mem_read_write/ddr2_control/Q[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  mem_read_write/ddr2_control/mig_7series_0_i_2/O
                         net (fo=6, routed)           0.664     7.695    mem_read_write/ddr2_control/por_counter_reg[4]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           2.320    10.139    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.124    10.263 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          1.172    11.435    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X49Y105        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.500     4.925    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X49Y105        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/PRE
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.643ns  (logic 0.271ns (16.498%)  route 1.372ns (83.502%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.637     1.557    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  mem_read_write/por_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.685 f  mem_read_write/por_counter_reg[9]/Q
                         net (fo=3, routed)           0.100     1.785    mem_read_write/ddr2_control/Q[9]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.098     1.883 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           0.988     2.871    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.916 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.284     3.200    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X50Y100        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.832     1.999    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X50Y100        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/PRE
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.643ns  (logic 0.271ns (16.498%)  route 1.372ns (83.502%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.637     1.557    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  mem_read_write/por_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.685 f  mem_read_write/por_counter_reg[9]/Q
                         net (fo=3, routed)           0.100     1.785    mem_read_write/ddr2_control/Q[9]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.098     1.883 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           0.988     2.871    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.916 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.284     3.200    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X50Y100        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.832     1.999    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X50Y100        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/PRE
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.643ns  (logic 0.271ns (16.498%)  route 1.372ns (83.502%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.637     1.557    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  mem_read_write/por_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.685 f  mem_read_write/por_counter_reg[9]/Q
                         net (fo=3, routed)           0.100     1.785    mem_read_write/ddr2_control/Q[9]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.098     1.883 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           0.988     2.871    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.916 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.284     3.200    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X50Y100        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.832     1.999    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X50Y100        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/PRE
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.643ns  (logic 0.271ns (16.498%)  route 1.372ns (83.502%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.637     1.557    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  mem_read_write/por_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.685 f  mem_read_write/por_counter_reg[9]/Q
                         net (fo=3, routed)           0.100     1.785    mem_read_write/ddr2_control/Q[9]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.098     1.883 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           0.988     2.871    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.916 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.284     3.200    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X50Y100        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.832     1.999    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X50Y100        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/PRE
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.271ns (14.791%)  route 1.561ns (85.209%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.637     1.557    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  mem_read_write/por_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.685 f  mem_read_write/por_counter_reg[9]/Q
                         net (fo=3, routed)           0.100     1.785    mem_read_write/ddr2_control/Q[9]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.098     1.883 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           0.988     2.871    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.916 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.473     3.389    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X49Y105        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.832     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X49Y105        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/PRE
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.271ns (14.791%)  route 1.561ns (85.209%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.637     1.557    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  mem_read_write/por_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.685 f  mem_read_write/por_counter_reg[9]/Q
                         net (fo=3, routed)           0.100     1.785    mem_read_write/ddr2_control/Q[9]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.098     1.883 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           0.988     2.871    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.916 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.473     3.389    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X49Y105        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.832     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X49Y105        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/PRE
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.271ns (14.791%)  route 1.561ns (85.209%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.637     1.557    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  mem_read_write/por_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.685 f  mem_read_write/por_counter_reg[9]/Q
                         net (fo=3, routed)           0.100     1.785    mem_read_write/ddr2_control/Q[9]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.098     1.883 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           0.988     2.871    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.916 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.473     3.389    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X49Y105        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.832     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X49Y105        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/PRE
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.271ns (14.791%)  route 1.561ns (85.209%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.637     1.557    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  mem_read_write/por_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.685 f  mem_read_write/por_counter_reg[9]/Q
                         net (fo=3, routed)           0.100     1.785    mem_read_write/ddr2_control/Q[9]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.098     1.883 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           0.988     2.871    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.916 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.473     3.389    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X49Y105        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.832     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X49Y105        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/PRE
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.836ns  (logic 0.271ns (14.756%)  route 1.565ns (85.244%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.637     1.557    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  mem_read_write/por_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.685 f  mem_read_write/por_counter_reg[9]/Q
                         net (fo=3, routed)           0.100     1.785    mem_read_write/ddr2_control/Q[9]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.098     1.883 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           0.988     2.871    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.916 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.477     3.393    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X48Y105        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.832     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X48Y105        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/PRE
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.836ns  (logic 0.271ns (14.756%)  route 1.565ns (85.244%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.637     1.557    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  mem_read_write/por_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.685 f  mem_read_write/por_counter_reg[9]/Q
                         net (fo=3, routed)           0.100     1.785    mem_read_write/ddr2_control/Q[9]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.098     1.883 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           0.988     2.871    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.916 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/plle2_i_i_1/O
                         net (fo=16, routed)          0.477     3.393    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]
    SLICE_X48Y105        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.832     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    SLICE_X48Y105        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mem_refclk
  To Clock:  clk_pll_i

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
                            (rising edge-triggered cell PHASER_IN_PHY clocked by mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.388ns  (logic 0.402ns (16.835%)  route 1.986ns (83.165%))
  Logic Levels:           0  
  Clock Path Skew:        1.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.210ns
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.196ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.620     5.977    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY                                r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_MEMREFCLK_DQSFOUND)
                                                      0.402     6.379 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/DQSFOUND
                         net (fo=1, routed)           1.986     8.365    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes[0]
    SLICE_X76Y93         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.594     7.210    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/CLK
    SLICE_X76Y93         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[0]/C

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
                            (rising edge-triggered cell PHASER_IN_PHY clocked by mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.976ns  (logic 0.402ns (20.347%)  route 1.574ns (79.653%))
  Logic Levels:           0  
  Clock Path Skew:        1.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.210ns
    Source Clock Delay      (SCD):    5.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.196ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     5.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.357 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.607     5.964    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY                                r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_MEMREFCLK_DQSFOUND)
                                                      0.402     6.366 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/DQSFOUND
                         net (fo=1, routed)           1.574     7.939    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes[1]
    SLICE_X77Y93         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.594     7.210    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/CLK
    SLICE_X77Y93         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
                            (rising edge-triggered cell PHASER_IN_PHY clocked by mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.204ns (22.060%)  route 0.721ns (77.940%))
  Logic Levels:           0  
  Clock Path Skew:        1.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.067ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.196ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY                                r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_MEMREFCLK_DQSFOUND)
                                                      0.204     1.936 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/DQSFOUND
                         net (fo=1, routed)           0.721     2.657    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes[1]
    SLICE_X77Y93         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.868     3.067    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/CLK
    SLICE_X77Y93         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[2]/C

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
                            (rising edge-triggered cell PHASER_IN_PHY clocked by mem_refclk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.204ns (18.184%)  route 0.918ns (81.816%))
  Logic Levels:           0  
  Clock Path Skew:        1.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.067ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.196ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.205     1.740    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY                                r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_MEMREFCLK_DQSFOUND)
                                                      0.204     1.944 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/DQSFOUND
                         net (fo=1, routed)           0.918     2.862    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes[0]
    SLICE_X76Y93         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.868     3.067    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/CLK
    SLICE_X76Y93         FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  clk_pll_i

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.070ns  (logic 0.966ns (10.650%)  route 8.104ns (89.350%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.126ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mem_read_write/por_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  mem_read_write/por_counter_reg[2]/Q
                         net (fo=5, routed)           0.898     6.732    mem_read_write/ddr2_control/Q[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  mem_read_write/ddr2_control/mig_7series_0_i_2/O
                         net (fo=6, routed)           0.664     7.695    mem_read_write/ddr2_control/por_counter_reg[4]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           3.574    11.393    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.124    11.517 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          2.968    14.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X71Y97         FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.510     7.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X71Y97         FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.788ns  (logic 0.966ns (10.992%)  route 7.822ns (89.008%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.126ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mem_read_write/por_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  mem_read_write/por_counter_reg[2]/Q
                         net (fo=5, routed)           0.898     6.732    mem_read_write/ddr2_control/Q[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  mem_read_write/ddr2_control/mig_7series_0_i_2/O
                         net (fo=6, routed)           0.664     7.695    mem_read_write/ddr2_control/por_counter_reg[4]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           3.574    11.393    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.124    11.517 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          2.686    14.203    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X68Y97         FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.510     7.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X68Y97         FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__15/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.788ns  (logic 0.966ns (10.992%)  route 7.822ns (89.008%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.126ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mem_read_write/por_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  mem_read_write/por_counter_reg[2]/Q
                         net (fo=5, routed)           0.898     6.732    mem_read_write/ddr2_control/Q[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  mem_read_write/ddr2_control/mig_7series_0_i_2/O
                         net (fo=6, routed)           0.664     7.695    mem_read_write/ddr2_control/por_counter_reg[4]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           3.574    11.393    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.124    11.517 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          2.686    14.203    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X68Y97         FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__15/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.510     7.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X68Y97         FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__15/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.788ns  (logic 0.966ns (10.992%)  route 7.822ns (89.008%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.126ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mem_read_write/por_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  mem_read_write/por_counter_reg[2]/Q
                         net (fo=5, routed)           0.898     6.732    mem_read_write/ddr2_control/Q[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  mem_read_write/ddr2_control/mig_7series_0_i_2/O
                         net (fo=6, routed)           0.664     7.695    mem_read_write/ddr2_control/por_counter_reg[4]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           3.574    11.393    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.124    11.517 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          2.686    14.203    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X68Y97         FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.510     7.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X68Y97         FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[10]/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.701ns  (logic 0.966ns (11.102%)  route 7.735ns (88.898%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mem_read_write/por_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  mem_read_write/por_counter_reg[2]/Q
                         net (fo=5, routed)           0.898     6.732    mem_read_write/ddr2_control/Q[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  mem_read_write/ddr2_control/mig_7series_0_i_2/O
                         net (fo=6, routed)           0.664     7.695    mem_read_write/ddr2_control/por_counter_reg[4]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           3.574    11.393    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.124    11.517 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          2.598    14.116    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X68Y100        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.500     7.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X68Y100        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[10]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[11]/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.701ns  (logic 0.966ns (11.102%)  route 7.735ns (88.898%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mem_read_write/por_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  mem_read_write/por_counter_reg[2]/Q
                         net (fo=5, routed)           0.898     6.732    mem_read_write/ddr2_control/Q[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  mem_read_write/ddr2_control/mig_7series_0_i_2/O
                         net (fo=6, routed)           0.664     7.695    mem_read_write/ddr2_control/por_counter_reg[4]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           3.574    11.393    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.124    11.517 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          2.598    14.116    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X68Y100        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.500     7.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X68Y100        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[11]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[8]/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.701ns  (logic 0.966ns (11.102%)  route 7.735ns (88.898%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mem_read_write/por_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  mem_read_write/por_counter_reg[2]/Q
                         net (fo=5, routed)           0.898     6.732    mem_read_write/ddr2_control/Q[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  mem_read_write/ddr2_control/mig_7series_0_i_2/O
                         net (fo=6, routed)           0.664     7.695    mem_read_write/ddr2_control/por_counter_reg[4]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           3.574    11.393    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.124    11.517 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          2.598    14.116    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X68Y100        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.500     7.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X68Y100        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[8]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[9]/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.701ns  (logic 0.966ns (11.102%)  route 7.735ns (88.898%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mem_read_write/por_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  mem_read_write/por_counter_reg[2]/Q
                         net (fo=5, routed)           0.898     6.732    mem_read_write/ddr2_control/Q[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  mem_read_write/ddr2_control/mig_7series_0_i_2/O
                         net (fo=6, routed)           0.664     7.695    mem_read_write/ddr2_control/por_counter_reg[4]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           3.574    11.393    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.124    11.517 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          2.598    14.116    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X68Y100        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.500     7.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X68Y100        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[9]/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.697ns  (logic 0.966ns (11.108%)  route 7.731ns (88.892%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mem_read_write/por_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  mem_read_write/por_counter_reg[2]/Q
                         net (fo=5, routed)           0.898     6.732    mem_read_write/ddr2_control/Q[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  mem_read_write/ddr2_control/mig_7series_0_i_2/O
                         net (fo=6, routed)           0.664     7.695    mem_read_write/ddr2_control/por_counter_reg[4]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           3.574    11.393    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.124    11.517 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          2.594    14.111    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X69Y100        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.500     7.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X69Y100        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__14/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.697ns  (logic 0.966ns (11.108%)  route 7.731ns (88.892%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  mem_read_write/por_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     5.834 f  mem_read_write/por_counter_reg[2]/Q
                         net (fo=5, routed)           0.898     6.732    mem_read_write/ddr2_control/Q[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.299     7.031 r  mem_read_write/ddr2_control/mig_7series_0_i_2/O
                         net (fo=6, routed)           0.664     7.695    mem_read_write/ddr2_control/por_counter_reg[4]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           3.574    11.393    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.124    11.517 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          2.594    14.111    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X69Y100        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__14/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.500     7.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X69Y100        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__14/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.778ns  (logic 0.271ns (9.756%)  route 2.507ns (90.244%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.637     1.557    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  mem_read_write/por_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.685 f  mem_read_write/por_counter_reg[9]/Q
                         net (fo=3, routed)           0.100     1.785    mem_read_write/ddr2_control/Q[9]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.098     1.883 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           1.570     3.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.045     3.498 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          0.836     4.335    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X71Y99         FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.839     3.038    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X71Y99         FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.855ns  (logic 0.271ns (9.491%)  route 2.584ns (90.509%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.637     1.557    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  mem_read_write/por_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.685 f  mem_read_write/por_counter_reg[9]/Q
                         net (fo=3, routed)           0.100     1.785    mem_read_write/ddr2_control/Q[9]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.098     1.883 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           1.570     3.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.045     3.498 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          0.914     4.412    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X71Y100        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.837     3.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X71Y100        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.862ns  (logic 0.271ns (9.470%)  route 2.591ns (90.530%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.637     1.557    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  mem_read_write/por_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.685 f  mem_read_write/por_counter_reg[9]/Q
                         net (fo=3, routed)           0.100     1.785    mem_read_write/ddr2_control/Q[9]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.098     1.883 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           1.570     3.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.045     3.498 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          0.920     4.419    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X70Y102        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.837     3.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X70Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__12/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.862ns  (logic 0.271ns (9.470%)  route 2.591ns (90.530%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.637     1.557    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  mem_read_write/por_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.685 f  mem_read_write/por_counter_reg[9]/Q
                         net (fo=3, routed)           0.100     1.785    mem_read_write/ddr2_control/Q[9]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.098     1.883 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           1.570     3.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.045     3.498 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          0.920     4.419    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X71Y102        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__12/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.837     3.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X71Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__12/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.862ns  (logic 0.271ns (9.470%)  route 2.591ns (90.530%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.637     1.557    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  mem_read_write/por_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.685 f  mem_read_write/por_counter_reg[9]/Q
                         net (fo=3, routed)           0.100     1.785    mem_read_write/ddr2_control/Q[9]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.098     1.883 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           1.570     3.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.045     3.498 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          0.920     4.419    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X70Y102        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.837     3.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X70Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.862ns  (logic 0.271ns (9.470%)  route 2.591ns (90.530%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.637     1.557    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  mem_read_write/por_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.685 f  mem_read_write/por_counter_reg[9]/Q
                         net (fo=3, routed)           0.100     1.785    mem_read_write/ddr2_control/Q[9]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.098     1.883 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           1.570     3.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.045     3.498 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          0.920     4.419    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X70Y102        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.837     3.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X70Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.862ns  (logic 0.271ns (9.470%)  route 2.591ns (90.530%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.637     1.557    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  mem_read_write/por_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.685 f  mem_read_write/por_counter_reg[9]/Q
                         net (fo=3, routed)           0.100     1.785    mem_read_write/ddr2_control/Q[9]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.098     1.883 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           1.570     3.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.045     3.498 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          0.920     4.419    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X71Y102        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.837     3.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X71Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.924ns  (logic 0.271ns (9.267%)  route 2.653ns (90.733%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.637     1.557    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  mem_read_write/por_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.685 f  mem_read_write/por_counter_reg[9]/Q
                         net (fo=3, routed)           0.100     1.785    mem_read_write/ddr2_control/Q[9]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.098     1.883 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           1.570     3.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.045     3.498 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          0.983     4.481    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X69Y102        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.837     3.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X69Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.924ns  (logic 0.271ns (9.267%)  route 2.653ns (90.733%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.637     1.557    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  mem_read_write/por_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.685 f  mem_read_write/por_counter_reg[9]/Q
                         net (fo=3, routed)           0.100     1.785    mem_read_write/ddr2_control/Q[9]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.098     1.883 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           1.570     3.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.045     3.498 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          0.983     4.481    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X69Y102        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.837     3.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X69Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/C

Slack:                    inf
  Source:                 mem_read_write/por_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.924ns  (logic 0.271ns (9.267%)  route 2.653ns (90.733%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.637     1.557    mem_read_write/i_Clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  mem_read_write/por_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.128     1.685 f  mem_read_write/por_counter_reg[9]/Q
                         net (fo=3, routed)           0.100     1.785    mem_read_write/ddr2_control/Q[9]
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.098     1.883 r  mem_read_write/ddr2_control/mig_7series_0_i_1/O
                         net (fo=3, routed)           1.570     3.453    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/sys_rst_i
    SLICE_X88Y78         LUT4 (Prop_lut4_I2_O)        0.045     3.498 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          0.983     4.481    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X69Y102        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.837     3.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X69Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_200_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_200_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.523ns  (logic 0.096ns (2.725%)  route 3.427ns (97.275%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  i_Clk (IN)
                         net (fo=0)                   0.000     2.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     7.912    mem_read_write/clk_wiz_0/inst/i_Clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.990 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     6.008    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.104 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.408     7.513    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_200_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.178ns  (logic 0.026ns (2.206%)  route 1.152ns (97.794%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.505     1.426    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pll_i
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                            (clock source 'clk_pll_i'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.457ns  (logic 0.096ns (2.777%)  route 3.361ns (97.223%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    15.412    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    15.269    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    15.357 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    16.638    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    16.765 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841    17.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    14.149 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    15.868    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    15.964 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.641    17.606    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                            (clock source 'clk_pll_i'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.083ns  (logic 0.026ns (2.400%)  route 1.058ns (97.600%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.929    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.949 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     1.135 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     1.634    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.559     2.218    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  i_Clk (IN)
                         net (fo=0)                   0.000     5.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809    10.412    mem_read_write/clk_wiz_0/inst/i_Clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     6.490 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     8.508    mem_read_write/clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.604 f  mem_read_write/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    10.412    mem_read_write/clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    mem_read_write/clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  freq_refclk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                            (clock source 'freq_refclk'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.647ns  (logic 0.000ns (0.000%)  route 0.647ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freq_refclk fall edge)
                                                      1.250     1.250 f  
    E3                                                0.000     1.250 f  i_Clk (IN)
                         net (fo=0)                   0.000     1.250    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.756    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.852 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     6.662    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     2.740 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.758    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.854 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     6.519    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.607 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.647     7.254    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/freq_refclk
    PHASER_REF_X1Y1      PHASER_REF                                   f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                            (clock source 'freq_refclk'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.631ns  (logic 0.000ns (0.000%)  route 0.631ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freq_refclk fall edge)
                                                      1.250     1.250 f  
    E3                                                0.000     1.250 f  i_Clk (IN)
                         net (fo=0)                   0.000     1.250    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.756    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.852 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     6.662    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     2.740 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.758    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.854 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     6.519    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.607 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.631     7.238    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY                               f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                            (clock source 'freq_refclk'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.631ns  (logic 0.000ns (0.000%)  route 0.631ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freq_refclk fall edge)
                                                      1.250     1.250 f  
    E3                                                0.000     1.250 f  i_Clk (IN)
                         net (fo=0)                   0.000     1.250    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.756    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.852 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     6.662    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     2.740 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.758    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.854 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     6.519    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.607 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.631     7.238    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY                               f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                            (clock source 'freq_refclk'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.614ns  (logic 0.000ns (0.000%)  route 0.614ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freq_refclk fall edge)
                                                      1.250     1.250 f  
    E3                                                0.000     1.250 f  i_Clk (IN)
                         net (fo=0)                   0.000     1.250    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.756    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.852 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     6.662    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     2.740 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.758    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.854 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     6.519    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.607 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.614     7.221    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY                               f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                            (clock source 'freq_refclk'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.603ns  (logic 0.000ns (0.000%)  route 0.603ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freq_refclk fall edge)
                                                      1.250     1.250 f  
    E3                                                0.000     1.250 f  i_Clk (IN)
                         net (fo=0)                   0.000     1.250    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.756    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.852 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     6.662    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     2.740 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     4.758    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.854 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     6.519    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.607 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.603     7.210    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY                               f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                            (clock source 'freq_refclk'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.000ns (0.000%)  route 0.190ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freq_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.190     1.725    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY                               r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                            (clock source 'freq_refclk'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.000ns (0.000%)  route 0.197ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freq_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     1.732    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY                               r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                            (clock source 'freq_refclk'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.000ns (0.000%)  route 0.208ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freq_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.208     1.743    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY                               r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                            (clock source 'freq_refclk'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.000ns (0.000%)  route 0.208ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freq_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.208     1.743    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY                               r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                            (clock source 'freq_refclk'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.000ns (0.000%)  route 0.211ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock freq_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211     1.746    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/freq_refclk
    PHASER_REF_X1Y1      PHASER_REF                                   r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT
                            (clock source 'pll_clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkfbout fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  i_Clk (IN)
                         net (fo=0)                   0.000     2.500    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.809     7.912    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.990 f  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     6.008    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.104 f  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     7.769    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.857 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT
                         net (fo=1, routed)           0.014     7.871    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clkfbout
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT
                            (clock source 'pll_clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkfbout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.624     1.544    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     1.485    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.535 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT
                         net (fo=1, routed)           0.005     1.540    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clkfbout
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_LCD_DC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_LCD_DC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.796ns  (logic 3.999ns (40.828%)  route 5.796ns (59.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.808     5.411    i_Clk_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  o_LCD_DC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  o_LCD_DC_reg/Q
                         net (fo=1, routed)           5.796    11.663    o_LCD_DC_OBUF
    E7                   OBUF (Prop_obuf_I_O)         3.543    15.207 r  o_LCD_DC_OBUF_inst/O
                         net (fo=0)                   0.000    15.207    o_LCD_DC
    E7                                                                r  o_LCD_DC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Master_With_Single_CS_inst/SPI_Master_Inst/o_SPI_Clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_LCD_Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.262ns  (logic 4.123ns (44.518%)  route 5.139ns (55.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    SPI_Master_With_Single_CS_inst/SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X41Y45         FDCE                                         r  SPI_Master_With_Single_CS_inst/SPI_Master_Inst/o_SPI_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.419     5.834 r  SPI_Master_With_Single_CS_inst/SPI_Master_Inst/o_SPI_Clk_reg/Q
                         net (fo=1, routed)           5.139    10.972    o_SPI_LCD_Clk_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.704    14.676 r  o_SPI_LCD_Clk_OBUF_inst/O
                         net (fo=0)                   0.000    14.676    o_SPI_LCD_Clk
    F6                                                                r  o_SPI_LCD_Clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Master_With_Single_CS_inst/r_CS_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_LCD_CS_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.922ns  (logic 3.971ns (44.507%)  route 4.951ns (55.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.812     5.415    SPI_Master_With_Single_CS_inst/i_Clk_IBUF_BUFG
    SLICE_X40Y44         FDPE                                         r  SPI_Master_With_Single_CS_inst/r_CS_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDPE (Prop_fdpe_C_Q)         0.456     5.871 r  SPI_Master_With_Single_CS_inst/r_CS_n_reg/Q
                         net (fo=4, routed)           4.951    10.822    o_SPI_LCD_CS_n_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.515    14.337 r  o_SPI_LCD_CS_n_OBUF_inst/O
                         net (fo=0)                   0.000    14.337    o_SPI_LCD_CS_n
    J2                                                                r  o_SPI_LCD_CS_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_Master_With_Single_CS_inst/SPI_Master_Inst/o_SPI_MOSI_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_LCD_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.771ns  (logic 4.033ns (45.984%)  route 4.738ns (54.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.807     5.410    SPI_Master_With_Single_CS_inst/SPI_Master_Inst/i_Clk_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  SPI_Master_With_Single_CS_inst/SPI_Master_Inst/o_SPI_MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.518     5.928 r  SPI_Master_With_Single_CS_inst/SPI_Master_Inst/o_SPI_MOSI_reg/Q
                         net (fo=1, routed)           4.738    10.665    o_SPI_LCD_MOSI_OBUF
    K1                   OBUF (Prop_obuf_I_O)         3.515    14.181 r  o_SPI_LCD_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000    14.181    o_SPI_LCD_MOSI
    K1                                                                r  o_SPI_LCD_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_LED/o_LED_RGB_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_LED_RGB_2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.465ns  (logic 3.990ns (47.137%)  route 4.475ns (52.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.813     5.416    RGB_LED/i_Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  RGB_LED/o_LED_RGB_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  RGB_LED/o_LED_RGB_2_reg[2]/Q
                         net (fo=1, routed)           4.475    10.347    o_LED_RGB_2_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.534    13.881 r  o_LED_RGB_2_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.881    o_LED_RGB_2[2]
    G14                                                               r  o_LED_RGB_2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_LCD_reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_LCD_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.602ns  (logic 4.034ns (46.901%)  route 4.568ns (53.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.637     5.240    i_Clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  o_LCD_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     5.758 r  o_LCD_reset_n_reg/Q
                         net (fo=1, routed)           4.568    10.325    o_LCD_reset_n_OBUF
    J4                   OBUF (Prop_obuf_I_O)         3.516    13.842 r  o_LCD_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000    13.842    o_LCD_reset_n
    J4                                                                r  o_LCD_reset_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_send_msg1/uart_tx_Inst/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.541ns  (logic 4.011ns (46.966%)  route 4.530ns (53.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.616     5.219    uart_send_msg1/uart_tx_Inst/i_Clk_IBUF_BUFG
    SLICE_X48Y76         FDRE                                         r  uart_send_msg1/uart_tx_Inst/o_Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.456     5.675 r  uart_send_msg1/uart_tx_Inst/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           4.530    10.204    o_uart_tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    13.760 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.760    o_uart_tx
    D4                                                                r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.366ns  (logic 4.009ns (47.916%)  route 4.357ns (52.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.640     5.243    i_Clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  o_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  o_led_reg[2]/Q
                         net (fo=1, routed)           4.357    10.056    o_led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.609 r  o_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.609    o_led[2]
    J13                                                               r  o_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_seg_LED_Display_Controller1/r_LED_Bytes_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_LED_cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.177ns  (logic 4.432ns (54.205%)  route 3.745ns (45.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.671     5.273    Seven_seg_LED_Display_Controller1/i_Clk_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  Seven_seg_LED_Display_Controller1/r_LED_Bytes_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.882     6.155 r  Seven_seg_LED_Display_Controller1/r_LED_Bytes_reg/DOADO[3]
                         net (fo=1, routed)           3.745     9.900    o_LED_cathode_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.450 r  o_LED_cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.450    o_LED_cathode[3]
    K13                                                               r  o_LED_cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_LED/o_LED_RGB_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_LED_RGB_1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.891ns  (logic 4.023ns (50.987%)  route 3.868ns (49.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.811     5.414    RGB_LED/i_Clk_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  RGB_LED/o_LED_RGB_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  RGB_LED/o_LED_RGB_1_reg[2]/Q
                         net (fo=1, routed)           3.868     9.737    o_LED_RGB_1_OBUF[2]
    R12                  OBUF (Prop_obuf_I_O)         3.567    13.305 r  o_LED_RGB_1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.305    o_LED_RGB_1[2]
    R12                                                               r  o_LED_RGB_1[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Seven_seg_LED_Display_Controller1/r_LED_Bytes_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_LED_cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.438ns (69.208%)  route 0.640ns (30.792%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.598     1.518    Seven_seg_LED_Display_Controller1/i_Clk_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  Seven_seg_LED_Display_Controller1/r_LED_Bytes_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.722 r  Seven_seg_LED_Display_Controller1/r_LED_Bytes_reg/DOADO[2]
                         net (fo=1, routed)           0.640     2.362    o_LED_cathode_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.596 r  o_LED_cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.596    o_LED_cathode[2]
    P15                                                               r  o_LED_cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_seg_LED_Display_Controller1/r_LED_Bytes_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_LED_cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.465ns (68.873%)  route 0.662ns (31.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.598     1.518    Seven_seg_LED_Display_Controller1/i_Clk_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  Seven_seg_LED_Display_Controller1/r_LED_Bytes_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.722 r  Seven_seg_LED_Display_Controller1/r_LED_Bytes_reg/DOADO[1]
                         net (fo=1, routed)           0.662     2.384    o_LED_cathode_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.645 r  o_LED_cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.645    o_LED_cathode[1]
    T11                                                               r  o_LED_cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.396ns (63.945%)  route 0.787ns (36.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.571     1.490    i_Clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  o_led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  o_led_reg[13]/Q
                         net (fo=1, routed)           0.787     2.418    o_led_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.673 r  o_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.673    o_led[13]
    V14                                                               r  o_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.394ns (63.682%)  route 0.795ns (36.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.570     1.489    i_Clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  o_led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  o_led_reg[10]/Q
                         net (fo=1, routed)           0.795     2.425    o_led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.678 r  o_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.678    o_led[10]
    U14                                                               r  o_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_seg_LED_Display_Controller1/o_Anode_Activate_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anode_Activate[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.393ns (62.850%)  route 0.824ns (37.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.561     1.480    Seven_seg_LED_Display_Controller1/i_Clk_IBUF_BUFG
    SLICE_X41Y68         FDSE                                         r  Seven_seg_LED_Display_Controller1/o_Anode_Activate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDSE (Prop_fdse_C_Q)         0.141     1.621 r  Seven_seg_LED_Display_Controller1/o_Anode_Activate_reg[5]/Q
                         net (fo=1, routed)           0.824     2.445    o_Anode_Activate_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.697 r  o_Anode_Activate_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.697    o_Anode_Activate[5]
    T14                                                               r  o_Anode_Activate[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.412ns (62.746%)  route 0.838ns (37.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.571     1.490    i_Clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  o_led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  o_led_reg[14]/Q
                         net (fo=1, routed)           0.838     2.470    o_led_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.740 r  o_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.740    o_led[14]
    V12                                                               r  o_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 1.437ns (63.466%)  route 0.827ns (36.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.571     1.490    i_Clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  o_led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.128     1.618 r  o_led_reg[7]/Q
                         net (fo=1, routed)           0.827     2.445    o_led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.309     3.754 r  o_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.754    o_led[7]
    U16                                                               r  o_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.433ns (62.982%)  route 0.843ns (37.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.570     1.489    i_Clk_IBUF_BUFG
    SLICE_X34Y54         FDRE                                         r  o_led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  o_led_reg[15]/Q
                         net (fo=1, routed)           0.843     2.496    o_led_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.765 r  o_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.765    o_led[15]
    V11                                                               r  o_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_seg_LED_Display_Controller1/o_Anode_Activate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anode_Activate[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.377ns (59.697%)  route 0.930ns (40.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.555     1.474    Seven_seg_LED_Display_Controller1/i_Clk_IBUF_BUFG
    SLICE_X39Y74         FDSE                                         r  Seven_seg_LED_Display_Controller1/o_Anode_Activate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDSE (Prop_fdse_C_Q)         0.141     1.615 r  Seven_seg_LED_Display_Controller1/o_Anode_Activate_reg[0]/Q
                         net (fo=1, routed)           0.930     2.545    o_Anode_Activate_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.782 r  o_Anode_Activate_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.782    o_Anode_Activate[0]
    J17                                                               r  o_Anode_Activate[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.434ns (62.369%)  route 0.866ns (37.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.571     1.490    i_Clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  o_led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.128     1.618 r  o_led_reg[5]/Q
                         net (fo=1, routed)           0.866     2.484    o_led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.306     3.790 r  o_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.790    o_led[5]
    V17                                                               r  o_led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pll_i

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/LOCKED
                            (internal pin)
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.178ns  (logic 0.124ns (2.395%)  route 5.054ns (97.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/LOCKED
                         net (fo=3, routed)           2.086     2.086    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r_reg[11]
    SLICE_X88Y78         LUT4 (Prop_lut4_I0_O)        0.124     2.210 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          2.968     5.178    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X71Y97         FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.510     7.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X71Y97         FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6/C

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/LOCKED
                            (internal pin)
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.896ns  (logic 0.124ns (2.533%)  route 4.772ns (97.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/LOCKED
                         net (fo=3, routed)           2.086     2.086    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r_reg[11]
    SLICE_X88Y78         LUT4 (Prop_lut4_I0_O)        0.124     2.210 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          2.686     4.896    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X68Y97         FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.510     7.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X68Y97         FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13/C

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/LOCKED
                            (internal pin)
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__15/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.896ns  (logic 0.124ns (2.533%)  route 4.772ns (97.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/LOCKED
                         net (fo=3, routed)           2.086     2.086    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r_reg[11]
    SLICE_X88Y78         LUT4 (Prop_lut4_I0_O)        0.124     2.210 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          2.686     4.896    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X68Y97         FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__15/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.510     7.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X68Y97         FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__15/C

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/LOCKED
                            (internal pin)
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.896ns  (logic 0.124ns (2.533%)  route 4.772ns (97.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/LOCKED
                         net (fo=3, routed)           2.086     2.086    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r_reg[11]
    SLICE_X88Y78         LUT4 (Prop_lut4_I0_O)        0.124     2.210 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          2.686     4.896    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X68Y97         FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.510     7.126    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X68Y97         FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9/C

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/LOCKED
                            (internal pin)
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[10]/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.809ns  (logic 0.124ns (2.579%)  route 4.685ns (97.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/LOCKED
                         net (fo=3, routed)           2.086     2.086    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r_reg[11]
    SLICE_X88Y78         LUT4 (Prop_lut4_I0_O)        0.124     2.210 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          2.598     4.809    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X68Y100        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.500     7.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X68Y100        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[10]/C

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/LOCKED
                            (internal pin)
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[11]/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.809ns  (logic 0.124ns (2.579%)  route 4.685ns (97.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/LOCKED
                         net (fo=3, routed)           2.086     2.086    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r_reg[11]
    SLICE_X88Y78         LUT4 (Prop_lut4_I0_O)        0.124     2.210 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          2.598     4.809    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X68Y100        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.500     7.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X68Y100        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[11]/C

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/LOCKED
                            (internal pin)
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[8]/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.809ns  (logic 0.124ns (2.579%)  route 4.685ns (97.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/LOCKED
                         net (fo=3, routed)           2.086     2.086    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r_reg[11]
    SLICE_X88Y78         LUT4 (Prop_lut4_I0_O)        0.124     2.210 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          2.598     4.809    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X68Y100        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.500     7.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X68Y100        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[8]/C

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/LOCKED
                            (internal pin)
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[9]/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.809ns  (logic 0.124ns (2.579%)  route 4.685ns (97.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/LOCKED
                         net (fo=3, routed)           2.086     2.086    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r_reg[11]
    SLICE_X88Y78         LUT4 (Prop_lut4_I0_O)        0.124     2.210 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          2.598     4.809    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X68Y100        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.500     7.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X68Y100        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r_reg[9]/C

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/LOCKED
                            (internal pin)
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.804ns  (logic 0.124ns (2.581%)  route 4.680ns (97.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/LOCKED
                         net (fo=3, routed)           2.086     2.086    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r_reg[11]
    SLICE_X88Y78         LUT4 (Prop_lut4_I0_O)        0.124     2.210 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          2.594     4.804    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X69Y100        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.500     7.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X69Y100        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11/C

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/LOCKED
                            (internal pin)
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__14/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.804ns  (logic 0.124ns (2.581%)  route 4.680ns (97.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/LOCKED
                         net (fo=3, routed)           2.086     2.086    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r_reg[11]
    SLICE_X88Y78         LUT4 (Prop_lut4_I0_O)        0.124     2.210 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          2.594     4.804    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X69Y100        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__14/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.683     5.105    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.967    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.050 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     6.255    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     6.336 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799     7.135    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     3.885 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     5.524    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.615 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        1.500     7.115    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X69Y100        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__14/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/PHASELOCKED
                            (internal pin)
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phase_locked_all_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.261ns  (logic 0.045ns (3.569%)  route 1.216ns (96.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY                0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/PHASELOCKED
                         net (fo=1, routed)           0.469     0.469    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/pi_phase_locked_all_r1_reg
    SLICE_X88Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.514 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/pi_phase_locked_all_inferred_i_1/O
                         net (fo=1, routed)           0.747     1.261    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phase_locked_all_r1_reg_0
    SLICE_X81Y107        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phase_locked_all_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.868     3.068    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X81Y107        FDRE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phase_locked_all_r1_reg/C

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/RDY
                            (internal pin)
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.045ns (3.281%)  route 1.326ns (96.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y1      IDELAYCTRL                   0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/RDY
                         net (fo=1, routed)           0.490     0.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/iodelay_ctrl_rdy[0]
    SLICE_X88Y78         LUT4 (Prop_lut4_I1_O)        0.045     0.535 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          0.836     1.371    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X71Y99         FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.839     3.038    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X71Y99         FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5/C

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/RDY
                            (internal pin)
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.045ns (3.106%)  route 1.404ns (96.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y1      IDELAYCTRL                   0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/RDY
                         net (fo=1, routed)           0.490     0.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/iodelay_ctrl_rdy[0]
    SLICE_X88Y78         LUT4 (Prop_lut4_I1_O)        0.045     0.535 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          0.914     1.449    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X71Y100        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.837     3.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X71Y100        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8/C

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/RDY
                            (internal pin)
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.045ns (3.092%)  route 1.410ns (96.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y1      IDELAYCTRL                   0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/RDY
                         net (fo=1, routed)           0.490     0.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/iodelay_ctrl_rdy[0]
    SLICE_X88Y78         LUT4 (Prop_lut4_I1_O)        0.045     0.535 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          0.920     1.455    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X70Y102        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.837     3.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X70Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10/C

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/RDY
                            (internal pin)
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__12/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.045ns (3.092%)  route 1.410ns (96.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y1      IDELAYCTRL                   0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/RDY
                         net (fo=1, routed)           0.490     0.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/iodelay_ctrl_rdy[0]
    SLICE_X88Y78         LUT4 (Prop_lut4_I1_O)        0.045     0.535 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          0.920     1.455    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X71Y102        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__12/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.837     3.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X71Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__12/C

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/RDY
                            (internal pin)
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.045ns (3.092%)  route 1.410ns (96.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y1      IDELAYCTRL                   0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/RDY
                         net (fo=1, routed)           0.490     0.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/iodelay_ctrl_rdy[0]
    SLICE_X88Y78         LUT4 (Prop_lut4_I1_O)        0.045     0.535 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          0.920     1.455    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X70Y102        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.837     3.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X70Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2/C

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/RDY
                            (internal pin)
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.045ns (3.092%)  route 1.410ns (96.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y1      IDELAYCTRL                   0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/RDY
                         net (fo=1, routed)           0.490     0.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/iodelay_ctrl_rdy[0]
    SLICE_X88Y78         LUT4 (Prop_lut4_I1_O)        0.045     0.535 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          0.920     1.455    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X70Y102        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.837     3.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X70Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3/C

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/RDY
                            (internal pin)
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.045ns (3.092%)  route 1.410ns (96.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y1      IDELAYCTRL                   0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/RDY
                         net (fo=1, routed)           0.490     0.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/iodelay_ctrl_rdy[0]
    SLICE_X88Y78         LUT4 (Prop_lut4_I1_O)        0.045     0.535 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          0.920     1.455    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X71Y102        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.837     3.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X71Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7/C

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/RDY
                            (internal pin)
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.045ns (2.964%)  route 1.473ns (97.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y1      IDELAYCTRL                   0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/RDY
                         net (fo=1, routed)           0.490     0.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/iodelay_ctrl_rdy[0]
    SLICE_X88Y78         LUT4 (Prop_lut4_I1_O)        0.045     0.535 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          0.983     1.518    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X69Y102        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.837     3.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X69Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C

Slack:                    inf
  Source:                 mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/RDY
                            (internal pin)
  Destination:            mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.045ns (2.964%)  route 1.473ns (97.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y1      IDELAYCTRL                   0.000     0.000 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/RDY
                         net (fo=1, routed)           0.490     0.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/iodelay_ctrl_rdy[0]
    SLICE_X88Y78         LUT4 (Prop_lut4_I1_O)        0.045     0.535 f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1/O
                         net (fo=29, routed)          0.983     1.518    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rst_tmp
    SLICE_X69Y102        FDPE                                         f  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.898     2.063    mem_read_write/clk_wiz_0/inst/i_Clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  mem_read_write/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    mem_read_write/clk_wiz_0/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  mem_read_write/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     2.000    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.053 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     2.490    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     2.533 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.027    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     1.627 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.170    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.199 r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=4137, routed)        0.837     3.036    mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK
    SLICE_X69Y102        FDPE                                         r  mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1999 Endpoints
Min Delay          1999 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            r_register_reg[11][29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.269ns  (logic 2.003ns (15.095%)  route 11.266ns (84.905%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=40, routed)          6.160     7.667    uart_rx1/CPU_RESETN_IBUF
    SLICE_X44Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.791 r  uart_rx1/r_timer_interupt_counter[20]_i_2/O
                         net (fo=105, routed)         0.977     8.768    uart_rx1/r_timer_interupt_counter
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.892 r  uart_rx1/r_register[15][31]_i_13/O
                         net (fo=16, routed)          1.196    10.087    uart_rx1/r_register[15][31]_i_13_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.211 r  uart_rx1/r_register[11][31]_i_2/O
                         net (fo=2, routed)           0.649    10.860    mem_read_write/r_register_reg[11][1]
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  mem_read_write/r_register[11][31]_i_1/O
                         net (fo=16, routed)          2.285    13.269    mem_read_write_n_282
    SLICE_X29Y78         FDRE                                         r  r_register_reg[11][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.509     4.932    i_Clk_IBUF_BUFG
    SLICE_X29Y78         FDRE                                         r  r_register_reg[11][29]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            r_register_reg[11][27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.084ns  (logic 2.003ns (15.309%)  route 11.081ns (84.691%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=40, routed)          6.160     7.667    uart_rx1/CPU_RESETN_IBUF
    SLICE_X44Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.791 r  uart_rx1/r_timer_interupt_counter[20]_i_2/O
                         net (fo=105, routed)         0.977     8.768    uart_rx1/r_timer_interupt_counter
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.892 r  uart_rx1/r_register[15][31]_i_13/O
                         net (fo=16, routed)          1.196    10.087    uart_rx1/r_register[15][31]_i_13_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.211 r  uart_rx1/r_register[11][31]_i_2/O
                         net (fo=2, routed)           0.649    10.860    mem_read_write/r_register_reg[11][1]
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  mem_read_write/r_register[11][31]_i_1/O
                         net (fo=16, routed)          2.099    13.084    mem_read_write_n_282
    SLICE_X38Y77         FDRE                                         r  r_register_reg[11][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.504     4.927    i_Clk_IBUF_BUFG
    SLICE_X38Y77         FDRE                                         r  r_register_reg[11][27]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            r_register_reg[11][30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.084ns  (logic 2.003ns (15.309%)  route 11.081ns (84.691%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=40, routed)          6.160     7.667    uart_rx1/CPU_RESETN_IBUF
    SLICE_X44Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.791 r  uart_rx1/r_timer_interupt_counter[20]_i_2/O
                         net (fo=105, routed)         0.977     8.768    uart_rx1/r_timer_interupt_counter
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.892 r  uart_rx1/r_register[15][31]_i_13/O
                         net (fo=16, routed)          1.196    10.087    uart_rx1/r_register[15][31]_i_13_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.211 r  uart_rx1/r_register[11][31]_i_2/O
                         net (fo=2, routed)           0.649    10.860    mem_read_write/r_register_reg[11][1]
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  mem_read_write/r_register[11][31]_i_1/O
                         net (fo=16, routed)          2.099    13.084    mem_read_write_n_282
    SLICE_X38Y77         FDRE                                         r  r_register_reg[11][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.504     4.927    i_Clk_IBUF_BUFG
    SLICE_X38Y77         FDRE                                         r  r_register_reg[11][30]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            r_register_reg[7][25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.025ns  (logic 2.237ns (17.175%)  route 10.788ns (82.825%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=40, routed)          6.160     7.667    uart_rx1/CPU_RESETN_IBUF
    SLICE_X44Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.791 r  uart_rx1/r_timer_interupt_counter[20]_i_2/O
                         net (fo=105, routed)         0.977     8.768    uart_rx1/r_timer_interupt_counter
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.892 r  uart_rx1/r_register[15][31]_i_13/O
                         net (fo=16, routed)          1.023     9.915    uart_rx1/r_register[15][31]_i_13_n_0
    SLICE_X29Y46         LUT5 (Prop_lut5_I0_O)        0.150    10.065 r  uart_rx1/r_register[7][31]_i_2/O
                         net (fo=2, routed)           0.679    10.744    uart_rx1/r_reg_2_reg[0]_1
    SLICE_X27Y46         LUT6 (Prop_lut6_I0_O)        0.332    11.076 r  uart_rx1/r_register[7][31]_i_1/O
                         net (fo=16, routed)          1.949    13.025    uart_rx1_n_184
    SLICE_X40Y76         FDRE                                         r  r_register_reg[7][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.503     4.926    i_Clk_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  r_register_reg[7][25]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            r_register_reg[7][27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.025ns  (logic 2.237ns (17.175%)  route 10.788ns (82.825%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=40, routed)          6.160     7.667    uart_rx1/CPU_RESETN_IBUF
    SLICE_X44Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.791 r  uart_rx1/r_timer_interupt_counter[20]_i_2/O
                         net (fo=105, routed)         0.977     8.768    uart_rx1/r_timer_interupt_counter
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.892 r  uart_rx1/r_register[15][31]_i_13/O
                         net (fo=16, routed)          1.023     9.915    uart_rx1/r_register[15][31]_i_13_n_0
    SLICE_X29Y46         LUT5 (Prop_lut5_I0_O)        0.150    10.065 r  uart_rx1/r_register[7][31]_i_2/O
                         net (fo=2, routed)           0.679    10.744    uart_rx1/r_reg_2_reg[0]_1
    SLICE_X27Y46         LUT6 (Prop_lut6_I0_O)        0.332    11.076 r  uart_rx1/r_register[7][31]_i_1/O
                         net (fo=16, routed)          1.949    13.025    uart_rx1_n_184
    SLICE_X40Y76         FDRE                                         r  r_register_reg[7][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.503     4.926    i_Clk_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  r_register_reg[7][27]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            r_register_reg[7][31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.025ns  (logic 2.237ns (17.175%)  route 10.788ns (82.825%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=40, routed)          6.160     7.667    uart_rx1/CPU_RESETN_IBUF
    SLICE_X44Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.791 r  uart_rx1/r_timer_interupt_counter[20]_i_2/O
                         net (fo=105, routed)         0.977     8.768    uart_rx1/r_timer_interupt_counter
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.892 r  uart_rx1/r_register[15][31]_i_13/O
                         net (fo=16, routed)          1.023     9.915    uart_rx1/r_register[15][31]_i_13_n_0
    SLICE_X29Y46         LUT5 (Prop_lut5_I0_O)        0.150    10.065 r  uart_rx1/r_register[7][31]_i_2/O
                         net (fo=2, routed)           0.679    10.744    uart_rx1/r_reg_2_reg[0]_1
    SLICE_X27Y46         LUT6 (Prop_lut6_I0_O)        0.332    11.076 r  uart_rx1/r_register[7][31]_i_1/O
                         net (fo=16, routed)          1.949    13.025    uart_rx1_n_184
    SLICE_X40Y76         FDRE                                         r  r_register_reg[7][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.503     4.926    i_Clk_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  r_register_reg[7][31]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            r_register_reg[11][26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.003ns  (logic 2.003ns (15.404%)  route 11.000ns (84.596%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=40, routed)          6.160     7.667    uart_rx1/CPU_RESETN_IBUF
    SLICE_X44Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.791 r  uart_rx1/r_timer_interupt_counter[20]_i_2/O
                         net (fo=105, routed)         0.977     8.768    uart_rx1/r_timer_interupt_counter
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.892 r  uart_rx1/r_register[15][31]_i_13/O
                         net (fo=16, routed)          1.196    10.087    uart_rx1/r_register[15][31]_i_13_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.211 r  uart_rx1/r_register[11][31]_i_2/O
                         net (fo=2, routed)           0.649    10.860    mem_read_write/r_register_reg[11][1]
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  mem_read_write/r_register[11][31]_i_1/O
                         net (fo=16, routed)          2.018    13.003    mem_read_write_n_282
    SLICE_X32Y79         FDRE                                         r  r_register_reg[11][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.509     4.932    i_Clk_IBUF_BUFG
    SLICE_X32Y79         FDRE                                         r  r_register_reg[11][26]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            r_register_reg[3][29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.994ns  (logic 2.199ns (16.923%)  route 10.795ns (83.077%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=40, routed)          6.160     7.667    uart_rx1/CPU_RESETN_IBUF
    SLICE_X44Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.791 r  uart_rx1/r_timer_interupt_counter[20]_i_2/O
                         net (fo=105, routed)         0.977     8.768    uart_rx1/r_timer_interupt_counter
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.892 r  uart_rx1/r_register[15][31]_i_13/O
                         net (fo=16, routed)          0.949     9.841    uart_rx1/r_register[15][31]_i_13_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I0_O)        0.118     9.959 r  uart_rx1/r_register[3][31]_i_2/O
                         net (fo=2, routed)           0.742    10.701    mem_read_write/r_register_reg[3][1]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.326    11.027 r  mem_read_write/r_register[3][31]_i_1/O
                         net (fo=16, routed)          1.967    12.994    mem_read_write_n_291
    SLICE_X29Y79         FDRE                                         r  r_register_reg[3][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.510     4.933    i_Clk_IBUF_BUFG
    SLICE_X29Y79         FDRE                                         r  r_register_reg[3][29]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            r_register_reg[11][20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.977ns  (logic 2.003ns (15.435%)  route 10.974ns (84.565%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=40, routed)          6.160     7.667    uart_rx1/CPU_RESETN_IBUF
    SLICE_X44Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.791 r  uart_rx1/r_timer_interupt_counter[20]_i_2/O
                         net (fo=105, routed)         0.977     8.768    uart_rx1/r_timer_interupt_counter
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.892 r  uart_rx1/r_register[15][31]_i_13/O
                         net (fo=16, routed)          1.196    10.087    uart_rx1/r_register[15][31]_i_13_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.211 r  uart_rx1/r_register[11][31]_i_2/O
                         net (fo=2, routed)           0.649    10.860    mem_read_write/r_register_reg[11][1]
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  mem_read_write/r_register[11][31]_i_1/O
                         net (fo=16, routed)          1.992    12.977    mem_read_write_n_282
    SLICE_X30Y75         FDRE                                         r  r_register_reg[11][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.503     4.926    i_Clk_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  r_register_reg[11][20]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            r_register_reg[11][24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.977ns  (logic 2.003ns (15.435%)  route 10.974ns (84.565%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=40, routed)          6.160     7.667    uart_rx1/CPU_RESETN_IBUF
    SLICE_X44Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.791 r  uart_rx1/r_timer_interupt_counter[20]_i_2/O
                         net (fo=105, routed)         0.977     8.768    uart_rx1/r_timer_interupt_counter
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.892 r  uart_rx1/r_register[15][31]_i_13/O
                         net (fo=16, routed)          1.196    10.087    uart_rx1/r_register[15][31]_i_13_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.211 r  uart_rx1/r_register[11][31]_i_2/O
                         net (fo=2, routed)           0.649    10.860    mem_read_write/r_register_reg[11][1]
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  mem_read_write/r_register[11][31]_i_1/O
                         net (fo=16, routed)          1.992    12.977    mem_read_write_n_282
    SLICE_X30Y75         FDRE                                         r  r_register_reg[11][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        1.503     4.926    i_Clk_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  r_register_reg[11][24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switch[14]
                            (input port)
  Destination:            r_register_reg[9][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.722ns  (logic 0.412ns (23.948%)  route 1.310ns (76.052%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  i_switch[14] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  i_switch_IBUF[14]_inst/O
                         net (fo=1, routed)           0.734     1.011    mem_read_write/i_switch_IBUF[10]
    SLICE_X30Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.056 f  mem_read_write/r_register[15][14]_i_5/O
                         net (fo=1, routed)           0.331     1.387    mem_read_write/r_register[15][14]_i_5_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I0_O)        0.045     1.432 r  mem_read_write/r_register[15][14]_i_3/O
                         net (fo=1, routed)           0.245     1.677    mem_read_write/r_register[15][14]_i_3_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.722 r  mem_read_write/r_register[15][14]_i_1/O
                         net (fo=16, routed)          0.000     1.722    mem_read_write_n_173
    SLICE_X36Y58         FDRE                                         r  r_register_reg[9][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.840     2.005    i_Clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  r_register_reg[9][14]/C

Slack:                    inf
  Source:                 i_switch[11]
                            (input port)
  Destination:            r_register_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.844ns  (logic 0.360ns (19.507%)  route 1.484ns (80.493%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  i_switch[11] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  i_switch_IBUF[11]_inst/O
                         net (fo=1, routed)           1.080     1.350    main_stack/i_switch_IBUF[4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.395 r  main_stack/r_register[15][11]_i_4/O
                         net (fo=1, routed)           0.193     1.587    main_stack/r_register[15][11]_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.632 r  main_stack/r_register[15][11]_i_1/O
                         net (fo=16, routed)          0.211     1.844    main_stack_n_97
    SLICE_X30Y59         FDRE                                         r  r_register_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.841     2.006    i_Clk_IBUF_BUFG
    SLICE_X30Y59         FDRE                                         r  r_register_reg[4][11]/C

Slack:                    inf
  Source:                 i_switch[11]
                            (input port)
  Destination:            r_register_reg[14][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.858ns  (logic 0.360ns (19.362%)  route 1.498ns (80.638%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  i_switch[11] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  i_switch_IBUF[11]_inst/O
                         net (fo=1, routed)           1.080     1.350    main_stack/i_switch_IBUF[4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.395 r  main_stack/r_register[15][11]_i_4/O
                         net (fo=1, routed)           0.193     1.587    main_stack/r_register[15][11]_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.632 r  main_stack/r_register[15][11]_i_1/O
                         net (fo=16, routed)          0.225     1.858    main_stack_n_97
    SLICE_X32Y59         FDRE                                         r  r_register_reg[14][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.841     2.006    i_Clk_IBUF_BUFG
    SLICE_X32Y59         FDRE                                         r  r_register_reg[14][11]/C

Slack:                    inf
  Source:                 i_switch[11]
                            (input port)
  Destination:            r_register_reg[10][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.865ns  (logic 0.360ns (19.290%)  route 1.505ns (80.710%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  i_switch[11] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  i_switch_IBUF[11]_inst/O
                         net (fo=1, routed)           1.080     1.350    main_stack/i_switch_IBUF[4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.395 r  main_stack/r_register[15][11]_i_4/O
                         net (fo=1, routed)           0.193     1.587    main_stack/r_register[15][11]_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.632 r  main_stack/r_register[15][11]_i_1/O
                         net (fo=16, routed)          0.232     1.865    main_stack_n_97
    SLICE_X31Y59         FDRE                                         r  r_register_reg[10][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.841     2.006    i_Clk_IBUF_BUFG
    SLICE_X31Y59         FDRE                                         r  r_register_reg[10][11]/C

Slack:                    inf
  Source:                 i_switch[11]
                            (input port)
  Destination:            r_register_reg[12][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.892ns  (logic 0.360ns (19.013%)  route 1.532ns (80.987%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  i_switch[11] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  i_switch_IBUF[11]_inst/O
                         net (fo=1, routed)           1.080     1.350    main_stack/i_switch_IBUF[4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.395 r  main_stack/r_register[15][11]_i_4/O
                         net (fo=1, routed)           0.193     1.587    main_stack/r_register[15][11]_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.632 r  main_stack/r_register[15][11]_i_1/O
                         net (fo=16, routed)          0.259     1.892    main_stack_n_97
    SLICE_X29Y59         FDRE                                         r  r_register_reg[12][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.841     2.006    i_Clk_IBUF_BUFG
    SLICE_X29Y59         FDRE                                         r  r_register_reg[12][11]/C

Slack:                    inf
  Source:                 i_switch[11]
                            (input port)
  Destination:            r_register_reg[8][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.892ns  (logic 0.360ns (19.013%)  route 1.532ns (80.987%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  i_switch[11] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  i_switch_IBUF[11]_inst/O
                         net (fo=1, routed)           1.080     1.350    main_stack/i_switch_IBUF[4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.395 r  main_stack/r_register[15][11]_i_4/O
                         net (fo=1, routed)           0.193     1.587    main_stack/r_register[15][11]_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.632 r  main_stack/r_register[15][11]_i_1/O
                         net (fo=16, routed)          0.259     1.892    main_stack_n_97
    SLICE_X28Y59         FDRE                                         r  r_register_reg[8][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.841     2.006    i_Clk_IBUF_BUFG
    SLICE_X28Y59         FDRE                                         r  r_register_reg[8][11]/C

Slack:                    inf
  Source:                 i_switch[11]
                            (input port)
  Destination:            r_register_reg[13][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.895ns  (logic 0.360ns (18.977%)  route 1.536ns (81.023%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  i_switch[11] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  i_switch_IBUF[11]_inst/O
                         net (fo=1, routed)           1.080     1.350    main_stack/i_switch_IBUF[4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.395 r  main_stack/r_register[15][11]_i_4/O
                         net (fo=1, routed)           0.193     1.587    main_stack/r_register[15][11]_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.632 r  main_stack/r_register[15][11]_i_1/O
                         net (fo=16, routed)          0.263     1.895    main_stack_n_97
    SLICE_X30Y58         FDRE                                         r  r_register_reg[13][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.841     2.006    i_Clk_IBUF_BUFG
    SLICE_X30Y58         FDRE                                         r  r_register_reg[13][11]/C

Slack:                    inf
  Source:                 i_switch[11]
                            (input port)
  Destination:            r_register_reg[15][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.913ns  (logic 0.360ns (18.804%)  route 1.553ns (81.196%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  i_switch[11] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  i_switch_IBUF[11]_inst/O
                         net (fo=1, routed)           1.080     1.350    main_stack/i_switch_IBUF[4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.395 r  main_stack/r_register[15][11]_i_4/O
                         net (fo=1, routed)           0.193     1.587    main_stack/r_register[15][11]_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.632 r  main_stack/r_register[15][11]_i_1/O
                         net (fo=16, routed)          0.280     1.913    main_stack_n_97
    SLICE_X29Y58         FDRE                                         r  r_register_reg[15][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.841     2.006    i_Clk_IBUF_BUFG
    SLICE_X29Y58         FDRE                                         r  r_register_reg[15][11]/C

Slack:                    inf
  Source:                 i_switch[11]
                            (input port)
  Destination:            r_register_reg[9][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.917ns  (logic 0.360ns (18.761%)  route 1.558ns (81.239%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  i_switch[11] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  i_switch_IBUF[11]_inst/O
                         net (fo=1, routed)           1.080     1.350    main_stack/i_switch_IBUF[4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.395 r  main_stack/r_register[15][11]_i_4/O
                         net (fo=1, routed)           0.193     1.587    main_stack/r_register[15][11]_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.632 r  main_stack/r_register[15][11]_i_1/O
                         net (fo=16, routed)          0.285     1.917    main_stack_n_97
    SLICE_X31Y53         FDRE                                         r  r_register_reg[9][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.842     2.007    i_Clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  r_register_reg[9][11]/C

Slack:                    inf
  Source:                 i_switch[11]
                            (input port)
  Destination:            r_register_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.919ns  (logic 0.360ns (18.744%)  route 1.559ns (81.256%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  i_switch[11] (IN)
                         net (fo=0)                   0.000     0.000    i_switch[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  i_switch_IBUF[11]_inst/O
                         net (fo=1, routed)           1.080     1.350    main_stack/i_switch_IBUF[4]
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.395 r  main_stack/r_register[15][11]_i_4/O
                         net (fo=1, routed)           0.193     1.587    main_stack/r_register[15][11]_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.632 r  main_stack/r_register[15][11]_i_1/O
                         net (fo=16, routed)          0.286     1.919    main_stack_n_97
    SLICE_X28Y57         FDRE                                         r  r_register_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=2539, routed)        0.841     2.006    i_Clk_IBUF_BUFG
    SLICE_X28Y57         FDRE                                         r  r_register_reg[0][11]/C





