{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717528968888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717528968888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 16:22:48 2024 " "Processing started: Tue Jun 04 16:22:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717528968888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528968888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MipsPipeline -c MipsPipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off MipsPipeline -c MipsPipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528968888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717528969331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico_if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico_if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_IF_ID-comportamento " "Found design unit 1: registradorGenerico_IF_ID-comportamento" {  } { { "registradorGenerico_IF_ID.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/registradorGenerico_IF_ID.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977959 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_IF_ID " "Found entity 1: registradorGenerico_IF_ID" {  } { { "registradorGenerico_IF_ID.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/registradorGenerico_IF_ID.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exec_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exec_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXEC_Pipeline-arquitetura " "Found design unit 1: EXEC_Pipeline-arquitetura" {  } { { "EXEC_Pipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/EXEC_Pipeline.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977961 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXEC_Pipeline " "Found entity 1: EXEC_Pipeline" {  } { { "EXEC_Pipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/EXEC_Pipeline.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-comportamento " "Found design unit 1: UnidadeControle-comportamento" {  } { { "UnidadeControle.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/UnidadeControle.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977963 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/UnidadeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulamipsbit31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulamipsbit31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPSbit31-comportamento " "Found design unit 1: ULAMIPSbit31-comportamento" {  } { { "ULAMIPSbit31.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/ULAMIPSbit31.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977964 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPSbit31 " "Found entity 1: ULAMIPSbit31" {  } { { "ULAMIPSbit31.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/ULAMIPSbit31.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulamips1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulamips1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS1bit-comportamento " "Found design unit 1: ULAMIPS1bit-comportamento" {  } { { "ULAMIPS1bit.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/ULAMIPS1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977966 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS1bit " "Found entity 1: ULAMIPS1bit" {  } { { "ULAMIPS1bit.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/ULAMIPS1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulamips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulamips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS-comportamento " "Found design unit 1: ULAMIPS-comportamento" {  } { { "ULAMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/ULAMIPS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977968 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS " "Found entity 1: ULAMIPS" {  } { { "ULAMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/ULAMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulactrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulactrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULActrl-comportamento " "Found design unit 1: ULActrl-comportamento" {  } { { "ULActrl.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/ULActrl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977969 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULActrl " "Found entity 1: ULActrl" {  } { { "ULActrl.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/ULActrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977971 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador1bit-comportamento " "Found design unit 1: somador1bit-comportamento" {  } { { "somador1bit.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/somador1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977972 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador1bit " "Found entity 1: somador1bit" {  } { { "somador1bit.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/somador1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/somaConstante.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977974 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/somaConstante.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft2-comportamento " "Found design unit 1: shiftLeft2-comportamento" {  } { { "shiftLeft2.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/shiftLeft2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977975 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2 " "Found entity 1: shiftLeft2" {  } { { "shiftLeft2.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/shiftLeft2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977977 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977978 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977980 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operadorxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operadorxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operadorXOR-comportamento " "Found design unit 1: operadorXOR-comportamento" {  } { { "operadorXOR.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/operadorXOR.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977981 ""} { "Info" "ISGN_ENTITY_NAME" "1 operadorXOR " "Found entity 1: operadorXOR" {  } { { "operadorXOR.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/operadorXOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operadoror.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operadoror.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operadorOR-comportamento " "Found design unit 1: operadorOR-comportamento" {  } { { "operadorOR.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/operadorOR.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977983 ""} { "Info" "ISGN_ENTITY_NAME" "1 operadorOR " "Found entity 1: operadorOR" {  } { { "operadorOR.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/operadorOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operadornot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operadornot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operadorNOT-comportamento " "Found design unit 1: operadorNOT-comportamento" {  } { { "operadorNOT.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/operadorNOT.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977984 ""} { "Info" "ISGN_ENTITY_NAME" "1 operadorNOT " "Found entity 1: operadorNOT" {  } { { "operadorNOT.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/operadorNOT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operadorand2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operadorand2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operadorAND2x1-comportamento " "Found design unit 1: operadorAND2x1-comportamento" {  } { { "operadorAND2x1.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/operadorAND2x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977986 ""} { "Info" "ISGN_ENTITY_NAME" "1 operadorAND2x1 " "Found entity 1: operadorAND2x1" {  } { { "operadorAND2x1.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/operadorAND2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operadorand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operadorand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operadorAND-comportamento " "Found design unit 1: operadorAND-comportamento" {  } { { "operadorAND.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/operadorAND.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977987 ""} { "Info" "ISGN_ENTITY_NAME" "1 operadorAND " "Found entity 1: operadorAND" {  } { { "operadorAND.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/operadorAND.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1bit-Behavioral " "Found design unit 1: muxGenerico4x1bit-Behavioral" {  } { { "muxGenerico4x1bit.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/muxGenerico4x1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977989 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1bit " "Found entity 1: muxGenerico4x1bit" {  } { { "muxGenerico4x1bit.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/muxGenerico4x1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-Behavioral " "Found design unit 1: muxGenerico4x1-Behavioral" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/muxGenerico4x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977990 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/muxGenerico4x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1bit-comportamento " "Found design unit 1: muxGenerico2x1bit-comportamento" {  } { { "muxGenerico2x1bit.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/muxGenerico2x1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977992 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1bit " "Found entity 1: muxGenerico2x1bit" {  } { { "muxGenerico2x1bit.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/muxGenerico2x1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977993 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipspipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mipspipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MipsPipeline-arquitetura " "Found design unit 1: MipsPipeline-arquitetura" {  } { { "MipsPipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977995 ""} { "Info" "ISGN_ENTITY_NAME" "1 MipsPipeline " "Found entity 1: MipsPipeline" {  } { { "MipsPipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/estendeSinalGenerico.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977997 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendelui.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendelui.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeLUI-comportamento " "Found design unit 1: estendeLUI-comportamento" {  } { { "estendeLUI.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/estendeLUI.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977998 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeLUI " "Found entity 1: estendeLUI" {  } { { "estendeLUI.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/estendeLUI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977999 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977999 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528977999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528977999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528978002 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528978002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528978002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatenajmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concatenajmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenaJMP-comportamento " "Found design unit 1: concatenaJMP-comportamento" {  } { { "concatenaJMP.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/concatenaJMP.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528978003 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenaJMP " "Found entity 1: concatenaJMP" {  } { { "concatenaJMP.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/concatenaJMP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528978003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528978003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528978005 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528978005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528978005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_Pipeline-arquitetura " "Found design unit 1: IF_Pipeline-arquitetura" {  } { { "IF_Pipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/IF_Pipeline.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528978006 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_Pipeline " "Found entity 1: IF_Pipeline" {  } { { "IF_Pipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/IF_Pipeline.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528978006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528978006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_Pipeline-arquitetura " "Found design unit 1: ID_Pipeline-arquitetura" {  } { { "ID_Pipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/ID_Pipeline.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528978008 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_Pipeline " "Found entity 1: ID_Pipeline" {  } { { "ID_Pipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/ID_Pipeline.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528978008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528978008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_Pipeline-arquitetura " "Found design unit 1: MEM_Pipeline-arquitetura" {  } { { "MEM_Pipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/MEM_Pipeline.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528978010 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_Pipeline " "Found entity 1: MEM_Pipeline" {  } { { "MEM_Pipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/MEM_Pipeline.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528978010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528978010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WB_Pipeline-arquitetura " "Found design unit 1: WB_Pipeline-arquitetura" {  } { { "WB_Pipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/WB_Pipeline.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528978011 ""} { "Info" "ISGN_ENTITY_NAME" "1 WB_Pipeline " "Found entity 1: WB_Pipeline" {  } { { "WB_Pipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/WB_Pipeline.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528978011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528978011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico_id_exec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico_id_exec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_ID_EXEC-comportamento " "Found design unit 1: registradorGenerico_ID_EXEC-comportamento" {  } { { "registradorGenerico_ID_EXEC.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/registradorGenerico_ID_EXEC.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528978013 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_ID_EXEC " "Found entity 1: registradorGenerico_ID_EXEC" {  } { { "registradorGenerico_ID_EXEC.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/registradorGenerico_ID_EXEC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528978013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528978013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico_exec_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico_exec_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_EXEC_MEM-comportamento " "Found design unit 1: registradorGenerico_EXEC_MEM-comportamento" {  } { { "registradorGenerico_EXEC_MEM.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/registradorGenerico_EXEC_MEM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528978014 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_EXEC_MEM " "Found entity 1: registradorGenerico_EXEC_MEM" {  } { { "registradorGenerico_EXEC_MEM.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/registradorGenerico_EXEC_MEM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528978014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528978014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico_mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico_mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_MEM_WB-comportamento " "Found design unit 1: registradorGenerico_MEM_WB-comportamento" {  } { { "registradorGenerico_MEM_WB.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/registradorGenerico_MEM_WB.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528978016 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_MEM_WB " "Found entity 1: registradorGenerico_MEM_WB" {  } { { "registradorGenerico_MEM_WB.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/registradorGenerico_MEM_WB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528978016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528978016 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MipsPipeline " "Elaborating entity \"MipsPipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717528978086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:\\gravar:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:\\gravar:detectorSub0\"" {  } { { "MipsPipeline.vhd" "\\gravar:detectorSub0" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 171 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Pipeline IF_Pipeline:IFp " "Elaborating entity \"IF_Pipeline\" for hierarchy \"IF_Pipeline:IFp\"" {  } { { "MipsPipeline.vhd" "IFp" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico IF_Pipeline:IFp\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"IF_Pipeline:IFp\|registradorGenerico:PC\"" {  } { { "IF_Pipeline.vhd" "PC" { Text "C:/DESCOMP/MipsPipeline_restored/IF_Pipeline.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante IF_Pipeline:IFp\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"IF_Pipeline:IFp\|somaConstante:incrementaPC\"" {  } { { "IF_Pipeline.vhd" "incrementaPC" { Text "C:/DESCOMP/MipsPipeline_restored/IF_Pipeline.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS IF_Pipeline:IFp\|ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"IF_Pipeline:IFp\|ROMMIPS:ROM\"" {  } { { "IF_Pipeline.vhd" "ROM" { Text "C:/DESCOMP/MipsPipeline_restored/IF_Pipeline.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978095 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717528978096 "|MipsPipeline|IF_Pipeline:IFp|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 IF_Pipeline:IFp\|muxGenerico2x1:muxBEQPC4 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"IF_Pipeline:IFp\|muxGenerico2x1:muxBEQPC4\"" {  } { { "IF_Pipeline.vhd" "muxBEQPC4" { Text "C:/DESCOMP/MipsPipeline_restored/IF_Pipeline.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico_IF_ID registradorGenerico_IF_ID:IF_ID " "Elaborating entity \"registradorGenerico_IF_ID\" for hierarchy \"registradorGenerico_IF_ID:IF_ID\"" {  } { { "MipsPipeline.vhd" "IF_ID" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Pipeline ID_Pipeline:ID " "Elaborating entity \"ID_Pipeline\" for hierarchy \"ID_Pipeline:ID\"" {  } { { "MipsPipeline.vhd" "ID" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle ID_Pipeline:ID\|UnidadeControle:Unidade_Controle " "Elaborating entity \"UnidadeControle\" for hierarchy \"ID_Pipeline:ID\|UnidadeControle:Unidade_Controle\"" {  } { { "ID_Pipeline.vhd" "Unidade_Controle" { Text "C:/DESCOMP/MipsPipeline_restored/ID_Pipeline.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 ID_Pipeline:ID\|muxGenerico4x1:Mux_Rt_Rd_31 " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"ID_Pipeline:ID\|muxGenerico4x1:Mux_Rt_Rd_31\"" {  } { { "ID_Pipeline.vhd" "Mux_Rt_Rd_31" { Text "C:/DESCOMP/MipsPipeline_restored/ID_Pipeline.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg ID_Pipeline:ID\|bancoReg:bancoRegs " "Elaborating entity \"bancoReg\" for hierarchy \"ID_Pipeline:ID\|bancoReg:bancoRegs\"" {  } { { "ID_Pipeline.vhd" "bancoRegs" { Text "C:/DESCOMP/MipsPipeline_restored/ID_Pipeline.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico ID_Pipeline:ID\|estendeSinalGenerico:estendeSinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"ID_Pipeline:ID\|estendeSinalGenerico:estendeSinal\"" {  } { { "ID_Pipeline.vhd" "estendeSinal" { Text "C:/DESCOMP/MipsPipeline_restored/ID_Pipeline.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1bit ID_Pipeline:ID\|estendeSinalGenerico:estendeSinal\|muxGenerico2x1bit:MUX_ORI " "Elaborating entity \"muxGenerico2x1bit\" for hierarchy \"ID_Pipeline:ID\|estendeSinalGenerico:estendeSinal\|muxGenerico2x1bit:MUX_ORI\"" {  } { { "estendeSinalGenerico.vhd" "MUX_ORI" { Text "C:/DESCOMP/MipsPipeline_restored/estendeSinalGenerico.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeLUI ID_Pipeline:ID\|estendeLUI:estendeLUI1 " "Elaborating entity \"estendeLUI\" for hierarchy \"ID_Pipeline:ID\|estendeLUI:estendeLUI1\"" {  } { { "ID_Pipeline.vhd" "estendeLUI1" { Text "C:/DESCOMP/MipsPipeline_restored/ID_Pipeline.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenaJMP ID_Pipeline:ID\|concatenaJMP:endJMP " "Elaborating entity \"concatenaJMP\" for hierarchy \"ID_Pipeline:ID\|concatenaJMP:endJMP\"" {  } { { "ID_Pipeline.vhd" "endJMP" { Text "C:/DESCOMP/MipsPipeline_restored/ID_Pipeline.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico_ID_EXEC registradorGenerico_ID_EXEC:ID_EX " "Elaborating entity \"registradorGenerico_ID_EXEC\" for hierarchy \"registradorGenerico_ID_EXEC:ID_EX\"" {  } { { "MipsPipeline.vhd" "ID_EX" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXEC_Pipeline EXEC_Pipeline:EXEC " "Elaborating entity \"EXEC_Pipeline\" for hierarchy \"EXEC_Pipeline:EXEC\"" {  } { { "MipsPipeline.vhd" "EXEC" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULActrl EXEC_Pipeline:EXEC\|ULActrl:Controle_ULA1 " "Elaborating entity \"ULActrl\" for hierarchy \"EXEC_Pipeline:EXEC\|ULActrl:Controle_ULA1\"" {  } { { "EXEC_Pipeline.vhd" "Controle_ULA1" { Text "C:/DESCOMP/MipsPipeline_restored/EXEC_Pipeline.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 EXEC_Pipeline:EXEC\|ULActrl:Controle_ULA1\|muxGenerico2x1:Mux_Rt_Rd " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"EXEC_Pipeline:EXEC\|ULActrl:Controle_ULA1\|muxGenerico2x1:Mux_Rt_Rd\"" {  } { { "ULActrl.vhd" "Mux_Rt_Rd" { Text "C:/DESCOMP/MipsPipeline_restored/ULActrl.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAMIPS EXEC_Pipeline:EXEC\|ULAMIPS:ULA " "Elaborating entity \"ULAMIPS\" for hierarchy \"EXEC_Pipeline:EXEC\|ULAMIPS:ULA\"" {  } { { "EXEC_Pipeline.vhd" "ULA" { Text "C:/DESCOMP/MipsPipeline_restored/EXEC_Pipeline.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAMIPS1bit EXEC_Pipeline:EXEC\|ULAMIPS:ULA\|ULAMIPS1bit:BIT0 " "Elaborating entity \"ULAMIPS1bit\" for hierarchy \"EXEC_Pipeline:EXEC\|ULAMIPS:ULA\|ULAMIPS1bit:BIT0\"" {  } { { "ULAMIPS.vhd" "BIT0" { Text "C:/DESCOMP/MipsPipeline_restored/ULAMIPS.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operadorNOT EXEC_Pipeline:EXEC\|ULAMIPS:ULA\|ULAMIPS1bit:BIT0\|operadorNOT:NOT1 " "Elaborating entity \"operadorNOT\" for hierarchy \"EXEC_Pipeline:EXEC\|ULAMIPS:ULA\|ULAMIPS1bit:BIT0\|operadorNOT:NOT1\"" {  } { { "ULAMIPS1bit.vhd" "NOT1" { Text "C:/DESCOMP/MipsPipeline_restored/ULAMIPS1bit.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operadorAND EXEC_Pipeline:EXEC\|ULAMIPS:ULA\|ULAMIPS1bit:BIT0\|operadorAND:AND1 " "Elaborating entity \"operadorAND\" for hierarchy \"EXEC_Pipeline:EXEC\|ULAMIPS:ULA\|ULAMIPS1bit:BIT0\|operadorAND:AND1\"" {  } { { "ULAMIPS1bit.vhd" "AND1" { Text "C:/DESCOMP/MipsPipeline_restored/ULAMIPS1bit.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operadorOR EXEC_Pipeline:EXEC\|ULAMIPS:ULA\|ULAMIPS1bit:BIT0\|operadorOR:OR1 " "Elaborating entity \"operadorOR\" for hierarchy \"EXEC_Pipeline:EXEC\|ULAMIPS:ULA\|ULAMIPS1bit:BIT0\|operadorOR:OR1\"" {  } { { "ULAMIPS1bit.vhd" "OR1" { Text "C:/DESCOMP/MipsPipeline_restored/ULAMIPS1bit.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador1bit EXEC_Pipeline:EXEC\|ULAMIPS:ULA\|ULAMIPS1bit:BIT0\|somador1bit:SOMADOR " "Elaborating entity \"somador1bit\" for hierarchy \"EXEC_Pipeline:EXEC\|ULAMIPS:ULA\|ULAMIPS1bit:BIT0\|somador1bit:SOMADOR\"" {  } { { "ULAMIPS1bit.vhd" "SOMADOR" { Text "C:/DESCOMP/MipsPipeline_restored/ULAMIPS1bit.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operadorXOR EXEC_Pipeline:EXEC\|ULAMIPS:ULA\|ULAMIPS1bit:BIT0\|somador1bit:SOMADOR\|operadorXOR:XOR1 " "Elaborating entity \"operadorXOR\" for hierarchy \"EXEC_Pipeline:EXEC\|ULAMIPS:ULA\|ULAMIPS1bit:BIT0\|somador1bit:SOMADOR\|operadorXOR:XOR1\"" {  } { { "somador1bit.vhd" "XOR1" { Text "C:/DESCOMP/MipsPipeline_restored/somador1bit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1bit EXEC_Pipeline:EXEC\|ULAMIPS:ULA\|ULAMIPS1bit:BIT0\|muxGenerico4x1bit:MUX_ULAout " "Elaborating entity \"muxGenerico4x1bit\" for hierarchy \"EXEC_Pipeline:EXEC\|ULAMIPS:ULA\|ULAMIPS1bit:BIT0\|muxGenerico4x1bit:MUX_ULAout\"" {  } { { "ULAMIPS1bit.vhd" "MUX_ULAout" { Text "C:/DESCOMP/MipsPipeline_restored/ULAMIPS1bit.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAMIPSbit31 EXEC_Pipeline:EXEC\|ULAMIPS:ULA\|ULAMIPSbit31:BIT31 " "Elaborating entity \"ULAMIPSbit31\" for hierarchy \"EXEC_Pipeline:EXEC\|ULAMIPS:ULA\|ULAMIPSbit31:BIT31\"" {  } { { "ULAMIPS.vhd" "BIT31" { Text "C:/DESCOMP/MipsPipeline_restored/ULAMIPS.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft2 EXEC_Pipeline:EXEC\|shiftLeft2:Imediato_shift " "Elaborating entity \"shiftLeft2\" for hierarchy \"EXEC_Pipeline:EXEC\|shiftLeft2:Imediato_shift\"" {  } { { "EXEC_Pipeline.vhd" "Imediato_shift" { Text "C:/DESCOMP/MipsPipeline_restored/EXEC_Pipeline.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico EXEC_Pipeline:EXEC\|somadorGenerico:somadorBrAdd " "Elaborating entity \"somadorGenerico\" for hierarchy \"EXEC_Pipeline:EXEC\|somadorGenerico:somadorBrAdd\"" {  } { { "EXEC_Pipeline.vhd" "somadorBrAdd" { Text "C:/DESCOMP/MipsPipeline_restored/EXEC_Pipeline.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico_EXEC_MEM registradorGenerico_EXEC_MEM:EX_MEM " "Elaborating entity \"registradorGenerico_EXEC_MEM\" for hierarchy \"registradorGenerico_EXEC_MEM:EX_MEM\"" {  } { { "MipsPipeline.vhd" "EX_MEM" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Pipeline MEM_Pipeline:MEM " "Elaborating entity \"MEM_Pipeline\" for hierarchy \"MEM_Pipeline:MEM\"" {  } { { "MipsPipeline.vhd" "MEM" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS MEM_Pipeline:MEM\|RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"MEM_Pipeline:MEM\|RAMMIPS:RAM\"" {  } { { "MEM_Pipeline.vhd" "RAM" { Text "C:/DESCOMP/MipsPipeline_restored/MEM_Pipeline.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operadorAND2x1 MEM_Pipeline:MEM\|operadorAND2x1:opANDBEQ " "Elaborating entity \"operadorAND2x1\" for hierarchy \"MEM_Pipeline:MEM\|operadorAND2x1:opANDBEQ\"" {  } { { "MEM_Pipeline.vhd" "opANDBEQ" { Text "C:/DESCOMP/MipsPipeline_restored/MEM_Pipeline.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico_MEM_WB registradorGenerico_MEM_WB:MEM_WB " "Elaborating entity \"registradorGenerico_MEM_WB\" for hierarchy \"registradorGenerico_MEM_WB:MEM_WB\"" {  } { { "MipsPipeline.vhd" "MEM_WB" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_Pipeline WB_Pipeline:WB " "Elaborating entity \"WB_Pipeline\" for hierarchy \"WB_Pipeline:WB\"" {  } { { "MipsPipeline.vhd" "WB" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 WB_Pipeline:WB\|muxGenerico4x1:Mux_ULA_RAM_LUI " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"WB_Pipeline:WB\|muxGenerico4x1:Mux_ULA_RAM_LUI\"" {  } { { "WB_Pipeline.vhd" "Mux_ULA_RAM_LUI" { Text "C:/DESCOMP/MipsPipeline_restored/WB_Pipeline.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:Decod7seg_HEX0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:Decod7seg_HEX0\"" {  } { { "MipsPipeline.vhd" "Decod7seg_HEX0" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528978231 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID_Pipeline:ID\|bancoReg:bancoRegs\|registrador_rtl_0 " "Inferred RAM node \"ID_Pipeline:ID\|bancoReg:bancoRegs\|registrador_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1717528978735 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID_Pipeline:ID\|bancoReg:bancoRegs\|registrador_rtl_1 " "Inferred RAM node \"ID_Pipeline:ID\|bancoReg:bancoRegs\|registrador_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1717528978736 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|memRAM " "RAM logic \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1717528978736 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "IF_Pipeline:IFp\|ROMMIPS:ROM\|memROM " "RAM logic \"IF_Pipeline:IFp\|ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/DESCOMP/MipsPipeline_restored/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1717528978736 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1717528978736 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[12\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[11\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[10\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[9\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[8\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[7\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[6\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[5\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[4\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[3\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[2\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[1\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[0\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[13\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[14\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[15\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[16\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[17\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[18\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[19\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[20\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[21\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[22\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[23\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[24\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[25\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[26\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[27\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[28\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[29\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[30\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[31\] " "Converted tri-state buffer \"MEM_Pipeline:MEM\|RAMMIPS:RAM\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1717528978742 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1717528978742 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID_Pipeline:ID\|bancoReg:bancoRegs\|registrador_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ID_Pipeline:ID\|bancoReg:bancoRegs\|registrador_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID_Pipeline:ID\|bancoReg:bancoRegs\|registrador_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"ID_Pipeline:ID\|bancoReg:bancoRegs\|registrador_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717528979427 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1717528979427 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717528979427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID_Pipeline:ID\|bancoReg:bancoRegs\|altsyncram:registrador_rtl_0 " "Elaborated megafunction instantiation \"ID_Pipeline:ID\|bancoReg:bancoRegs\|altsyncram:registrador_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528979482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID_Pipeline:ID\|bancoReg:bancoRegs\|altsyncram:registrador_rtl_0 " "Instantiated megafunction \"ID_Pipeline:ID\|bancoReg:bancoRegs\|altsyncram:registrador_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979483 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717528979483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ji1 " "Found entity 1: altsyncram_6ji1" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "C:/DESCOMP/MipsPipeline_restored/db/altsyncram_6ji1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717528979538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528979538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID_Pipeline:ID\|bancoReg:bancoRegs\|altsyncram:registrador_rtl_1 " "Elaborated megafunction instantiation \"ID_Pipeline:ID\|bancoReg:bancoRegs\|altsyncram:registrador_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528979550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID_Pipeline:ID\|bancoReg:bancoRegs\|altsyncram:registrador_rtl_1 " "Instantiated megafunction \"ID_Pipeline:ID\|bancoReg:bancoRegs\|altsyncram:registrador_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717528979551 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717528979551 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "MipsPipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717528980686 "|MipsPipeline|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "MipsPipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717528980686 "|MipsPipeline|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "MipsPipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717528980686 "|MipsPipeline|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "MipsPipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717528980686 "|MipsPipeline|HEX5[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717528980686 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717528980841 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717528982674 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717528982955 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717528982955 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MipsPipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717528983168 "|MipsPipeline|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MipsPipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717528983168 "|MipsPipeline|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MipsPipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717528983168 "|MipsPipeline|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MipsPipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717528983168 "|MipsPipeline|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MipsPipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717528983168 "|MipsPipeline|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MipsPipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717528983168 "|MipsPipeline|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MipsPipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717528983168 "|MipsPipeline|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MipsPipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717528983168 "|MipsPipeline|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MipsPipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717528983168 "|MipsPipeline|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MipsPipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717528983168 "|MipsPipeline|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MipsPipeline.vhd" "" { Text "C:/DESCOMP/MipsPipeline_restored/MipsPipeline.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717528983168 "|MipsPipeline|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717528983168 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3829 " "Implemented 3829 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717528983174 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717528983174 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3698 " "Implemented 3698 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717528983174 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1717528983174 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717528983174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717528983195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 16:23:03 2024 " "Processing ended: Tue Jun 04 16:23:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717528983195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717528983195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717528983195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717528983195 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1717528984678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717528984678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 16:23:04 2024 " "Processing started: Tue Jun 04 16:23:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717528984678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717528984678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MipsPipeline -c MipsPipeline " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MipsPipeline -c MipsPipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717528984678 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717528984791 ""}
{ "Info" "0" "" "Project  = MipsPipeline" {  } {  } 0 0 "Project  = MipsPipeline" 0 0 "Fitter" 0 0 1717528984792 ""}
{ "Info" "0" "" "Revision = MipsPipeline" {  } {  } 0 0 "Revision = MipsPipeline" 0 0 "Fitter" 0 0 1717528984792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1717528984933 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MipsPipeline 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"MipsPipeline\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717528984957 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717528984994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717528984994 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717528985228 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717528985253 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1717528985417 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1717528989261 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717528989310 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717528989328 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717528989331 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717528989341 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717528989349 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717528989349 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717528989351 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MipsPipeline.sdc " "Synopsys Design Constraints File file not found: 'MipsPipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717528990117 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717528990118 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1717528990154 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1717528990154 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1717528990155 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717528990317 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1717528990321 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717528990321 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_RESET_N " "Node \"FPGA_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717528990384 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1717528990384 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717528990384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717528992837 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1717528993371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717529004462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717529012327 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717529017379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717529017379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717529018990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/DESCOMP/MipsPipeline_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1717529025390 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717529025390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1717529043805 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717529043805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:23 " "Fitter routing operations ending: elapsed time is 00:00:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717529043810 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.38 " "Total time spent on timing analysis during the Fitter is 6.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1717529049579 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717529049610 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717529051743 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717529051745 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717529053917 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:39 " "Fitter post-fit operations ending: elapsed time is 00:00:39" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717529088190 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1717529088509 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/DESCOMP/MipsPipeline_restored/output_files/MipsPipeline.fit.smsg " "Generated suppressed messages file C:/DESCOMP/MipsPipeline_restored/output_files/MipsPipeline.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717529088769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6269 " "Peak virtual memory: 6269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717529089860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 16:24:49 2024 " "Processing ended: Tue Jun 04 16:24:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717529089860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717529089860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:19 " "Total CPU time (on all processors): 00:03:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717529089860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717529089860 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717529091331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717529091332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 16:24:51 2024 " "Processing started: Tue Jun 04 16:24:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717529091332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717529091332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MipsPipeline -c MipsPipeline " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MipsPipeline -c MipsPipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717529091332 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717529095765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717529096039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 16:24:56 2024 " "Processing ended: Tue Jun 04 16:24:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717529096039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717529096039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717529096039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717529096039 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1717529096697 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1717529097532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717529097532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 16:24:57 2024 " "Processing started: Tue Jun 04 16:24:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717529097532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1717529097532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MipsPipeline -c MipsPipeline " "Command: quartus_sta MipsPipeline -c MipsPipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1717529097533 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1717529097660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1717529098514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717529098556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717529098556 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MipsPipeline.sdc " "Synopsys Design Constraints File file not found: 'MipsPipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1717529099064 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1717529099064 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717529099077 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717529099077 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717529099077 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1717529099105 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717529127975 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1717529127976 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1717529127985 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1717529128269 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717529128269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.144 " "Worst-case setup slack is -10.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529128271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529128271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.144          -12190.478 KEY\[0\]  " "  -10.144          -12190.478 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529128271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.026              -3.026 CLOCK_50  " "   -3.026              -3.026 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529128271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717529128271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.277 " "Worst-case hold slack is 0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529128293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529128293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 KEY\[0\]  " "    0.277               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529128293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.679               0.000 CLOCK_50  " "    0.679               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529128293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717529128293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717529128295 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717529128297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529128299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529128299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2883.813 KEY\[0\]  " "   -2.636           -2883.813 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529128299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.718              -1.256 CLOCK_50  " "   -0.718              -1.256 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529128299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717529128299 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717529128320 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717529128362 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717529131418 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717529162789 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1717529162846 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717529162846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.047 " "Worst-case setup slack is -10.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529162848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529162848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.047          -11677.882 KEY\[0\]  " "  -10.047          -11677.882 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529162848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.955              -2.955 CLOCK_50  " "   -2.955              -2.955 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529162848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717529162848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529162870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529162870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 KEY\[0\]  " "    0.201               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529162870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 CLOCK_50  " "    0.508               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529162870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717529162870 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717529162872 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717529162874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529162877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529162877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -3096.008 KEY\[0\]  " "   -2.636           -3096.008 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529162877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.716              -1.275 CLOCK_50  " "   -0.716              -1.275 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529162877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717529162877 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1717529162898 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717529163099 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717529166058 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717529196003 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1717529196023 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717529196023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.772 " "Worst-case setup slack is -4.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529196027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529196027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.772           -5899.908 KEY\[0\]  " "   -4.772           -5899.908 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529196027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.374              -2.374 CLOCK_50  " "   -2.374              -2.374 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529196027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717529196027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.012 " "Worst-case hold slack is -0.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529196048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529196048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.012              -0.022 KEY\[0\]  " "   -0.012              -0.022 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529196048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 CLOCK_50  " "    0.247               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529196048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717529196048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717529196050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717529196052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529196055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529196055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -2286.305 KEY\[0\]  " "   -2.174           -2286.305 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529196055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.767              -1.351 CLOCK_50  " "   -0.767              -1.351 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529196055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717529196055 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717529196076 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717529226349 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1717529226368 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717529226368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.294 " "Worst-case setup slack is -4.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529226373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529226373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.294           -5028.861 KEY\[0\]  " "   -4.294           -5028.861 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529226373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.204              -2.204 CLOCK_50  " "   -2.204              -2.204 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529226373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717529226373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.028 " "Worst-case hold slack is -0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529226394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529226394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.028              -0.054 KEY\[0\]  " "   -0.028              -0.054 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529226394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 CLOCK_50  " "    0.130               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529226394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717529226394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717529226397 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717529226400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529226403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529226403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -2684.399 KEY\[0\]  " "   -2.174           -2684.399 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529226403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.764              -1.403 CLOCK_50  " "   -0.764              -1.403 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717529226403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717529226403 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717529228277 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717529228282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5139 " "Peak virtual memory: 5139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717529228356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 16:27:08 2024 " "Processing ended: Tue Jun 04 16:27:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717529228356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:11 " "Elapsed time: 00:02:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717529228356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:20 " "Total CPU time (on all processors): 00:02:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717529228356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717529228356 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus Prime Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717529229118 ""}
