# BRISC

Basic RISC-V pipelined processor core developed for the final project of Processor 
Architecture course at UPC, with the following features:

- 6-stage pipeline.
- RV32IM.
- Store buffer.
- Reorder buffer.
- Instruction and data cache.
- Full bypassing.
- Virtual memory.
- Exception and interruption handling.