; --- Infinite-to-Sipser Simulation ---
; Start state: 0
0 0 # r q_carry_0
0 1 # r q_carry_1
q_carry_0 0 * r *
q_carry_0 1 0 r q_carry_1
q_carry_1 0 1 r q_carry_0
q_carry_1 1 * r *
q_carry_0 _ 0 r q_write_end_marker
q_carry_1 _ 1 r q_write_end_marker
q_write_end_marker _ $ l q_return_head
q_return_head * * l *
q_return_head # * r sim_0
0 _ # r q_write_end_marker_empty
q_write_end_marker_empty _ $ l sim_0
sim_0 0 1 r check_right_sim_0
sim_0 1 0 r check_right_sim_0
sim_0 _ * * halt
check_right_sim_0 * * * sim_0
check_right_sim_0 $ _ r expand_right_sim_0
expand_right_sim_0 _ $ l sim_0
check_left_sim_0 * * * sim_0
check_left_sim_0 # * r shift_start_sim_0
shift_start_sim_0 0 _ r shift_carry_0_sim_0
shift_start_sim_0 1 _ r shift_carry_1_sim_0
shift_start_sim_0 _ * * sim_0
shift_carry_0_sim_0 0 * r *
shift_carry_0_sim_0 1 0 r shift_carry_1_sim_0
shift_carry_1_sim_0 0 1 r shift_carry_0_sim_0
shift_carry_1_sim_0 1 * r *
shift_carry_0_sim_0 _ 0 r shift_write_end_sim_0
shift_carry_1_sim_0 _ 1 r shift_write_end_sim_0
shift_carry_0_sim_0 $ 0 r shift_write_end_sim_0
shift_carry_1_sim_0 $ 1 r shift_write_end_sim_0
shift_start_sim_0 $ _ r shift_write_end_sim_0
shift_write_end_sim_0 _ $ l shift_return_sim_0
shift_return_sim_0 * * l *
shift_return_sim_0 # * r sim_0
