
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
Options:	-abort_on_error -no_gui -files PR.tcl 
Date:		Tue Nov 21 18:44:01 2023
Host:		isaserver (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (6cores*6cpus*QEMU Virtual CPU version 2.5+ 16384KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing file "PR.tcl" ...
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
Cannot display window in tcl mode
<CMD> set init_design_netlisttype verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell IIR
<CMD> set init_verilog ../netlist/iir.v
<CMD> set init_lef_file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> set init_design_netlisttype verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell IIR
<CMD> set init_verilog ../netlist/iir.v
<CMD> set init_lef_file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> set init_mmmc_file mmm_design.tcl
<CMD> init_design
#% Begin Load MMMC data ... (date=11/21 18:45:15, mem=496.8M)
#% End Load MMMC data ... (date=11/21 18:45:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=497.1M, current mem=497.1M)
my_rc

Loading LEF file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Tue Nov 21 18:45:15 2023
viaInitial ends at Tue Nov 21 18:45:15 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from mmm_design.tcl
Reading MY_LIBSET timing library '/eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
**ERROR: (TECHLIB-1346):	The attribute 'index_1' defined in group 'ecsm_waveform' on line 393863 is not monotonically increasing for values '0.000041' to '0.000037'. This may lead to undesirable analysis results. The attribute will be ignored. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**ERROR: (TECHLIB-1256):	The ecsm_waveform group 1 is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for ecsm_waveform group 1 to find the details of the issues in this group. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 393862)
**ERROR: (TECHLIB-420):	Number of ecsm_waveforms in the 'rise_transition' table on pin ZN of cell OAI222_X2 does not match the number of transition table axis points specified in the template 'Timing_7_7'. Ignoring waveform data. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 393848)
**ERROR: (TECHLIB-1346):	The attribute 'index_1' defined in group 'ecsm_waveform' on line 395723 is not monotonically increasing for values '0.000041' to '0.000037'. This may lead to undesirable analysis results. The attribute will be ignored. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**ERROR: (TECHLIB-1256):	The ecsm_waveform group 1 is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for ecsm_waveform group 1 to find the details of the issues in this group. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 395722)
**ERROR: (TECHLIB-420):	Number of ecsm_waveforms in the 'rise_transition' table on pin ZN of cell OAI222_X2 does not match the number of transition table axis points specified in the template 'Timing_7_7'. Ignoring waveform data. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 395708)
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.04min, real=0.07min, mem=22.0M, fe_cpu=0.56min, fe_real=1.30min, fe_mem=680.5M) ***
#% Begin Load netlist data ... (date=11/21 18:45:19, mem=510.2M)
*** Begin netlist parsing (mem=680.5M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../netlist/iir.v'

*** Memory Usage v#2 (Current mem = 680.504M, initial mem = 280.285M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=680.5M) ***
#% End Load netlist data ... (date=11/21 18:45:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=515.2M, current mem=515.2M)
Set top cell to IIR.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell IIR ...
*** Netlist is unique.
** info: there are 140 modules.
** info: there are 733 stdCell insts.

*** Memory Usage v#2 (Current mem = 716.930M, initial mem = 280.285M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: MyAnView
    RC-Corner Name        : my_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../netlist/myiir.sdc' ...
Current (total cpu=0:00:35.6, real=0:01:20, peak res=741.7M, current mem=741.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../netlist/myiir.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ../netlist/myiir.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=760.7M, current mem=760.7M)
Current (total cpu=0:00:35.7, real=0:01:20, peak res=760.7M, current mem=760.7M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
#% Begin Load MMMC data ... (date=11/21 18:45:22, mem=782.5M)
#% End Load MMMC data ... (date=11/21 18:45:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=782.5M, current mem=782.5M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
ERROR     TECHLIB-420          2  Number of ecsm_waveforms in the '%s' tab...
ERROR     TECHLIB-1256         2  The %s is being ignored due to errors in...
ERROR     TECHLIB-1346         2  The attribute '%s' defined in group '%s'...
*** Message Summary: 1 warning(s), 6 error(s)

<CMD> getIoFlowFlag
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1.0 0.6 5 5 5 5
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=11/21 18:45:22, mem=783.8M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 976.6M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|  via1  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=11/21 18:45:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=785.9M, current mem=785.9M)
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
#% Begin sroute (date=11/21 18:45:22, mem=786.3M)
*** Begin SPECIAL ROUTE on Tue Nov 21 18:45:23 2023 ***
SPECIAL ROUTE ran on directory: /home/isa01_2023_2024/matteo/lab1-filters/basic/innovus
SPECIAL ROUTE ran on machine: isaserver (Linux 3.10.0-1160.81.1.el7.x86_64 x86_64 1.99Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1980.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 22 used
Read in 22 components
  22 core components: 22 unplaced, 0 placed, 0 fixed
Read in 54 logical pins
Read in 54 nets
Read in 2 special nets, 2 routed
Read in 44 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 74
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 37
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1994.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 111 wires.
ViaGen created 74 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       111      |       NA       |
|  via1  |       74       |        0       |
+--------+----------------+----------------+
#% End sroute (date=11/21 18:45:23, total cpu=0:00:00.4, real=0:00:02.0, peak res=810.1M, current mem=802.4M)
<CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
-place_detail_preroute_as_obs ""
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32} -maxAllowedDelay 1
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32} -maxAllowedDelay 1
<CMD> setPlaceMode -fp false
<CMD> place_design
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1003.21 CPU=0:00:00.0 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 7 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.369 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1012.75)
Total number of fetched objects 961
End delay calculation. (MEM=1027.33 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1000.25 CPU=0:00:00.9 REAL=0:00:02.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#15 (mem=990.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=998.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.0 mem=998.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 529 (58.8%) nets
3		: 262 (29.1%) nets
4     -	14	: 100 (11.1%) nets
15    -	39	: 6 (0.7%) nets
40    -	79	: 2 (0.2%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=726 (0 fixed + 726 movable) #buf cell=0 #inv cell=86 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=899 #term=2916 #term/net=3.24, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=50
stdCell: 726 single + 0 double + 0 multi
Total standard cell length = 1.1142 (mm), area = 0.0016 (mm^2)
Estimated cell power/ground rail width = 0.197 um
Average module density = 0.597.
Density for the design = 0.597.
       = stdcell_area 5864 sites (1560 um^2) / alloc_area 9828 sites (2614 um^2).
Pin Density = 0.2967.
            = total # of pins 2916 / total area 9828.
=== lastAutoLevel = 6 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.588e-12 (0.00e+00 5.59e-12)
              Est.  stn bbox = 5.907e-12 (0.00e+00 5.91e-12)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 995.8M
Iteration  2: Total net bbox = 5.588e-12 (0.00e+00 5.59e-12)
              Est.  stn bbox = 5.907e-12 (0.00e+00 5.91e-12)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 995.8M
Iteration  3: Total net bbox = 2.500e+01 (1.61e+01 8.94e+00)
              Est.  stn bbox = 2.977e+01 (1.95e+01 1.03e+01)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 999.3M
Active setup views:
    MyAnView
Iteration  4: Total net bbox = 3.667e+03 (1.84e+03 1.83e+03)
              Est.  stn bbox = 4.435e+03 (2.22e+03 2.22e+03)
              cpu = 0:00:00.5 real = 0:00:02.0 mem = 999.3M
Iteration  5: Total net bbox = 5.316e+03 (2.33e+03 2.98e+03)
              Est.  stn bbox = 6.402e+03 (2.78e+03 3.63e+03)
              cpu = 0:00:00.8 real = 0:00:02.0 mem = 999.3M
Iteration  6: Total net bbox = 5.613e+03 (2.49e+03 3.12e+03)
              Est.  stn bbox = 6.689e+03 (2.93e+03 3.76e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1000.4M
Iteration  7: Total net bbox = 5.865e+03 (2.62e+03 3.25e+03)
              Est.  stn bbox = 6.964e+03 (3.06e+03 3.91e+03)
              cpu = 0:00:00.7 real = 0:00:02.0 mem = 1001.4M
Iteration  8: Total net bbox = 6.073e+03 (2.76e+03 3.31e+03)
              Est.  stn bbox = 7.179e+03 (3.21e+03 3.97e+03)
              cpu = 0:00:00.8 real = 0:00:02.0 mem = 1002.4M
Iteration  9: Total net bbox = 6.912e+03 (3.29e+03 3.62e+03)
              Est.  stn bbox = 8.036e+03 (3.74e+03 4.30e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1004.4M
Iteration 10: Total net bbox = 6.912e+03 (3.29e+03 3.62e+03)
              Est.  stn bbox = 8.036e+03 (3.74e+03 4.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1004.4M
Iteration 11: Total net bbox = 6.912e+03 (3.29e+03 3.62e+03)
              Est.  stn bbox = 8.036e+03 (3.74e+03 4.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1004.4M
*** cost = 6.912e+03 (3.29e+03 3.62e+03) (cpu for global=0:00:03.5) real=0:00:10.0***
Info: 1 clock gating cells identified, 1 (on average) moved 2/2
Solver runtime cpu: 0:00:03.1 real: 0:00:08.2
Core Placement runtime cpu: 0:00:03.2 real: 0:00:10.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:44.2 mem=1020.4M) ***
Total net bbox length = 6.971e+03 (3.386e+03 3.585e+03) (ext = 6.614e+02)
Move report: Detail placement moves 726 insts, mean move: 0.62 um, max move: 7.26 um
	Max move on inst (mult_218/U332): (33.20, 34.07) --> (40.09, 34.44)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1020.4MB
Summary Report:
Instances move: 726 (out of 726 movable)
Instances flipped: 0
Mean displacement: 0.62 um
Max displacement: 7.26 um (Instance: mult_218/U332) (33.204, 34.068) -> (40.09, 34.44)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 6.641e+03 (3.022e+03 3.619e+03) (ext = 6.522e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1020.4MB
*** Finished refinePlace (0:00:44.5 mem=1020.4M) ***
*** End of Placement (cpu=0:00:05.0, real=0:00:13.0, mem=1020.4M) ***
default core: bins with density > 0.750 =  6.25 % ( 1 / 16 )
Density distribution unevenness ratio = 4.897%
*** Free Virtual Timing Model ...(mem=1020.4M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.369 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1020.45)
Total number of fetched objects 961
End delay calculation. (MEM=1047.65 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1047.65 CPU=0:00:00.7 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 86 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 86
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=899  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 899 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 899 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.613200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.17 seconds, mem = 1046.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1046.14 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1046.14 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1046.14 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1046.14 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1046.14 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1046.14 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2866
[NR-eGR] metal2  (2V) length: 2.749605e+03um, number of vias: 3591
[NR-eGR] metal3  (3H) length: 3.604945e+03um, number of vias: 1108
[NR-eGR] metal4  (4V) length: 1.594175e+03um, number of vias: 39
[NR-eGR] metal5  (5H) length: 5.281500e+01um, number of vias: 36
[NR-eGR] metal6  (6V) length: 1.647800e+02um, number of vias: 1
[NR-eGR] metal7  (7H) length: 2.800000e-01um, number of vias: 1
[NR-eGR] metal8  (8V) length: 7.700000e-01um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.167370e+03um, number of vias: 7642
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.268100e+02um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.10 seconds, mem = 989.1M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 9, real = 0: 0:21, mem = 989.1M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 797.6M, totSessionCpu=0:00:46 **
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1}
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -fixCap                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 798.4M, totSessionCpu=0:00:46 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 815.1M, totSessionCpu=0:00:47 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1019.16 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 86 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 86
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=899  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 899 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 899 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.735000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1019.16 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1019.16 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1019.16 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1019.16 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1019.16 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1019.16 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2866
[NR-eGR] metal2  (2V) length: 2.819720e+03um, number of vias: 3600
[NR-eGR] metal3  (3H) length: 3.701665e+03um, number of vias: 1075
[NR-eGR] metal4  (4V) length: 1.673060e+03um, number of vias: 19
[NR-eGR] metal5  (5H) length: 2.779000e+01um, number of vias: 17
[NR-eGR] metal6  (6V) length: 8.512000e+01um, number of vias: 1
[NR-eGR] metal7  (7H) length: 2.800000e-01um, number of vias: 1
[NR-eGR] metal8  (8V) length: 7.700000e-01um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 8.308405e+03um, number of vias: 7579
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.263300e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.14 sec, Curr Mem: 1019.16 MB )
Extraction called for design 'IIR' of instances=726 and nets=960 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design IIR.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1019.160M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1027.71)
Total number of fetched objects 961
End delay calculation. (MEM=1058.91 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1058.91 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:02.0 totSessionCpu=0:00:48.9 mem=1058.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  8.713  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   126   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.666%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:06, mem = 846.4M, totSessionCpu=0:00:49 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1031.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1031.2M) ***
The useful skew maximum allowed delay set by user is: 1
Info: 2 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:49.2/0:01:45.8 (0.5), mem = 1032.2M

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.0/0:00:03.9 (0.5), totSession cpu/real = 0:00:51.2/0:01:49.6 (0.5), mem = 1206.2M

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:51.3/0:01:49.9 (0.5), mem = 1125.2M
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 61 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|               End Point                |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------+
|   0.000|   0.000|    59.67%|   0:00:00.0| 1153.3M|  MyAnView|       NA| NA                                     |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1153.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1153.3M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:06.2/0:00:15.1 (0.4), totSession cpu/real = 0:00:57.5/0:02:05.0 (0.5), mem = 1134.2M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:58.1/0:02:06.9 (0.5), mem = 1153.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.67
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.67%|        -|   0.000|   0.000|   0:00:00.0| 1153.3M|
|    59.67%|        0|   0.000|   0.000|   0:00:00.0| 1153.3M|
|    59.67%|        0|   0.000|   0.000|   0:00:01.0| 1172.4M|
|    59.67%|        0|   0.000|   0.000|   0:00:00.0| 1172.4M|
|    59.67%|        0|   0.000|   0.000|   0:00:00.0| 1172.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.67
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:03.0) **
*** AreaOpt [finish] : cpu/real = 0:00:00.9/0:00:01.8 (0.5), totSession cpu/real = 0:00:59.1/0:02:08.7 (0.5), mem = 1172.4M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:03, mem=1134.27M, totSessionCpu=0:00:59).

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  MyAnView
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 86 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 86
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=899  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 899 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 899 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.613200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.21 seconds, mem = 1136.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.4, real=0:00:01.0)***
Iteration  4: Total net bbox = 4.037e+03 (1.86e+03 2.18e+03)
              Est.  stn bbox = 4.807e+03 (2.18e+03 2.62e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1119.8M
Iteration  5: Total net bbox = 5.329e+03 (2.41e+03 2.92e+03)
              Est.  stn bbox = 6.348e+03 (2.86e+03 3.49e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1119.8M
Iteration  6: Total net bbox = 5.428e+03 (2.52e+03 2.90e+03)
              Est.  stn bbox = 6.415e+03 (2.98e+03 3.43e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1119.8M
Iteration  7: Total net bbox = 5.753e+03 (2.66e+03 3.09e+03)
              Est.  stn bbox = 6.752e+03 (3.13e+03 3.62e+03)
              cpu = 0:00:00.7 real = 0:00:02.0 mem = 1119.8M
Iteration  8: Total net bbox = 5.957e+03 (2.78e+03 3.18e+03)
              Est.  stn bbox = 6.958e+03 (3.25e+03 3.71e+03)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1119.8M
Move report: Timing Driven Placement moves 726 insts, mean move: 6.78 um, max move: 24.26 um
	Max move on inst (mult_233/U348): (10.45, 7.84) --> (22.01, 20.54)

Finished Incremental Placement (cpu=0:00:02.8, real=0:00:06.0, mem=1119.8M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:02 mem=1120.6M) ***
Total net bbox length = 6.204e+03 (3.015e+03 3.189e+03) (ext = 5.849e+02)
Move report: Detail placement moves 726 insts, mean move: 0.54 um, max move: 4.78 um
	Max move on inst (IN_REG_data_out_reg_9_): (24.39, 50.17) --> (19.95, 49.84)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1120.6MB
Summary Report:
Instances move: 726 (out of 726 movable)
Instances flipped: 0
Mean displacement: 0.54 um
Max displacement: 4.78 um (Instance: IN_REG_data_out_reg_9_) (24.395, 50.172) -> (19.95, 49.84)
	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
Total net bbox length = 5.835e+03 (2.594e+03 3.241e+03) (ext = 5.324e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1120.6MB
*** Finished refinePlace (0:01:02 mem=1120.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 86 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 86
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=899  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 899 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 899 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.700400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.12 seconds, mem = 1120.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1120.57 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1120.57 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1120.57 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1120.57 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1120.57 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1120.57 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2866
[NR-eGR] metal2  (2V) length: 2.198715e+03um, number of vias: 3455
[NR-eGR] metal3  (3H) length: 3.129515e+03um, number of vias: 1088
[NR-eGR] metal4  (4V) length: 1.754020e+03um, number of vias: 37
[NR-eGR] metal5  (5H) length: 5.437000e+01um, number of vias: 30
[NR-eGR] metal6  (6V) length: 1.197850e+02um, number of vias: 1
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 1
[NR-eGR] metal8  (8V) length: 2.100000e-01um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.256615e+03um, number of vias: 7478
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.508500e+02um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.08 seconds, mem = 1120.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:03.3, real=0:00:07.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1104.6M)
Extraction called for design 'IIR' of instances=726 and nets=960 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design IIR.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1104.562M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:17, real = 0:00:37, mem = 910.5M, totSessionCpu=0:01:03 **
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1106.58)
Total number of fetched objects 961
End delay calculation. (MEM=1141.78 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1141.78 CPU=0:00:00.7 REAL=0:00:02.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:04.1/0:02:19.2 (0.5), mem = 1208.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.67
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.67%|        -|   0.000|   0.000|   0:00:00.0| 1208.9M|
|    59.67%|        0|   0.000|   0.000|   0:00:00.0| 1208.9M|
|    59.67%|        0|   0.000|   0.000|   0:00:00.0| 1208.9M|
|    59.67%|        0|   0.000|   0.000|   0:00:00.0| 1208.9M|
|    59.67%|        0|   0.000|   0.000|   0:00:00.0| 1208.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.67
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:05 mem=1208.9M) ***
Total net bbox length = 5.835e+03 (2.594e+03 3.241e+03) (ext = 5.324e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1208.9MB
Summary Report:
Instances move: 0 (out of 726 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.835e+03 (2.594e+03 3.241e+03) (ext = 5.324e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1208.9MB
*** Finished refinePlace (0:01:05 mem=1208.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1208.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=1208.9M) ***
*** AreaOpt [finish] : cpu/real = 0:00:01.1/0:00:02.0 (0.5), totSession cpu/real = 0:01:05.2/0:02:21.2 (0.5), mem = 1208.9M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1131.79M, totSessionCpu=0:01:05).
Begin: GigaOpt postEco DRV Optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:05.2/0:02:21.4 (0.5), mem = 1131.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     3|     3|    -0.00|     0|     0|     0|     0|     8.72|     0.00|       0|       0|       0|  59.67|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.71|     0.00|       3|       0|       0|  59.76| 0:00:01.0|  1202.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.71|     0.00|       0|       0|       0|  59.76| 0:00:00.0|  1202.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1202.5M) ***

*** Starting refinePlace (0:01:08 mem=1202.5M) ***
Total net bbox length = 5.839e+03 (2.596e+03 3.243e+03) (ext = 5.324e+02)
Move report: Detail placement moves 2 insts, mean move: 0.57 um, max move: 0.57 um
	Max move on inst (mult_218/U359): (50.35, 37.24) --> (50.92, 37.24)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1202.5MB
Summary Report:
Instances move: 2 (out of 729 movable)
Instances flipped: 0
Mean displacement: 0.57 um
Max displacement: 0.57 um (Instance: mult_218/U359) (50.35, 37.24) -> (50.92, 37.24)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
Total net bbox length = 5.840e+03 (2.596e+03 3.243e+03) (ext = 5.324e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1202.5MB
*** Finished refinePlace (0:01:08 mem=1202.5M) ***
*** maximum move = 0.57 um ***
*** Finished re-routing un-routed nets (1202.5M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1202.5M) ***
*** DrvOpt [finish] : cpu/real = 0:00:02.4/0:00:05.4 (0.4), totSession cpu/real = 0:01:07.6/0:02:26.9 (0.5), mem = 1183.4M
End: GigaOpt postEco DRV Optimization

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'IIR' of instances=729 and nets=963 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design IIR.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1126.922M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 86 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 86
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=902  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 902 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 902 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.703200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.17 sec, Curr Mem: 1130.94 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1120.94)
Total number of fetched objects 964
End delay calculation. (MEM=1148.14 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1148.14 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:03.0 totSessionCpu=0:01:09 mem=1148.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:23, real = 0:00:51, mem = 943.4M, totSessionCpu=0:01:09 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.709  |  8.709  | 11.741  | 11.322  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   126   |   18    |    1    |   107   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.758%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:59, mem = 946.6M, totSessionCpu=0:01:10 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:24, real = 0:00:59, mem = 1041.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> set_ccopt_property target_max_trans 0.08
<CMD> set_ccopt_property target_skew 0.5
<CMD> create_ccopt_clock_tree -name MY_CLK -source CLK
Extracting original clock gating for MY_CLK...
  clock_tree MY_CLK contains 59 sinks and 1 clock gates.
  Extraction for MY_CLK complete.
Extracting original clock gating for MY_CLK done.
<CMD> ccopt_design
#% Begin ccopt_design (date=11/21 18:46:44, mem=864.0M)
Turning off fast DC mode./nRuntime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               10.1
setNanoRouteMode -timingEngine                      {}
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -activeHoldViews                         { MyAnView }
setOptMode -activeSetupViews                        { MyAnView }
setOptMode -autoSetupViews                          { MyAnView}
setOptMode -autoTDGRSetupViews                      { MyAnView}
setOptMode -drcMargin                               0
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   true
setOptMode -setupTargetSlack                        0
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1031.9M, init mem=1048.6M)
*info: Placed = 729           
*info: Unplaced = 0           
Placement Density:59.76%(1562/2614)
Placement Density (including fixed std cells):59.76%(1562/2614)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1048.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 59 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 59 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1048.64 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 86 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 86
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=902  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 902 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 902 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.703200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1048.64 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1048.64 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1048.64 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1048.64 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1048.64 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1048.64 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2872
[NR-eGR] metal2  (2V) length: 2.199355e+03um, number of vias: 3467
[NR-eGR] metal3  (3H) length: 3.129395e+03um, number of vias: 1090
[NR-eGR] metal4  (4V) length: 1.752865e+03um, number of vias: 39
[NR-eGR] metal5  (5H) length: 5.615000e+01um, number of vias: 32
[NR-eGR] metal6  (6V) length: 1.273450e+02um, number of vias: 1
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 1
[NR-eGR] metal8  (8V) length: 2.100000e-01um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.265320e+03um, number of vias: 7502
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.508500e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.24 sec, Curr Mem: 1044.64 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.3)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
Initializing placement interface done.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.2)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one object
cts_merge_clock_logic is set for at least one object
route_type is set for at least one object
target_max_trans is set for at least one object
target_skew is set for at least one object
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree MY_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
Clock tree balancer configuration for clock_tree MY_CLK:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
  Inverters:   
  Clock gates: CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 2614.248um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner my_delay:both, late and power domain auto-default:
  Slew time target (leaf):    0.080ns
  Slew time target (trunk):   0.080ns
  Slew time target (top):     0.080ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.047ns
  Buffer max distance: 597.377um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=my_delay:both.late, optimalDrivingDistance=597.377um, saturatedSlew=0.068ns, speed=4338.250um per ns, cellArea=2.226um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=my_delay:both.late, optimalDrivingDistance=728.875um, saturatedSlew=0.064ns, speed=5637.084um per ns, cellArea=10.583um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=my_delay:both.late, optimalDrivingDistance=707.875um, saturatedSlew=0.061ns, speed=5855.046um per ns, cellArea=9.770um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group MY_CLK:
  Sources:                     pin CLK
  Total number of sinks:       59
  Delay constrained sinks:     59
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner my_delay:both.late:
  Skew target:                 0.500ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group MY_CLK with 59 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=1, nicg=0, l=0, total=1
  cell areas       : b=0.000um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=3.990um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=16.380um, total=16.380um
Clock DAG library cell distribution initial state {count}:
   ICGs: CLKGATETST_X1: 1 

Distribution of half-perimeter wire length by ICG depth:

---------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
---------------------------------------------------------------------------
   0          0         1      [min=16, max=16, avg=16, sd=0, total=16]
   0          1         1      [min=103, max=103, avg=103, sd=0, total=103]
---------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.4 real=0:00:06.0)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.7 real=0:00:06.7)
Synthesizing clock trees...
  Preparing To Balance...
  Library trimming clock gates in power domain auto-default and half-corner my_delay:both.late removed 0 of 4 cells
  Original list had 4 cells:
  CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Library trimming was not able to trim any cells:
  CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=1, nicg=0, l=0, total=1
      cell areas       : b=0.000um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=3.990um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=16.380um, total=16.380um
    Clock DAG library cell distribution before merging {count}:
       ICGs: CLKGATETST_X1: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              1
    Globally unique enables                        1
    Potentially mergeable clock gates              0
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   1
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=1, nicg=0, l=0, total=1
      cell areas       : b=0.000um^2, i=0.000um^2, icg=7.714um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=16.380um, total=16.380um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: CLKGATETST_X8: 1 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree MY_CLK...
    Clustering clock_tree MY_CLK done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.3)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:01:13 mem=1089.8M) ***
Total net bbox length = 5.876e+03 (2.608e+03 3.268e+03) (ext = 5.329e+02)
Move report: Detail placement moves 5 insts, mean move: 1.22 um, max move: 1.40 um
	Max move on inst (U_SN_REG_data_out_reg_1_): (31.35, 31.64) --> (31.35, 30.24)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1089.8MB
Summary Report:
Instances move: 5 (out of 730 movable)
Instances flipped: 0
Mean displacement: 1.22 um
Max displacement: 1.40 um (Instance: U_SN_REG_data_out_reg_1_) (31.35, 31.64) -> (31.35, 30.24)
	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
Total net bbox length = 5.882e+03 (2.609e+03 3.272e+03) (ext = 5.348e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1089.8MB
*** Finished refinePlace (0:01:13 mem=1089.8M) ***
    ClockRefiner summary
    All clock instances: Moved 5, flipped 3 and cell swapped 0 (out of a total of 61).
    The largest move was 1.4 um for U_SN_REG_data_out_reg_4_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for my_delay:both.late...
    Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=3.165fF, leaf=24.004fF, total=27.169fF
      wire lengths     : top=0.000um, trunk=32.815um, leaf=245.629um, total=278.444um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group MY_CLK: insertion delay [min=0.053, max=0.085, avg=0.078, sd=0.012], skew [0.032 vs 0.500], 100% {0.053, 0.085} (wid=0.006 ws=0.005) (gid=0.079 gs=0.027)
    Skew group summary after 'Clustering':
      skew_group MY_CLK: insertion delay [min=0.053, max=0.085, avg=0.078, sd=0.012], skew [0.032 vs 0.500], 100% {0.053, 0.085} (wid=0.006 ws=0.005) (gid=0.079 gs=0.027)
    Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.4 real=0:00:00.5)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         3 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   961 (unrouted=62, trialRouted=899, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=61, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 274 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 274
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=903  numIgnoredNets=900
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.814000e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.814000e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.814000e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.814000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1089.81 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1089.81 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1089.81 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1089.81 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1089.81 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1089.81 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2871
[NR-eGR] metal2  (2V) length: 2.116985e+03um, number of vias: 3448
[NR-eGR] metal3  (3H) length: 3.082895e+03um, number of vias: 1116
[NR-eGR] metal4  (4V) length: 1.866475e+03um, number of vias: 45
[NR-eGR] metal5  (5H) length: 9.440000e+01um, number of vias: 30
[NR-eGR] metal6  (6V) length: 1.164250e+02um, number of vias: 1
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 1
[NR-eGR] metal8  (8V) length: 2.100000e-01um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.277390e+03um, number of vias: 7512
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.867800e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 63
[NR-eGR] metal2  (2V) length: 2.345000e+01um, number of vias: 65
[NR-eGR] metal3  (3H) length: 8.574000e+01um, number of vias: 46
[NR-eGR] metal4  (4V) length: 1.364300e+02um, number of vias: 8
[NR-eGR] metal5  (5H) length: 4.116000e+01um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.867800e+02um, number of vias: 182
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.867800e+02um, number of vias: 182
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.32 sec, Curr Mem: 1045.81 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.6)
    Routing using eGR only done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   961 (unrouted=62, trialRouted=899, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=61, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 86 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 86
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 279
[NR-eGR] Read numTotalNets=903  numIgnoredNets=3
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 900 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 900 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.483400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.12 seconds, mem = 1045.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1045.81 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1045.81 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1045.81 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1045.81 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1045.81 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1045.81 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2874
[NR-eGR] metal2  (2V) length: 2.105970e+03um, number of vias: 3445
[NR-eGR] metal3  (3H) length: 3.055845e+03um, number of vias: 1129
[NR-eGR] metal4  (4V) length: 1.812440e+03um, number of vias: 65
[NR-eGR] metal5  (5H) length: 1.546200e+02um, number of vias: 52
[NR-eGR] metal6  (6V) length: 1.932850e+02um, number of vias: 3
[NR-eGR] metal7  (7H) length: 2.800000e-01um, number of vias: 1
[NR-eGR] metal8  (8V) length: 4.900000e-01um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.322930e+03um, number of vias: 7569
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1045.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.3)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.4 real=0:00:01.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'IIR' of instances=730 and nets=964 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design IIR.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1045.809M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.9)
  Clock tree timing engine global stage delay update for my_delay:both.late...
  Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
    cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
    cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
    sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=3.296fF, leaf=24.227fF, total=27.523fF
    wire lengths     : top=0.000um, trunk=32.815um, leaf=245.629um, total=278.444um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUF_X3: 1 
     ICGs: CLKGATETST_X1: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group MY_CLK: insertion delay [min=0.053, max=0.085, avg=0.078, sd=0.012], skew [0.032 vs 0.500], 100% {0.053, 0.085} (wid=0.006 ws=0.005) (gid=0.079 gs=0.027)
  Skew group summary after clustering cong repair call:
    skew_group MY_CLK: insertion delay [min=0.053, max=0.085, avg=0.078, sd=0.012], skew [0.032 vs 0.500], 100% {0.053, 0.085} (wid=0.006 ws=0.005) (gid=0.079 gs=0.027)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.8 real=0:00:02.1)
  Stage::Clustering done. (took cpu=0:00:01.2 real=0:00:02.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=3.296fF, leaf=24.227fF, total=27.523fF
      wire lengths     : top=0.000um, trunk=32.815um, leaf=245.629um, total=278.444um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group MY_CLK: insertion delay [min=0.053, max=0.085], skew [0.032 vs 0.500]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group MY_CLK: insertion delay [min=0.053, max=0.085], skew [0.032 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=3.296fF, leaf=24.227fF, total=27.523fF
      wire lengths     : top=0.000um, trunk=32.815um, leaf=245.629um, total=278.444um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group MY_CLK: insertion delay [min=0.053, max=0.085, avg=0.078, sd=0.012], skew [0.032 vs 0.500], 100% {0.053, 0.085} (wid=0.006 ws=0.005) (gid=0.079 gs=0.027)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group MY_CLK: insertion delay [min=0.053, max=0.085, avg=0.078, sd=0.012], skew [0.032 vs 0.500], 100% {0.053, 0.085} (wid=0.006 ws=0.005) (gid=0.079 gs=0.027)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=3.296fF, leaf=24.227fF, total=27.523fF
      wire lengths     : top=0.000um, trunk=32.815um, leaf=245.629um, total=278.444um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group MY_CLK: insertion delay [min=0.053, max=0.085], skew [0.032 vs 0.500]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group MY_CLK: insertion delay [min=0.053, max=0.085], skew [0.032 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=3.296fF, leaf=24.227fF, total=27.523fF
      wire lengths     : top=0.000um, trunk=32.815um, leaf=245.629um, total=278.444um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group MY_CLK: insertion delay [min=0.053, max=0.085], skew [0.032 vs 0.500]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group MY_CLK: insertion delay [min=0.053, max=0.085], skew [0.032 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=3.296fF, leaf=24.227fF, total=27.523fF
      wire lengths     : top=0.000um, trunk=32.815um, leaf=245.629um, total=278.444um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group MY_CLK: insertion delay [min=0.053, max=0.085], skew [0.032 vs 0.500]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group MY_CLK: insertion delay [min=0.053, max=0.085], skew [0.032 vs 0.500]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=3.296fF, leaf=24.227fF, total=27.523fF
      wire lengths     : top=0.000um, trunk=32.815um, leaf=245.629um, total=278.444um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group MY_CLK: insertion delay [min=0.053, max=0.085], skew [0.032 vs 0.500]
    Skew group summary after 'Removing longest path buffering':
      skew_group MY_CLK: insertion delay [min=0.053, max=0.085], skew [0.032 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=4.061fF, leaf=23.735fF, total=27.795fF
      wire lengths     : top=0.000um, trunk=42.651um, leaf=242.919um, total=285.570um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.084, avg=0.077, sd=0.011], skew [0.030 vs 0.500], 100% {0.054, 0.084} (wid=0.006 ws=0.005) (gid=0.078 gs=0.025)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.084, avg=0.077, sd=0.011], skew [0.030 vs 0.500], 100% {0.054, 0.084} (wid=0.006 ws=0.005) (gid=0.078 gs=0.025)
    Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Construction done. (took cpu=0:00:01.5 real=0:00:03.0)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=4.061fF, leaf=23.735fF, total=27.795fF
      wire lengths     : top=0.000um, trunk=42.651um, leaf=242.919um, total=285.570um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.084], skew [0.030 vs 0.500]
    Skew group summary after 'Improving clock tree routing':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.084], skew [0.030 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=4.061fF, leaf=23.735fF, total=27.795fF
      wire lengths     : top=0.000um, trunk=42.651um, leaf=242.919um, total=285.570um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.084], skew [0.030 vs 0.500]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.084], skew [0.030 vs 0.500]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=4.061fF, leaf=23.735fF, total=27.795fF
      wire lengths     : top=0.000um, trunk=42.651um, leaf=242.919um, total=285.570um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.084, avg=0.077, sd=0.011], skew [0.030 vs 0.500], 100% {0.054, 0.084} (wid=0.006 ws=0.005) (gid=0.078 gs=0.025)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.084, avg=0.077, sd=0.011], skew [0.030 vs 0.500], 100% {0.054, 0.084} (wid=0.006 ws=0.005) (gid=0.078 gs=0.025)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 4 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
          cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
          cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
          sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=4.061fF, leaf=23.735fF, total=27.795fF
          wire lengths     : top=0.000um, trunk=42.651um, leaf=242.919um, total=285.570um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
          Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUF_X3: 1 
           ICGs: CLKGATETST_X1: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
          cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
          cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
          sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=4.061fF, leaf=23.735fF, total=27.795fF
          wire lengths     : top=0.000um, trunk=42.651um, leaf=242.919um, total=285.570um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
          Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUF_X3: 1 
           ICGs: CLKGATETST_X1: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
          cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
          cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
          sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=4.061fF, leaf=23.735fF, total=27.795fF
          wire lengths     : top=0.000um, trunk=42.651um, leaf=242.919um, total=285.570um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
          Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X3: 1 
           ICGs: CLKGATETST_X1: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=4.061fF, leaf=23.735fF, total=27.795fF
      wire lengths     : top=0.000um, trunk=42.651um, leaf=242.919um, total=285.570um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
    cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
    cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
    sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=4.061fF, leaf=23.735fF, total=27.795fF
    wire lengths     : top=0.000um, trunk=42.651um, leaf=242.919um, total=285.570um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUF_X3: 1 
     ICGs: CLKGATETST_X1: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group MY_CLK: insertion delay [min=0.054, max=0.084], skew [0.030 vs 0.500]
  Skew group summary after Approximately balancing fragments:
    skew_group MY_CLK: insertion delay [min=0.054, max=0.084], skew [0.030 vs 0.500]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=4.061fF, leaf=23.735fF, total=27.795fF
      wire lengths     : top=0.000um, trunk=42.651um, leaf=242.919um, total=285.570um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.084], skew [0.030 vs 0.500]
    Skew group summary after 'Improving fragments clock skew':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.084], skew [0.030 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
          cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
          cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
          sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=4.061fF, leaf=23.735fF, total=27.795fF
          wire lengths     : top=0.000um, trunk=42.651um, leaf=242.919um, total=285.570um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
          Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X3: 1 
           ICGs: CLKGATETST_X1: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=4.061fF, leaf=23.735fF, total=27.795fF
      wire lengths     : top=0.000um, trunk=42.651um, leaf=242.919um, total=285.570um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.084], skew [0.030 vs 0.500]
    Skew group summary after 'Approximately balancing step':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.084], skew [0.030 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=4.061fF, leaf=23.735fF, total=27.795fF
      wire lengths     : top=0.000um, trunk=42.651um, leaf=242.919um, total=285.570um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.084], skew [0.030 vs 0.500]
    Skew group summary after 'Fixing clock tree overload':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.084], skew [0.030 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=4.061fF, leaf=23.735fF, total=27.795fF
      wire lengths     : top=0.000um, trunk=42.651um, leaf=242.919um, total=285.570um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.084, avg=0.077, sd=0.011], skew [0.030 vs 0.500], 100% {0.054, 0.084} (wid=0.006 ws=0.005) (gid=0.078 gs=0.025)
    Skew group summary after 'Approximately balancing paths':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.084, avg=0.077, sd=0.011], skew [0.030 vs 0.500], 100% {0.054, 0.084} (wid=0.006 ws=0.005) (gid=0.078 gs=0.025)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.3)
  Stage::Polishing...
  Merging balancing drivers for power...
    Tried: 4 Succeeded: 0
    Clock tree timing engine global stage delay update for my_delay:both.late...
    Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=4.061fF, leaf=23.735fF, total=27.795fF
      wire lengths     : top=0.000um, trunk=42.651um, leaf=242.919um, total=285.570um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.084], skew [0.030 vs 0.500]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.084], skew [0.030 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.1)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=4.061fF, leaf=23.735fF, total=27.795fF
      wire lengths     : top=0.000um, trunk=42.651um, leaf=242.919um, total=285.570um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=113.555um, total=113.555um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.084, avg=0.077, sd=0.011], skew [0.030 vs 0.500], 100% {0.054, 0.084} (wid=0.006 ws=0.005) (gid=0.078 gs=0.025)
    Skew group summary after 'Improving clock skew':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.084, avg=0.077, sd=0.011], skew [0.030 vs 0.500], 100% {0.054, 0.084} (wid=0.006 ws=0.005) (gid=0.078 gs=0.025)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=2.419fF, leaf=24.670fF, total=27.089fF
      wire lengths     : top=0.000um, trunk=23.835um, leaf=249.819um, total=273.654um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=118.160um, total=118.160um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.044ns sd=0.014ns min=0.034ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.085, avg=0.078, sd=0.011], skew [0.031 vs 0.500], 100% {0.054, 0.085} (wid=0.006 ws=0.005) (gid=0.079 gs=0.026)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.085, avg=0.078, sd=0.011], skew [0.031 vs 0.500], 100% {0.054, 0.085} (wid=0.006 ws=0.005) (gid=0.079 gs=0.026)
    Legalizer API calls during this step: 76 succeeded with high effort: 76 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.2 real=0:00:00.3)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=60.853fF fall=54.877fF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=2.419fF, leaf=24.670fF, total=27.089fF
      wire lengths     : top=0.000um, trunk=23.835um, leaf=249.819um, total=273.654um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=118.160um, total=118.160um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.044ns sd=0.014ns min=0.034ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.085, avg=0.078, sd=0.011], skew [0.031 vs 0.500], 100% {0.054, 0.085} (wid=0.006 ws=0.005) (gid=0.079 gs=0.026)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.085, avg=0.078, sd=0.011], skew [0.031 vs 0.500], 100% {0.054, 0.085} (wid=0.006 ws=0.005) (gid=0.079 gs=0.026)
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=2.419fF, leaf=24.670fF, total=27.089fF
      wire lengths     : top=0.000um, trunk=23.835um, leaf=249.819um, total=273.654um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=118.160um, total=118.160um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.044ns sd=0.014ns min=0.034ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.085, avg=0.078, sd=0.011], skew [0.031 vs 0.500], 100% {0.054, 0.085} (wid=0.006 ws=0.005) (gid=0.079 gs=0.026)
    Skew group summary after 'Improving insertion delay':
      skew_group MY_CLK: insertion delay [min=0.054, max=0.085, avg=0.078, sd=0.011], skew [0.031 vs 0.500], 100% {0.054, 0.085} (wid=0.006 ws=0.005) (gid=0.079 gs=0.026)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=0, computed=2, moveTooSmall=3, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=1
        Max accepted move=4.510um, total accepted move=4.510um, average move=4.510um
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=0, computed=2, moveTooSmall=3, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=1
        Max accepted move=6.930um, total accepted move=6.930um, average move=6.930um
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=0, computed=2, moveTooSmall=4, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=2, computed=0, moveTooSmall=2, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=0, computed=2, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
        cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
        cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
        sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
        wire capacitance : top=0.000fF, trunk=2.763fF, leaf=24.080fF, total=26.844fF
        wire lengths     : top=0.000um, trunk=27.250um, leaf=243.459um, total=270.709um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=115.360um, total=115.360um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
        Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.032ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUF_X3: 1 
         ICGs: CLKGATETST_X1: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group MY_CLK: insertion delay [min=0.053, max=0.085, avg=0.078, sd=0.012], skew [0.032 vs 0.500], 100% {0.053, 0.085} (wid=0.006 ws=0.005) (gid=0.079 gs=0.027)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group MY_CLK: insertion delay [min=0.053, max=0.085, avg=0.078, sd=0.012], skew [0.032 vs 0.500], 100% {0.053, 0.085} (wid=0.006 ws=0.005) (gid=0.079 gs=0.027)
      Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 4 , Succeeded = 0 , Constraints Broken = 2 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=2.763fF, leaf=24.080fF, total=26.844fF
      wire lengths     : top=0.000um, trunk=27.250um, leaf=243.459um, total=270.709um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=115.360um, total=115.360um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.032ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group MY_CLK: insertion delay [min=0.053, max=0.085, avg=0.078, sd=0.012], skew [0.032 vs 0.500], 100% {0.053, 0.085} (wid=0.006 ws=0.005) (gid=0.079 gs=0.027)
    Skew group summary after 'Wire Opt OverFix':
      skew_group MY_CLK: insertion delay [min=0.053, max=0.085, avg=0.078, sd=0.012], skew [0.032 vs 0.500], 100% {0.053, 0.085} (wid=0.006 ws=0.005) (gid=0.079 gs=0.027)
    Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
  Total capacitance is (rise=87.697fF fall=81.721fF), of which (rise=26.844fF fall=26.844fF) is wire, and (rise=60.853fF fall=54.877fF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.4 real=0:00:00.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:01:15 mem=1087.0M) ***
Total net bbox length = 5.879e+03 (2.604e+03 3.275e+03) (ext = 5.355e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1087.0MB
Summary Report:
Instances move: 0 (out of 730 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.879e+03 (2.604e+03 3.275e+03) (ext = 5.355e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1087.0MB
*** Finished refinePlace (0:01:15 mem=1087.0M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 61).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.6 real=0:00:01.0)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         3 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   961 (unrouted=62, trialRouted=899, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=61, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 274 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 274
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=903  numIgnoredNets=900
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.744000e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.744000e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.744000e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.744000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1087.02 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1087.02 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1087.02 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1087.02 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1087.02 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1087.02 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2871
[NR-eGR] metal2  (2V) length: 2.105520e+03um, number of vias: 3439
[NR-eGR] metal3  (3H) length: 3.024295e+03um, number of vias: 1125
[NR-eGR] metal4  (4V) length: 1.809080e+03um, number of vias: 65
[NR-eGR] metal5  (5H) length: 1.546200e+02um, number of vias: 52
[NR-eGR] metal6  (6V) length: 1.932850e+02um, number of vias: 3
[NR-eGR] metal7  (7H) length: 2.800000e-01um, number of vias: 1
[NR-eGR] metal8  (8V) length: 4.900000e-01um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.287570e+03um, number of vias: 7556
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.823200e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 63
[NR-eGR] metal2  (2V) length: 2.443000e+01um, number of vias: 64
[NR-eGR] metal3  (3H) length: 7.876000e+01um, number of vias: 45
[NR-eGR] metal4  (4V) length: 1.379700e+02um, number of vias: 8
[NR-eGR] metal5  (5H) length: 4.116000e+01um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.823200e+02um, number of vias: 180
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.823200e+02um, number of vias: 180
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.18 sec, Curr Mem: 1046.02 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.4)
Set FIXED routing status on 3 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   961 (unrouted=62, trialRouted=899, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=61, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.4)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'IIR' of instances=730 and nets=964 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design IIR.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1046.020M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.7)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for my_delay:both.late...
        Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
          cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
          cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
          sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=2.840fF, leaf=25.273fF, total=28.113fF
          wire lengths     : top=0.000um, trunk=27.720um, leaf=254.600um, total=282.320um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=115.360um, total=115.360um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
          Leaf  : target=0.080ns count=2 avg=0.044ns sd=0.015ns min=0.033ns max=0.055ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUF_X3: 1 
           ICGs: CLKGATETST_X1: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group MY_CLK: insertion delay [min=0.054, max=0.087, avg=0.079, sd=0.012], skew [0.033 vs 0.500], 100% {0.054, 0.087} (wid=0.005 ws=0.005) (gid=0.081 gs=0.028)
        Skew group summary eGRPC initial state:
          skew_group MY_CLK: insertion delay [min=0.054, max=0.087, avg=0.079, sd=0.012], skew [0.033 vs 0.500], 100% {0.054, 0.087} (wid=0.005 ws=0.005) (gid=0.081 gs=0.028)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
            cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
            cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
            sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
            wire capacitance : top=0.000fF, trunk=2.840fF, leaf=25.273fF, total=28.113fF
            wire lengths     : top=0.000um, trunk=27.720um, leaf=254.600um, total=282.320um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=115.360um, total=115.360um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
            Leaf  : target=0.080ns count=2 avg=0.044ns sd=0.015ns min=0.033ns max=0.055ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUF_X3: 1 
             ICGs: CLKGATETST_X1: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group MY_CLK: insertion delay [min=0.054, max=0.087, avg=0.079, sd=0.012], skew [0.033 vs 0.500], 100% {0.054, 0.087} (wid=0.005 ws=0.005) (gid=0.081 gs=0.028)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group MY_CLK: insertion delay [min=0.054, max=0.087, avg=0.079, sd=0.012], skew [0.033 vs 0.500], 100% {0.054, 0.087} (wid=0.005 ws=0.005) (gid=0.081 gs=0.028)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 3, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 3, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 2, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
            cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
            cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
            sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
            wire capacitance : top=0.000fF, trunk=2.840fF, leaf=25.273fF, total=28.113fF
            wire lengths     : top=0.000um, trunk=27.720um, leaf=254.600um, total=282.320um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=115.360um, total=115.360um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
            Leaf  : target=0.080ns count=2 avg=0.044ns sd=0.015ns min=0.033ns max=0.055ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUF_X3: 1 
             ICGs: CLKGATETST_X1: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group MY_CLK: insertion delay [min=0.054, max=0.087, avg=0.079, sd=0.012], skew [0.033 vs 0.500], 100% {0.054, 0.087} (wid=0.005 ws=0.005) (gid=0.081 gs=0.028)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group MY_CLK: insertion delay [min=0.054, max=0.087, avg=0.079, sd=0.012], skew [0.033 vs 0.500], 100% {0.054, 0.087} (wid=0.005 ws=0.005) (gid=0.081 gs=0.028)
          Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
            cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
            cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
            sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
            wire capacitance : top=0.000fF, trunk=2.840fF, leaf=25.273fF, total=28.113fF
            wire lengths     : top=0.000um, trunk=27.720um, leaf=254.600um, total=282.320um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=115.360um, total=115.360um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
            Leaf  : target=0.080ns count=2 avg=0.044ns sd=0.015ns min=0.033ns max=0.055ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUF_X3: 1 
             ICGs: CLKGATETST_X1: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group MY_CLK: insertion delay [min=0.054, max=0.087, avg=0.079, sd=0.012], skew [0.033 vs 0.500], 100% {0.054, 0.087} (wid=0.005 ws=0.005) (gid=0.081 gs=0.028)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group MY_CLK: insertion delay [min=0.054, max=0.087, avg=0.079, sd=0.012], skew [0.033 vs 0.500], 100% {0.054, 0.087} (wid=0.005 ws=0.005) (gid=0.081 gs=0.028)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 instances, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
          cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
          cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
          sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=2.840fF, leaf=25.273fF, total=28.113fF
          wire lengths     : top=0.000um, trunk=27.720um, leaf=254.600um, total=282.320um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=115.360um, total=115.360um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
          Leaf  : target=0.080ns count=2 avg=0.044ns sd=0.015ns min=0.033ns max=0.055ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUF_X3: 1 
           ICGs: CLKGATETST_X1: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group MY_CLK: insertion delay [min=0.054, max=0.087, avg=0.079, sd=0.012], skew [0.033 vs 0.500], 100% {0.054, 0.087} (wid=0.005 ws=0.005) (gid=0.081 gs=0.028)
        Skew group summary before routing clock trees:
          skew_group MY_CLK: insertion delay [min=0.054, max=0.087, avg=0.079, sd=0.012], skew [0.033 vs 0.500], 100% {0.054, 0.087} (wid=0.005 ws=0.005) (gid=0.081 gs=0.028)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:01:16 mem=1084.2M) ***
Total net bbox length = 5.879e+03 (2.604e+03 3.275e+03) (ext = 5.355e+02)
Move report: Detail placement moves 6 insts, mean move: 1.23 um, max move: 2.73 um
	Max move on inst (mult_218/U27): (30.02, 34.44) --> (31.35, 35.84)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1084.2MB
Summary Report:
Instances move: 6 (out of 730 movable)
Instances flipped: 0
Mean displacement: 1.23 um
Max displacement: 2.73 um (Instance: mult_218/U27) (30.02, 34.44) -> (31.35, 35.84)
	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
Total net bbox length = 5.888e+03 (2.605e+03 3.283e+03) (ext = 5.355e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1084.2MB
*** Finished refinePlace (0:01:16 mem=1084.2M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 61).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.7 real=0:00:01.3)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   961 (unrouted=62, trialRouted=899, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=61, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 274 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 274
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=903  numIgnoredNets=900
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 3 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.744000e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.744000e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.744000e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.744000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1084.18 MB )
[NR-eGR] Started Export route guide file ( Curr Mem: 1084.18 MB )
[NR-eGR] Finished Export route guide file ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1084.18 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1084.18 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.18 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1084.18 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.18 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1084.18 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2871
[NR-eGR] metal2  (2V) length: 2.105520e+03um, number of vias: 3439
[NR-eGR] metal3  (3H) length: 3.024295e+03um, number of vias: 1125
[NR-eGR] metal4  (4V) length: 1.809080e+03um, number of vias: 65
[NR-eGR] metal5  (5H) length: 1.546200e+02um, number of vias: 52
[NR-eGR] metal6  (6V) length: 1.932850e+02um, number of vias: 3
[NR-eGR] metal7  (7H) length: 2.800000e-01um, number of vias: 1
[NR-eGR] metal8  (8V) length: 4.900000e-01um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.287570e+03um, number of vias: 7556
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.823200e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 63
[NR-eGR] metal2  (2V) length: 2.443000e+01um, number of vias: 64
[NR-eGR] metal3  (3H) length: 7.876000e+01um, number of vias: 45
[NR-eGR] metal4  (4V) length: 1.379700e+02um, number of vias: 8
[NR-eGR] metal5  (5H) length: 4.116000e+01um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.823200e+02um, number of vias: 180
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.823200e+02um, number of vias: 180
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.13 sec, Curr Mem: 1046.18 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_369_isaserver_isa01_2023_2024_DeaGFd/.rgf8N6N8x
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.2 real=0:00:00.3)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 3 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 3 nets.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=11/21 18:46:57, mem=846.2M)

globalDetailRoute

#Start globalDetailRoute on Tue Nov 21 18:46:57 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=964)
#NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Nov 21 18:46:57 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 952 nets.
#Voltage range [0.000 - 0.000] has 11 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 852.74 (MB), peak = 954.92 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 853.13 (MB), peak = 954.92 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Tue Nov 21 18:46:58 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.84 (MB)
#Total memory = 853.24 (MB)
#Peak memory = 954.92 (MB)
#
#
#Start global routing on Tue Nov 21 18:46:58 2023
#
#
#Start global routing initialization on Tue Nov 21 18:46:58 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Nov 21 18:46:58 2023
#
#Start routing resource analysis on Tue Nov 21 18:46:58 2023
#
#Routing resource analysis is done on Tue Nov 21 18:46:58 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         405          27         870    46.67%
#  metal2         V         290          37         870     6.21%
#  metal3         H         432           0         870     0.00%
#  metal4         V         221           0         870     0.00%
#  metal5         H         215           0         870     0.00%
#  metal6         V         221           0         870     0.00%
#  metal7         H          71           0         870     0.00%
#  metal8         V          73           0         870     0.00%
#  metal9         H          29           0         870     0.00%
#  metal10        V          29           0         870     3.33%
#  --------------------------------------------------------------
#  Total                   1986       1.76%        8700     5.62%
#
#  3 nets (0.31%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Nov 21 18:46:58 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 853.63 (MB), peak = 954.92 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Tue Nov 21 18:46:58 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 853.70 (MB), peak = 954.92 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 854.75 (MB), peak = 954.92 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 854.83 (MB), peak = 954.92 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 61 (skipped).
#Total number of selected nets for routing = 3.
#Total number of unselected nets (but routable) for routing = 900 (skipped).
#Total number of nets in the design = 964.
#
#900 skipped nets do not have any wires.
#3 routable nets have only global wires.
#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3               0  
#------------------------------------------------
#        Total                  3               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3             900  
#------------------------------------------------
#        Total                  3             900  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 285 um.
#Total half perimeter of net bounding box = 145 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 13 um.
#Total wire length on LAYER metal3 = 97 um.
#Total wire length on LAYER metal4 = 136 um.
#Total wire length on LAYER metal5 = 40 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 158
#Up-Via Summary (total 158):
#           
#-----------------------
# metal1             63
# metal2             50
# metal3             37
# metal4              8
#-----------------------
#                   158 
#
#Total number of involved priority nets 3
#Maximum src to sink distance for priority net 88.7
#Average of max src_to_sink distance for priority net 44.7
#Average of ave src_to_sink distance for priority net 24.7
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.68 (MB)
#Total memory = 854.93 (MB)
#Peak memory = 954.92 (MB)
#
#Finished global routing on Tue Nov 21 18:46:59 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 854.95 (MB), peak = 954.92 (MB)
#Start Track Assignment.
#Done with 42 horizontal wires in 1 hboxes and 34 vertical wires in 1 hboxes.
#Done with 40 horizontal wires in 1 hboxes and 34 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 291 um.
#Total half perimeter of net bounding box = 145 um.
#Total wire length on LAYER metal1 = 17 um.
#Total wire length on LAYER metal2 = 11 um.
#Total wire length on LAYER metal3 = 83 um.
#Total wire length on LAYER metal4 = 136 um.
#Total wire length on LAYER metal5 = 43 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 158
#Up-Via Summary (total 158):
#           
#-----------------------
# metal1             63
# metal2             50
# metal3             37
# metal4              8
#-----------------------
#                   158 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 855.22 (MB), peak = 954.92 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 7.97 (MB)
#Total memory = 855.23 (MB)
#Peak memory = 954.92 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 20.0% of the total area was rechecked for DRC, and 64.0% required routing.
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 860.37 (MB), peak = 954.92 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 280 um.
#Total half perimeter of net bounding box = 145 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 10 um.
#Total wire length on LAYER metal3 = 89 um.
#Total wire length on LAYER metal4 = 142 um.
#Total wire length on LAYER metal5 = 38 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 175
#Up-Via Summary (total 175):
#           
#-----------------------
# metal1             63
# metal2             58
# metal3             47
# metal4              7
#-----------------------
#                   175 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 3.03 (MB)
#Total memory = 858.26 (MB)
#Peak memory = 954.92 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 3.04 (MB)
#Total memory = 858.27 (MB)
#Peak memory = 954.92 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:04
#Increased memory = 23.98 (MB)
#Total memory = 870.18 (MB)
#Peak memory = 954.92 (MB)
#Number of warnings = 1
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 21 18:47:01 2023
#
% End globalDetailRoute (date=11/21 18:47:01, total cpu=0:00:02.0, real=0:00:04.0, peak res=869.7M, current mem=869.7M)
        NanoRoute done. (took cpu=0:00:02.0 real=0:00:03.9)
      Clock detailed routing done.
Checking guided vs. routed lengths for 3 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
       10.000      20.000            1
       20.000      30.000            1
       30.000      40.000            0
       40.000      50.000            0
       50.000      60.000            0
       60.000      70.000            0
       70.000      80.000            0
       80.000      90.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below       0.000            1
       0.000      1.000            1
       1.000      2.000            1
      -------------------------------------
      

    Top 1 notable deviations of routed length from guided length
    =============================================================

    Net CTS_1 (49 terminals)
    Guided length:  max path =    85.840um, total =   216.039um
    Routed length:  max path =    86.140um, total =   221.840um
    Deviation:      max path =     0.349%,  total =     2.685%

Set FIXED routing status on 3 net(s)
Set FIXED placed status on 2 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1062.52 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 86 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 86
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 212
[NR-eGR] Read numTotalNets=903  numIgnoredNets=3
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 900 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 900 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.487600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1062.52 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1062.52 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1062.52 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1062.52 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1062.52 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1062.52 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2874
[NR-eGR] metal2  (2V) length: 2.110555e+03um, number of vias: 3443
[NR-eGR] metal3  (3H) length: 3.049335e+03um, number of vias: 1104
[NR-eGR] metal4  (4V) length: 1.806945e+03um, number of vias: 63
[NR-eGR] metal5  (5H) length: 1.485600e+02um, number of vias: 48
[NR-eGR] metal6  (6V) length: 1.941250e+02um, number of vias: 5
[NR-eGR] metal7  (7H) length: 3.080000e+00um, number of vias: 1
[NR-eGR] metal8  (8V) length: 4.900000e-01um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.313090e+03um, number of vias: 7538
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 1062.52 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.4 real=0:00:00.4)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   961 (unrouted=61, trialRouted=900, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=61, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.7 real=0:00:04.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'IIR' of instances=730 and nets=964 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design IIR.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1062.520M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.6)
  Clock tree timing engine global stage delay update for my_delay:both.late...
  Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
    cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
    cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
    sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=2.689fF, leaf=24.214fF, total=26.904fF
    wire lengths     : top=0.000um, trunk=27.695um, leaf=252.510um, total=280.205um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=115.360um, total=115.360um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUF_X3: 1 
     ICGs: CLKGATETST_X1: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group MY_CLK: insertion delay [min=0.053, max=0.086, avg=0.078, sd=0.012], skew [0.033 vs 0.500], 100% {0.053, 0.086} (wid=0.005 ws=0.005) (gid=0.080 gs=0.028)
  Skew group summary after routing clock trees:
    skew_group MY_CLK: insertion delay [min=0.053, max=0.086, avg=0.078, sd=0.012], skew [0.033 vs 0.500], 100% {0.053, 0.086} (wid=0.005 ws=0.005) (gid=0.080 gs=0.028)
  CCOpt::Phase::Routing done. (took cpu=0:00:03.0 real=0:00:05.3)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
        cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
        cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
        sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
        wire capacitance : top=0.000fF, trunk=2.689fF, leaf=24.214fF, total=26.904fF
        wire lengths     : top=0.000um, trunk=27.695um, leaf=252.510um, total=280.205um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=115.360um, total=115.360um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
        Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUF_X3: 1 
         ICGs: CLKGATETST_X1: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group MY_CLK: insertion delay [min=0.053, max=0.086, avg=0.078, sd=0.012], skew [0.033 vs 0.500], 100% {0.053, 0.086} (wid=0.005 ws=0.005) (gid=0.080 gs=0.028)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group MY_CLK: insertion delay [min=0.053, max=0.086, avg=0.078, sd=0.012], skew [0.033 vs 0.500], 100% {0.053, 0.086} (wid=0.005 ws=0.005) (gid=0.080 gs=0.028)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
        cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
        cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
        sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
        wire capacitance : top=0.000fF, trunk=2.689fF, leaf=24.214fF, total=26.904fF
        wire lengths     : top=0.000um, trunk=27.695um, leaf=252.510um, total=280.205um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=115.360um, total=115.360um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
        Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUF_X3: 1 
         ICGs: CLKGATETST_X1: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group MY_CLK: insertion delay [min=0.053, max=0.086, avg=0.078, sd=0.012], skew [0.033 vs 0.500], 100% {0.053, 0.086} (wid=0.005 ws=0.005) (gid=0.080 gs=0.028)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group MY_CLK: insertion delay [min=0.053, max=0.086, avg=0.078, sd=0.012], skew [0.033 vs 0.500], 100% {0.053, 0.086} (wid=0.005 ws=0.005) (gid=0.080 gs=0.028)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 3, nets tested: 3, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=2.689fF, leaf=24.214fF, total=26.904fF
      wire lengths     : top=0.000um, trunk=27.695um, leaf=252.510um, total=280.205um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=115.360um, total=115.360um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group MY_CLK: insertion delay [min=0.053, max=0.086, avg=0.078, sd=0.012], skew [0.033 vs 0.500], 100% {0.053, 0.086} (wid=0.005 ws=0.005) (gid=0.080 gs=0.028)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group MY_CLK: insertion delay [min=0.053, max=0.086, avg=0.078, sd=0.012], skew [0.033 vs 0.500], 100% {0.053, 0.086} (wid=0.005 ws=0.005) (gid=0.080 gs=0.028)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
        cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
        cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
        sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
        wire capacitance : top=0.000fF, trunk=2.689fF, leaf=24.214fF, total=26.904fF
        wire lengths     : top=0.000um, trunk=27.695um, leaf=252.510um, total=280.205um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=115.360um, total=115.360um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
        Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUF_X3: 1 
         ICGs: CLKGATETST_X1: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group MY_CLK: insertion delay [min=0.053, max=0.086, avg=0.078, sd=0.012], skew [0.033 vs 0.500], 100% {0.053, 0.086} (wid=0.005 ws=0.005) (gid=0.080 gs=0.028)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group MY_CLK: insertion delay [min=0.053, max=0.086, avg=0.078, sd=0.012], skew [0.033 vs 0.500], 100% {0.053, 0.086} (wid=0.005 ws=0.005) (gid=0.080 gs=0.028)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Set dirty flag on 0 instances, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   961 (unrouted=61, trialRouted=900, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=61, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for my_delay:both.late...
  Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
    cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
    cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
    sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=2.689fF, leaf=24.214fF, total=26.904fF
    wire lengths     : top=0.000um, trunk=27.695um, leaf=252.510um, total=280.205um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=115.360um, total=115.360um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUF_X3: 1 
     ICGs: CLKGATETST_X1: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group MY_CLK: insertion delay [min=0.053, max=0.086, avg=0.078, sd=0.012], skew [0.033 vs 0.500], 100% {0.053, 0.086} (wid=0.005 ws=0.005) (gid=0.080 gs=0.028)
  Skew group summary after post-conditioning:
    skew_group MY_CLK: insertion delay [min=0.053, max=0.086, avg=0.078, sd=0.012], skew [0.033 vs 0.500], 100% {0.053, 0.086} (wid=0.005 ws=0.005) (gid=0.080 gs=0.028)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.3)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                     Count    Area     Capacitance
  -----------------------------------------------------------
  Buffers                         1      1.330       1.421
  Inverters                       0      0.000       0.000
  Integrated Clock Gates          1      3.990       1.812
  Non-Integrated Clock Gates      0      0.000       0.000
  Clock Logic                     0      0.000       0.000
  All                             2      5.320       3.233
  -----------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk       27.695
  Leaf       252.510
  Total      280.205
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk         0.000
  Leaf        115.360
  Total       115.360
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------
  Type     Gate      Wire      Total
  -----------------------------------
  Top       0.000     0.000     0.000
  Trunk     3.233     2.689     5.923
  Leaf     57.620    24.214    81.834
  Total    60.853    26.904    87.757
  -----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------------
  Count    Total     Average    Std. Dev.    Min      Max
  ---------------------------------------------------------
   59      57.620     0.977       0.000      0.977    0.977
  ---------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.080       1       0.002       0.000      0.002    0.002    {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}         -
  Leaf        0.080       2       0.043       0.015      0.033    0.054    {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------------
  Name             Type      Inst     Inst Area 
                             Count    (um^2)
  ----------------------------------------------
  CLKBUF_X3        buffer      1        1.330
  CLKGATETST_X1    icg         1        3.990
  ----------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner           Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  my_delay:both.late    MY_CLK        0.053     0.086     0.033       0.500         0.005           0.004           0.078        0.012     100% {0.053, 0.086}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner           Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  my_delay:both.late    MY_CLK        0.053     0.086     0.033       0.500         0.005           0.004           0.078        0.012     100% {0.053, 0.086}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1112.23)
Total number of fetched objects 965
End delay calculation. (MEM=1139.43 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1139.43 CPU=0:00:00.2 REAL=0:00:00.0)
	Clock: MY_CLK, View: MyAnView, Ideal Latency: 0, Propagated Latency: 0.077939
	 Executing: set_clock_latency -source -early -max -rise -0.077939 [get_pins CLK]
	Clock: MY_CLK, View: MyAnView, Ideal Latency: 0, Propagated Latency: 0.077939
	 Executing: set_clock_latency -source -late -max -rise -0.077939 [get_pins CLK]
	Clock: MY_CLK, View: MyAnView, Ideal Latency: 0, Propagated Latency: 0.0815085
	 Executing: set_clock_latency -source -early -max -fall -0.0815085 [get_pins CLK]
	Clock: MY_CLK, View: MyAnView, Ideal Latency: 0, Propagated Latency: 0.0815085
	 Executing: set_clock_latency -source -late -max -fall -0.0815085 [get_pins CLK]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.5 real=0:00:00.9)
Clock DAG stats after update timingGraph:
  cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
  cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
  cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
  sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
  wire capacitance : top=0.000fF, trunk=2.689fF, leaf=24.214fF, total=26.904fF
  wire lengths     : top=0.000um, trunk=27.695um, leaf=252.510um, total=280.205um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=115.360um, total=115.360um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
  Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUF_X3: 1 
   ICGs: CLKGATETST_X1: 1 
Primary reporting skew groups after update timingGraph:
  skew_group MY_CLK: insertion delay [min=0.053, max=0.086, avg=0.078, sd=0.012], skew [0.033 vs 0.500], 100% {0.053, 0.086} (wid=0.005 ws=0.005) (gid=0.080 gs=0.028)
Skew group summary after update timingGraph:
  skew_group MY_CLK: insertion delay [min=0.053, max=0.086, avg=0.078, sd=0.012], skew [0.033 vs 0.500], 100% {0.053, 0.086} (wid=0.005 ws=0.005) (gid=0.080 gs=0.028)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.5 real=0:00:00.9)
Runtime done. (took cpu=0:00:09.5 real=0:00:18.8)
Runtime Summary
===============
Clock Runtime:  (49%) Core CTS           9.20 (Init 6.52, Construction 0.71, Implementation 0.96, eGRPC 0.59, PostConditioning 0.29, Other 0.13)
Clock Runtime:  (39%) CTS services       7.44 (RefinePlace 0.27, EarlyGlobalClock 1.11, NanoRoute 3.90, ExtractRC 2.16, TimingAnalysis 0.00)
Clock Runtime:  (10%) Other CTS          2.05 (Init 0.38, CongRepair/EGR-DP 0.78, TimingUpdate 0.89, Other 0.00)
Clock Runtime: (100%) Total             18.69

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 889.9M, totSessionCpu=0:01:19 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 894.6M, totSessionCpu=0:01:20 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1058.4M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1228.65)
Total number of fetched objects 965
End delay calculation. (MEM=1208.16 CPU=0:00:00.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1208.16 CPU=0:00:00.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:02.0 totSessionCpu=0:01:22 mem=1208.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.676  |  8.676  | 11.641  | 11.301  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   126   |   18    |    1    |   107   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.809%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:05, mem = 984.9M, totSessionCpu=0:01:22 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1140.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1140.4M) ***
*** Starting optimizing excluded clock nets MEM= 1140.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1140.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:21.9/0:03:02.9 (0.4), mem = 1140.4M
*** DrvOpt [finish] : cpu/real = 0:00:02.9/0:00:06.0 (0.5), totSession cpu/real = 0:01:24.7/0:03:08.9 (0.4), mem = 1164.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:24.8/0:03:09.0 (0.4), mem = 1164.4M
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 61 no-driver nets excluded.
*info: 3 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|               End Point                |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------+
|   0.000|   0.000|    59.81%|   0:00:00.0| 1188.5M|  MyAnView|       NA| NA                                     |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1188.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1188.5M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:06.3/0:00:12.7 (0.5), totSession cpu/real = 0:01:31.1/0:03:21.7 (0.5), mem = 1169.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:31.9/0:03:23.1 (0.5), mem = 1187.5M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 59.81
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.81%|        -|   0.020|   0.000|   0:00:00.0| 1187.5M|
|    59.69%|       12|   0.020|   0.000|   0:00:01.0| 1231.2M|
|    59.69%|        0|   0.020|   0.000|   0:00:00.0| 1231.2M|
|    59.69%|        0|   0.020|   0.000|   0:00:00.0| 1231.2M|
|    59.69%|        0|   0.020|   0.000|   0:00:01.0| 1231.2M|
|    59.69%|        0|   0.020|   0.000|   0:00:00.0| 1231.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 59.69
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.5) (real = 0:00:05.0) **
*** Starting refinePlace (0:01:34 mem=1231.2M) ***
Total net bbox length = 5.886e+03 (2.603e+03 3.283e+03) (ext = 5.355e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1231.2MB
Summary Report:
Instances move: 0 (out of 728 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.886e+03 (2.603e+03 3.283e+03) (ext = 5.355e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1231.2MB
*** Finished refinePlace (0:01:34 mem=1231.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1231.2M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1231.2M) ***
*** AreaOpt [finish] : cpu/real = 0:00:02.0/0:00:03.7 (0.5), totSession cpu/real = 0:01:33.9/0:03:26.8 (0.5), mem = 1231.2M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:05, mem=1172.09M, totSessionCpu=0:01:34).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 86 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 86
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 212
[NR-eGR] Read numTotalNets=903  numIgnoredNets=3
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 900 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 900 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.482000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1172.09 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1172.09 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1172.09 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1172.09 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1172.09 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1172.09 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2862
[NR-eGR] metal2  (2V) length: 2.100755e+03um, number of vias: 3409
[NR-eGR] metal3  (3H) length: 3.056255e+03um, number of vias: 1121
[NR-eGR] metal4  (4V) length: 1.802010e+03um, number of vias: 61
[NR-eGR] metal5  (5H) length: 1.508700e+02um, number of vias: 50
[NR-eGR] metal6  (6V) length: 2.039250e+02um, number of vias: 3
[NR-eGR] metal7  (7H) length: 2.800000e-01um, number of vias: 1
[NR-eGR] metal8  (8V) length: 4.900000e-01um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.314585e+03um, number of vias: 7507
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.34 sec, Curr Mem: 1158.58 MB )
Extraction called for design 'IIR' of instances=730 and nets=964 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design IIR.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1158.578M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1160.59)
Total number of fetched objects 965
End delay calculation. (MEM=1188.54 CPU=0:00:00.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1188.54 CPU=0:00:00.8 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:35.5/0:03:30.7 (0.5), mem = 1188.5M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.68|     0.00|       0|       0|       0|  59.69|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.68|     0.00|       0|       0|       0|  59.69| 0:00:00.0|  1239.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1239.6M) ***

*** DrvOpt [finish] : cpu/real = 0:00:01.9/0:00:04.1 (0.5), totSession cpu/real = 0:01:37.4/0:03:34.8 (0.5), mem = 1220.5M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:37 mem=1220.5M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 10.980%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1220.5M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1220.5MB
Summary Report:
Instances move: 0 (out of 728 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1220.5MB
*** Finished refinePlace (0:01:37 mem=1220.5M) ***

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'IIR' of instances=730 and nets=964 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design IIR.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1161.027M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1163.04)
Total number of fetched objects 965
End delay calculation. (MEM=1190.25 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1190.25 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:03.0 totSessionCpu=0:01:39 mem=1190.2M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:19, real = 0:00:41, mem = 991.3M, totSessionCpu=0:01:39 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.677  |  8.677  | 11.641  | 11.301  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   126   |   18    |    1    |   107   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.687%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:50, mem = 994.0M, totSessionCpu=0:01:39 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 6 warning(s), 0 error(s)

#% End ccopt_design (date=11/21 18:47:53, total cpu=0:00:29.7, real=0:01:09, peak res=1002.5M, current mem=911.3M)
<CMD> report_ccopt_clock_trees
Clock tree timing engine global stage delay update for my_delay:both.early...
Clock tree timing engine global stage delay update for my_delay:both.early done. (took cpu=0:00:00.0 real=0:00:00.1)
Clock tree timing engine global stage delay update for my_delay:both.late...
Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Clock DAG stats:
================

-----------------------------------------------------------
Cell type                     Count    Area     Capacitance
-----------------------------------------------------------
Buffers                         1      1.330       1.421
Inverters                       0      0.000       0.000
Integrated Clock Gates          1      3.990       1.812
Non-Integrated Clock Gates      0      0.000       0.000
Clock Logic                     0      0.000       0.000
All                             2      5.320       3.233
-----------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk       27.695
Leaf       252.510
Total      280.205
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top           0.000
Trunk         0.000
Leaf        115.360
Total       115.360
-----------------------


Clock DAG capacitances:
=======================

-----------------------------------
Type     Gate      Wire      Total
-----------------------------------
Top       0.000     0.000     0.000
Trunk     3.233     2.694     5.927
Leaf     57.620    24.220    81.840
Total    60.853    26.915    87.768
-----------------------------------


Clock DAG sink capacitances:
============================

---------------------------------------------------------
Count    Total     Average    Std. Dev.    Min      Max
---------------------------------------------------------
 59      57.620     0.977       0.000      0.977    0.977
---------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.080       1       0.002       0.000      0.002    0.002    {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}         -
Leaf        0.080       2       0.043       0.015      0.033    0.054    {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

----------------------------------------------
Name             Type      Inst     Inst Area 
                           Count    (um^2)
----------------------------------------------
CLKBUF_X3        buffer      1        1.330
CLKGATETST_X1    icg         1        3.990
----------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-----------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire    Gate    Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap     cap     
                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (fF)    (fF)    
                                                                (Ohms)                                  
-----------------------------------------------------------------------------------------------------------------------
MY_CLK        1     1     0      0       2        48    86.14     2569.23      5.320    26.915  60.853  CLK
-----------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
MY_CLK           0             0             0            0           0          0        59        0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

-------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max     Max          Standard   Wire    Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length  Source-sink  cell area  cap     cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)    Resistance   (um^2)     (fF)    (fF)
                                                                       (Ohms)                          
-------------------------------------------------------------------------------------------------------------
  1     1     0      0       2         2        48     29.5    86.140    256.923      5.320    26.915  60.853
-------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        59        0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)   14.630    42.775   86.140  31.114
Source-sink manhattan distance (um)  15.420    37.870   70.940  23.878
Source-sink resistance (Ohm)         63.690   134.908  256.923  86.679
-----------------------------------------------------------------------

Transition distribution for half-corner my_delay:both.late:
===========================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.080       1       0.002       0.000      0.002    0.002    {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}         -
Leaf        0.080       2       0.043       0.015      0.033    0.054    {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
MY_CLK              0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: MY_CLK:
==============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 1
Minimum clock gating depth : 1
Maximum clock gating depth : 1
Clock gate area (um^2)     : 3.990

Clock Tree Buffering Structure (Logical):

# Buffers             : 1
# Inverters           : 0
  Total               : 1
Minimum depth         : 1
Maximum depth         : 1
Buffering area (um^2) : 1.330

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     1      48        0       0       0         0         0
  1      0      11        0       0       0         0         0
-----------------------------------------------------------------
Total    1      59        0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

------------------------------------------------------------------------------------------------------------------------------
Timing Corner        Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                     Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
------------------------------------------------------------------------------------------------------------------------------
my_delay:both.early     0.054          0.053         0.002          0.002      ignored          -      ignored          -
my_delay:both.late      0.054          0.053         0.002          0.002      explicit      0.080     explicit      0.080
------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.


<CMD> report_ccopt_skew_groups
Clock tree timing engine global stage delay update for my_delay:both.early...
Clock tree timing engine global stage delay update for my_delay:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for my_delay:both.late...
Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

-----------------------------------------------------------------
Skew Group    Sources    Constrained Sinks    Unconstrained Sinks
-----------------------------------------------------------------
MY_CLK           1              59                     0
-----------------------------------------------------------------

Skew Group Summary:
===================

----------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner          Skew Group    ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
----------------------------------------------------------------------------------------------------------------------------------------------------------------
my_delay:both.early    MY_CLK            -        0.053     0.085     0.078        0.012       ignored                  -         0.033              -
my_delay:both.late     MY_CLK        none         0.053     0.086     0.078        0.012       explicit             0.500         0.033    100% {0.053, 0.086}
----------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

-------------------------------------------------------------------------
Timing Corner          Skew Group    Min ID    PathID    Max ID    PathID
-------------------------------------------------------------------------
my_delay:both.early    MY_CLK        0.053       1       0.085       2
-    min U_SN_REG_data_out_reg_8_/CK
-    max B1_IN_REG_data_out_reg_8_/CK
my_delay:both.late     MY_CLK        0.053       3       0.086       4
-    min U_SN_REG_data_out_reg_2_/CK
-    max B1_IN_REG_data_out_reg_8_/CK
-------------------------------------------------------------------------

Timing for timing corner my_delay:both.early, min clock_path:
=============================================================

PathID    : 1
Path type : skew group MY_CLK (path 1 of 1)
Start     : CLK
End       : U_SN_REG_data_out_reg_8_/CK
Delay     : 0.053

----------------------------------------------------------------------------------------------------
Name  Lib cell       Event  Incr   Arrival  Slew   Cap     Location         Distance  Fanout  Status
                            (ns)   (ns)     (ns)   (fF)                     (um)              
-- Clockpath trace ---------------------------------------------------------------------------------
CLK
-     -              rise   -       0.000   0.002   5.927  (32.585,60.480)  -            2    
clk_gate_U_SN_REG_data_out_reg/latch/CK
-     CLKGATETST_X1  rise   0.000   0.000   0.002  -       (29.275,36.540)   27.250   -       
clk_gate_U_SN_REG_data_out_reg/latch/GCK
-     CLKGATETST_X1  rise   0.052   0.053   0.033  13.912  (28.645,36.890)    0.980     11    
U_SN_REG_data_out_reg_8_/CK
-     DFFR_X1        rise   0.000   0.053   0.033  -       (28.295,28.420)    8.820   -       
----------------------------------------------------------------------------------------------------

Timing for timing corner my_delay:both.early, max clock_path:
=============================================================

PathID    : 2
Path type : skew group MY_CLK (path 1 of 1)
Start     : CLK
End       : B1_IN_REG_data_out_reg_6_/CK
Delay     : 0.085

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap     Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (fF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.002   5.927  (32.585,60.480)  -            2    
CTS_ccl_a_buf_00003/A
-     CLKBUF_X3  rise   0.000   0.000   0.002  -       (29.890,54.565)    8.610   -       
CTS_ccl_a_buf_00003/Z
-     CLKBUF_X3  rise   0.080   0.081   0.054  67.928  (30.255,54.220)    0.710     48    
B1_IN_REG_data_out_reg_6_/CK
-     DFFR_X1    rise   0.005   0.085   0.054  -       (43.115,8.820)    58.260   -       
------------------------------------------------------------------------------------------------

Timing for timing corner my_delay:both.late, min clock_path:
============================================================

PathID    : 3
Path type : skew group MY_CLK (path 1 of 1)
Start     : CLK
End       : U_SN_REG_data_out_reg_2_/CK
Delay     : 0.053

----------------------------------------------------------------------------------------------------
Name  Lib cell       Event  Incr   Arrival  Slew   Cap     Location         Distance  Fanout  Status
                            (ns)   (ns)     (ns)   (fF)                     (um)              
-- Clockpath trace ---------------------------------------------------------------------------------
CLK
-     -              rise   -       0.000   0.002   5.927  (32.585,60.480)  -            2    
clk_gate_U_SN_REG_data_out_reg/latch/CK
-     CLKGATETST_X1  rise   0.000   0.000   0.002  -       (29.275,36.540)   27.250   -       
clk_gate_U_SN_REG_data_out_reg/latch/GCK
-     CLKGATETST_X1  rise   0.052   0.053   0.033  13.912  (28.645,36.890)    0.980     11    
U_SN_REG_data_out_reg_2_/CK
-     DFFR_X1        rise   0.000   0.053   0.033  -       (26.395,34.020)    5.120   -       
----------------------------------------------------------------------------------------------------

Timing for timing corner my_delay:both.late, max clock_path:
============================================================

PathID    : 4
Path type : skew group MY_CLK (path 1 of 1)
Start     : CLK
End       : B1_IN_REG_data_out_reg_6_/CK
Delay     : 0.086

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap     Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (fF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.002   5.927  (32.585,60.480)  -            2    
CTS_ccl_a_buf_00003/A
-     CLKBUF_X3  rise   0.000   0.000   0.002  -       (29.890,54.565)    8.610   -       
CTS_ccl_a_buf_00003/Z
-     CLKBUF_X3  rise   0.080   0.081   0.054  67.928  (30.255,54.220)    0.710     48    
B1_IN_REG_data_out_reg_6_/CK
-     DFFR_X1    rise   0.005   0.086   0.054  -       (43.115,8.820)    58.260   -       
------------------------------------------------------------------------------------------------


<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 911.6M, totSessionCpu=0:01:40 **
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -activeSetupViews                        { MyAnView }
setOptMode -autoSetupViews                          { MyAnView}
setOptMode -autoTDGRSetupViews                      { MyAnView}
setOptMode -drcMargin                               0
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -usefulSkew                         true
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 917.4M, totSessionCpu=0:01:40 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1113.4M)
Compute RC Scale Done ...

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.677  |  8.677  | 11.641  | 11.301  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   126   |   18    |    1    |   107   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.687%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:03, mem = 992.1M, totSessionCpu=0:01:41 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1172.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1172.9M) ***
*** Starting optimizing excluded clock nets MEM= 1172.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1172.9M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:41.1/0:03:51.9 (0.4), mem = 1172.9M
*** DrvOpt [finish] : cpu/real = 0:00:02.9/0:00:04.7 (0.6), totSession cpu/real = 0:01:44.0/0:03:56.6 (0.4), mem = 1180.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:44.1/0:03:56.8 (0.4), mem = 1180.9M
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 61 no-driver nets excluded.
*info: 3 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|               End Point                |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------+
|   0.000|   0.000|    59.69%|   0:00:00.0| 1199.9M|  MyAnView|       NA| NA                                     |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1199.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1199.9M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:06.4/0:00:16.4 (0.4), totSession cpu/real = 0:01:50.5/0:04:13.1 (0.4), mem = 1180.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:51.3/0:04:14.9 (0.4), mem = 1198.0M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 59.69
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.69%|        -|   0.020|   0.000|   0:00:00.0| 1198.0M|
|    59.69%|        0|   0.020|   0.000|   0:00:01.0| 1218.5M|
|    59.69%|        0|   0.020|   0.000|   0:00:00.0| 1218.5M|
|    59.69%|        0|   0.020|   0.000|   0:00:00.0| 1218.5M|
|    59.69%|        0|   0.020|   0.000|   0:00:00.0| 1218.5M|
|    59.69%|        0|   0.020|   0.000|   0:00:00.0| 1218.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 59.69
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:03.0) **
*** Starting refinePlace (0:01:52 mem=1218.5M) ***
Total net bbox length = 5.886e+03 (2.603e+03 3.283e+03) (ext = 5.355e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1218.5MB
Summary Report:
Instances move: 0 (out of 728 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.886e+03 (2.603e+03 3.283e+03) (ext = 5.355e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1218.5MB
*** Finished refinePlace (0:01:52 mem=1218.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1218.5M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=1218.5M) ***
*** AreaOpt [finish] : cpu/real = 0:00:01.2/0:00:02.4 (0.5), totSession cpu/real = 0:01:52.5/0:04:17.3 (0.4), mem = 1218.5M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:04, mem=1180.46M, totSessionCpu=0:01:52).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 86 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 86
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 212
[NR-eGR] Read numTotalNets=903  numIgnoredNets=3
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 900 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 900 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.482000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1180.46 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1180.46 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1180.46 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1180.46 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1180.46 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1180.46 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 2862
[NR-eGR] metal2  (2V) length: 2.100755e+03um, number of vias: 3409
[NR-eGR] metal3  (3H) length: 3.056255e+03um, number of vias: 1121
[NR-eGR] metal4  (4V) length: 1.802010e+03um, number of vias: 61
[NR-eGR] metal5  (5H) length: 1.508700e+02um, number of vias: 50
[NR-eGR] metal6  (6V) length: 2.039250e+02um, number of vias: 3
[NR-eGR] metal7  (7H) length: 2.800000e-01um, number of vias: 1
[NR-eGR] metal8  (8V) length: 4.900000e-01um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.314585e+03um, number of vias: 7507
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.27 sec, Curr Mem: 1166.95 MB )
Extraction called for design 'IIR' of instances=730 and nets=964 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design IIR.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1166.949M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1168.96)
Total number of fetched objects 965
End delay calculation. (MEM=1196.17 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1196.17 CPU=0:00:00.7 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:54.0/0:04:20.7 (0.4), mem = 1196.2M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.68|     0.00|       0|       0|       0|  59.69|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.68|     0.00|       0|       0|       0|  59.69| 0:00:00.0|  1247.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1247.3M) ***

*** DrvOpt [finish] : cpu/real = 0:00:01.9/0:00:03.3 (0.6), totSession cpu/real = 0:01:55.9/0:04:24.0 (0.4), mem = 1228.2M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:56 mem=1228.2M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 10.980%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1228.2M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1228.2MB
Summary Report:
Instances move: 0 (out of 728 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1228.2MB
*** Finished refinePlace (0:01:56 mem=1228.2M) ***

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'IIR' of instances=730 and nets=964 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design IIR.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1167.660M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1169.68)
Total number of fetched objects 965
End delay calculation. (MEM=1196.88 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1196.88 CPU=0:00:00.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:02.0 totSessionCpu=0:01:57 mem=1196.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:18, real = 0:00:38, mem = 995.3M, totSessionCpu=0:01:57 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.677  |  8.677  | 11.641  | 11.301  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   126   |   18    |    1    |   107   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.687%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:44, mem = 998.0M, totSessionCpu=0:01:58 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 915.4M, totSessionCpu=0:01:58 **
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -activeSetupViews                        { MyAnView }
setOptMode -autoSetupViews                          { MyAnView}
setOptMode -autoTDGRSetupViews                      { MyAnView}
setOptMode -drcMargin                               0
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -usefulSkew                         true
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 920.6M, totSessionCpu=0:01:59 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1116.9M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:00 mem=1265.4M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_369_isaserver_isa01_2023_2024_DeaGFd/opt_timing_graph_aSqivO/timingGraph.tgz -dir /tmp/innovus_temp_369_isaserver_isa01_2023_2024_DeaGFd/opt_timing_graph_aSqivO -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1253.84)
Total number of fetched objects 965
End delay calculation. (MEM=1233.35 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1233.35 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:02:01 mem=1233.3M)

Active hold views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:01.6 real=0:00:04.0 totSessionCpu=0:02:01 mem=1248.6M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.7 real=0:00:04.0 totSessionCpu=0:02:01 mem=1248.6M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_369_isaserver_isa01_2023_2024_DeaGFd/opt_timing_graph_aSqivO/timingGraph.tgz -dir /tmp/innovus_temp_369_isaserver_isa01_2023_2024_DeaGFd/opt_timing_graph_aSqivO -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:02.7 real=0:00:07.0 totSessionCpu=0:02:02 mem=1260.6M ***

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: MyAnView

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView
Hold views included:
 MyAnView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.677  |  8.677  | 11.641  | 11.301  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   126   |   18    |    1    |   107   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.024  |  0.143  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   19    |   18    |    1    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.687%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:12, mem = 1061.8M, totSessionCpu=0:02:03 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:03.2/0:04:45.2 (0.4), mem = 1248.6M
*info: Run optDesign holdfix with 1 thread.
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.1 (0.3), totSession cpu/real = 0:02:03.2/0:04:45.2 (0.4), mem = 1249.6M

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:13, mem = 1063.6M, totSessionCpu=0:02:03 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_369_isaserver_isa01_2023_2024_DeaGFd/opt_timing_graph_s74UJp/timingGraph.tgz -dir /tmp/innovus_temp_369_isaserver_isa01_2023_2024_DeaGFd/opt_timing_graph_s74UJp -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1268.66)
Total number of fetched objects 965
End delay calculation. (MEM=1248.91 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1248.91 CPU=0:00:00.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:03.0 totSessionCpu=0:02:05 mem=1248.9M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_369_isaserver_isa01_2023_2024_DeaGFd/opt_timing_graph_s74UJp/timingGraph.tgz -dir /tmp/innovus_temp_369_isaserver_isa01_2023_2024_DeaGFd/opt_timing_graph_s74UJp -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 
Hold views included:
 MyAnView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.677  |  8.677  | 11.641  | 11.301  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   126   |   18    |    1    |   107   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.024  |  0.143  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   19    |   18    |    1    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.687%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:27, mem = 1065.1M, totSessionCpu=0:02:06 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=11/21 18:49:05, mem=982.4M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 982.43 (MB), peak = 1100.76 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1172.6M, init mem=1189.4M)
*info: Placed = 730            (Fixed = 2)
*info: Unplaced = 0           
Placement Density:59.69%(1560/2614)
Placement Density (including fixed std cells):59.69%(1560/2614)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1189.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (3) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1189.4M) ***
% Begin globalDetailRoute (date=11/21 18:49:05, mem=983.7M)

globalDetailRoute

#Start globalDetailRoute on Tue Nov 21 18:49:06 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=964)
#NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
#Start routing data preparation on Tue Nov 21 18:49:06 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 952 nets.
#Voltage range [0.000 - 0.000] has 11 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 985.73 (MB), peak = 1100.76 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 985.73 (MB), peak = 1100.76 (MB)
#
#Finished routing data preparation on Tue Nov 21 18:49:06 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 3.90 (MB)
#Total memory = 985.73 (MB)
#Peak memory = 1100.76 (MB)
#
#
#Start global routing on Tue Nov 21 18:49:06 2023
#
#
#Start global routing initialization on Tue Nov 21 18:49:06 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Nov 21 18:49:06 2023
#
#Start routing resource analysis on Tue Nov 21 18:49:06 2023
#
#Routing resource analysis is done on Tue Nov 21 18:49:06 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         405          27         870    46.67%
#  metal2         V         290          37         870     6.21%
#  metal3         H         432           0         870     0.00%
#  metal4         V         221           0         870     0.00%
#  metal5         H         215           0         870     0.00%
#  metal6         V         221           0         870     0.00%
#  metal7         H          71           0         870     0.00%
#  metal8         V          73           0         870     0.00%
#  metal9         H          29           0         870     0.00%
#  metal10        V          29           0         870     3.33%
#  --------------------------------------------------------------
#  Total                   1986       1.76%        8700     5.62%
#
#  3 nets (0.31%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Nov 21 18:49:06 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 985.86 (MB), peak = 1100.76 (MB)
#
#
#Global routing initialization is done on Tue Nov 21 18:49:06 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 985.86 (MB), peak = 1100.76 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 986.51 (MB), peak = 1100.76 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 986.51 (MB), peak = 1100.76 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 61 (skipped).
#Total number of routable nets = 903.
#Total number of nets in the design = 964.
#
#900 routable nets have only global wires.
#3 routable nets have only detail routed wires.
#3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             900  
#-----------------------------
#        Total             900  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3             900  
#------------------------------------------------
#        Total                  3             900  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2        1(0.12%)      0(0.00%)      1(0.12%)   (0.25%)
#  metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      1(0.01%)      0(0.00%)      1(0.01%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.02% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |             40.00 |             40.00 |     5.59    11.20    56.00    50.40 |
[hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal1)    40.00 | (metal1)    40.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 6226 um.
#Total half perimeter of net bounding box = 6915 um.
#Total wire length on LAYER metal1 = 55 um.
#Total wire length on LAYER metal2 = 2674 um.
#Total wire length on LAYER metal3 = 2696 um.
#Total wire length on LAYER metal4 = 745 um.
#Total wire length on LAYER metal5 = 46 um.
#Total wire length on LAYER metal6 = 10 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4497
#Up-Via Summary (total 4497):
#           
#-----------------------
# metal1           2803
# metal2           1448
# metal3            230
# metal4             11
# metal5              3
# metal6              1
# metal7              1
#-----------------------
#                  4497 
#
#Max overcon = 3 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 0.79 (MB)
#Total memory = 986.52 (MB)
#Peak memory = 1100.76 (MB)
#
#Finished global routing on Tue Nov 21 18:49:07 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 986.52 (MB), peak = 1100.76 (MB)
#Start Track Assignment.
#Done with 899 horizontal wires in 1 hboxes and 1112 vertical wires in 1 hboxes.
#Done with 182 horizontal wires in 1 hboxes and 261 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1        51.60 	  0.14%  	  0.00% 	  0.00%
# metal2      2669.27 	  0.09%  	  0.00% 	  0.00%
# metal3      2594.24 	  0.03%  	  0.00% 	  0.00%
# metal4       607.67 	  0.02%  	  0.00% 	  0.02%
# metal5         9.13 	  0.00%  	  0.00% 	  0.00%
# metal6        10.71 	  0.00%  	  0.00% 	  0.00%
# metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        5942.61  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 6699 um.
#Total half perimeter of net bounding box = 6915 um.
#Total wire length on LAYER metal1 = 377 um.
#Total wire length on LAYER metal2 = 2646 um.
#Total wire length on LAYER metal3 = 2859 um.
#Total wire length on LAYER metal4 = 760 um.
#Total wire length on LAYER metal5 = 47 um.
#Total wire length on LAYER metal6 = 11 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4497
#Up-Via Summary (total 4497):
#           
#-----------------------
# metal1           2803
# metal2           1448
# metal3            230
# metal4             11
# metal5              3
# metal6              1
# metal7              1
#-----------------------
#                  4497 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 986.55 (MB), peak = 1100.76 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 4.74 (MB)
#Total memory = 986.55 (MB)
#Peak memory = 1100.76 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#12 out of 730 instances (1.6%) need to be verified(marked ipoed), dirty area = 0.4%.
#33.8% of the total area is being checked for drcs
#33.8% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:13, memory = 990.78 (MB), peak = 1100.76 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 7051 um.
#Total half perimeter of net bounding box = 6915 um.
#Total wire length on LAYER metal1 = 314 um.
#Total wire length on LAYER metal2 = 3328 um.
#Total wire length on LAYER metal3 = 2673 um.
#Total wire length on LAYER metal4 = 680 um.
#Total wire length on LAYER metal5 = 45 um.
#Total wire length on LAYER metal6 = 7 um.
#Total wire length on LAYER metal7 = 1 um.
#Total wire length on LAYER metal8 = 4 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4803
#Up-Via Summary (total 4803):
#           
#-----------------------
# metal1           2855
# metal2           1726
# metal3            206
# metal4             11
# metal5              3
# metal6              1
# metal7              1
#-----------------------
#                  4803 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:07
#Elapsed time = 00:00:13
#Increased memory = 2.10 (MB)
#Total memory = 988.66 (MB)
#Peak memory = 1100.76 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 990.55 (MB), peak = 1100.76 (MB)
#CELL_VIEW IIR,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Nov 21 18:49:24 2023
#
#
#Start Post Route Wire Spread.
#Done with 232 horizontal wires in 2 hboxes and 143 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 7180 um.
#Total half perimeter of net bounding box = 6915 um.
#Total wire length on LAYER metal1 = 317 um.
#Total wire length on LAYER metal2 = 3372 um.
#Total wire length on LAYER metal3 = 2740 um.
#Total wire length on LAYER metal4 = 694 um.
#Total wire length on LAYER metal5 = 45 um.
#Total wire length on LAYER metal6 = 7 um.
#Total wire length on LAYER metal7 = 1 um.
#Total wire length on LAYER metal8 = 4 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4803
#Up-Via Summary (total 4803):
#           
#-----------------------
# metal1           2855
# metal2           1726
# metal3            206
# metal4             11
# metal5              3
# metal6              1
# metal7              1
#-----------------------
#                  4803 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 990.73 (MB), peak = 1100.76 (MB)
#CELL_VIEW IIR,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 990.73 (MB), peak = 1100.76 (MB)
#CELL_VIEW IIR,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 7180 um.
#Total half perimeter of net bounding box = 6915 um.
#Total wire length on LAYER metal1 = 317 um.
#Total wire length on LAYER metal2 = 3372 um.
#Total wire length on LAYER metal3 = 2740 um.
#Total wire length on LAYER metal4 = 694 um.
#Total wire length on LAYER metal5 = 45 um.
#Total wire length on LAYER metal6 = 7 um.
#Total wire length on LAYER metal7 = 1 um.
#Total wire length on LAYER metal8 = 4 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4803
#Up-Via Summary (total 4803):
#           
#-----------------------
# metal1           2855
# metal2           1726
# metal3            206
# metal4             11
# metal5              3
# metal6              1
# metal7              1
#-----------------------
#                  4803 
#
#detailRoute Statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:19
#Increased memory = 2.05 (MB)
#Total memory = 988.61 (MB)
#Peak memory = 1100.76 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:21
#Increased memory = -22.28 (MB)
#Total memory = 961.37 (MB)
#Peak memory = 1100.76 (MB)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 21 18:49:26 2023
#
% End globalDetailRoute (date=11/21 18:49:26, total cpu=0:00:10.2, real=0:00:20.0, peak res=983.7M, current mem=959.7M)
#Default setup view is reset to MyAnView.
#Default setup view is reset to MyAnView.
#routeDesign: cpu time = 00:00:10, elapsed time = 00:00:22, memory = 938.99 (MB), peak = 1100.76 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

#% End routeDesign (date=11/21 18:49:27, total cpu=0:00:10.5, real=0:00:22.0, peak res=983.7M, current mem=939.0M)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 939.0M, totSessionCpu=0:02:17 **
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -maxSkew                                      false
setUsefulSkewMode -noBoundary                                   false
setUsefulSkewMode -useCells                                     {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1}
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setOptMode -activeHoldViews                                     { MyAnView }
setOptMode -activeSetupViews                                    { MyAnView }
setOptMode -autoHoldViews                                       { MyAnView}
setOptMode -autoSetupViews                                      { MyAnView}
setOptMode -autoTDGRSetupViews                                  { MyAnView}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:01, real = 0:00:04, mem = 901.7M, totSessionCpu=0:02:19 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1112.2M, init mem=1112.2M)
*info: Placed = 730            (Fixed = 2)
*info: Unplaced = 0           
Placement Density:59.69%(1560/2614)
Placement Density (including fixed std cells):59.69%(1560/2614)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1112.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'IIR' of instances=730 and nets=964 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design IIR.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_369_isaserver_isa01_2023_2024_DeaGFd/IIR_369_qaQP1p.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1105.2M)
Extracted 10.0185% (CPU Time= 0:00:00.3  MEM= 1166.9M)
Extracted 20.0227% (CPU Time= 0:00:00.3  MEM= 1166.9M)
Extracted 30.027% (CPU Time= 0:00:00.3  MEM= 1166.9M)
Extracted 40.0171% (CPU Time= 0:00:00.4  MEM= 1166.9M)
Extracted 50.0213% (CPU Time= 0:00:00.4  MEM= 1166.9M)
Extracted 60.0256% (CPU Time= 0:00:00.4  MEM= 1166.9M)
Extracted 70.0156% (CPU Time= 0:00:00.4  MEM= 1166.9M)
Extracted 80.0199% (CPU Time= 0:00:00.4  MEM= 1166.9M)
Extracted 90.0242% (CPU Time= 0:00:00.4  MEM= 1166.9M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1166.9M)
Number of Extracted Resistors     : 11840
Number of Extracted Ground Cap.   : 12729
Number of Extracted Coupling Cap. : 26472
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1134.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.8  Real Time: 0:00:05.0  MEM: 1134.863M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Hold views
AAE DB initialization (MEM=1142.4 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1142.4)
Total number of fetched objects 965
End delay calculation. (MEM=1204.89 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1177.81 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:02.0 totSessionCpu=0:02:22 mem=1177.8M)
Done building cte hold timing graph (HoldAware) cpu=0:00:01.3 real=0:00:03.0 totSessionCpu=0:02:22 mem=1177.8M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1173.35)
Total number of fetched objects 965
AAE_INFO-618: Total number of nets in the design is 964,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1169.69 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1169.69 CPU=0:00:01.1 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1169.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1169.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1116.81)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 965. 
Total number of fetched objects 965
AAE_INFO-618: Total number of nets in the design is 964,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1157.96 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1157.96 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:03.0 totSessionCpu=0:02:24 mem=1158.0M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.744  |  8.744  | 11.722  | 11.305  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   126   |   18    |    1    |   107   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.687%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:15, mem = 938.5M, totSessionCpu=0:02:24 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   961 (unrouted=61, trialRouted=0, noStatus=0, routed=900, fixed=0, [crossesIlmBoundary=0, tooFewTerms=61, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 2 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one object
    cell_density is set for at least one object
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    route_type is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_skew is set for at least one object
    target_skew_wire is set for at least one object
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree MY_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
    Clock tree balancer configuration for clock_tree MY_CLK:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
      Inverters:   
      Clock gates: CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 2614.248um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner my_delay:both, late and power domain auto-default:
      Slew time target (leaf):    0.080ns
      Slew time target (trunk):   0.080ns
      Slew time target (top):     0.080ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.047ns
      Buffer max distance: 596.721um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=my_delay:both.late, optimalDrivingDistance=596.721um, saturatedSlew=0.068ns, speed=4381.212um per ns, cellArea=2.229um^2 per 1000um}
      Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=my_delay:both.late, optimalDrivingDistance=720.125um, saturatedSlew=0.063ns, speed=5688.191um per ns, cellArea=10.712um^2 per 1000um}
      Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=my_delay:both.late, optimalDrivingDistance=697.375um, saturatedSlew=0.060ns, speed=5899.958um per ns, cellArea=9.917um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group MY_CLK:
      Sources:                     pin CLK
      Total number of sinks:       59
      Delay constrained sinks:     59
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner my_delay:both.late:
      Skew target:                 0.500ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group MY_CLK with 59 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=115.360um, total=115.360um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    
    Distribution of half-perimeter wire length by ICG depth:
    
    -------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    -------------------------------------------------------------------------
       0          0         2      [min=18, max=97, avg=58, sd=56, total=115]
       0          1         1      [min=29, max=29, avg=29, sd=0, total=29]
    -------------------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:02.1 real=0:00:04.7)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'clk_gate_U_SN_REG_data_out_reg/TE' is not routed.
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for my_delay:both.late...
  Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
    cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
    cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
    sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=2.653fF, leaf=23.593fF, total=26.246fF
    wire lengths     : top=0.000um, trunk=27.695um, leaf=252.510um, total=280.205um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=115.360um, total=115.360um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUF_X3: 1 
     ICGs: CLKGATETST_X1: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.MY_CLK: unconstrained
  Skew group summary PRO initial state:
    skew_group MY_CLK: insertion delay [min=0.053, max=0.082, avg=0.075, sd=0.011], skew [0.029 vs 0.500], 100% {0.053, 0.082} (wid=0.005 ws=0.005) (gid=0.077 gs=0.024)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.1)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
      cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
      sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=2.653fF, leaf=23.593fF, total=26.246fF
      wire lengths     : top=0.000um, trunk=27.695um, leaf=252.510um, total=280.205um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=115.360um, total=115.360um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X1: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.MY_CLK: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group MY_CLK: insertion delay [min=0.053, max=0.082, avg=0.075, sd=0.011], skew [0.029 vs 0.500], 100% {0.053, 0.082} (wid=0.005 ws=0.005) (gid=0.077 gs=0.024)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 instances, 0 nets
  Clock tree timing engine global stage delay update for my_delay:both.late...
  Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=1, i=0, icg=1, nicg=0, l=0, total=2
    cell areas       : b=1.330um^2, i=0.000um^2, icg=3.990um^2, nicg=0.000um^2, l=0.000um^2, total=5.320um^2
    cell capacitance : b=1.421fF, i=0.000fF, icg=1.812fF, nicg=0.000fF, l=0.000fF, total=3.233fF
    sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=2.653fF, leaf=23.593fF, total=26.246fF
    wire lengths     : top=0.000um, trunk=27.695um, leaf=252.510um, total=280.205um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=115.360um, total=115.360um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.080ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Leaf  : target=0.080ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {1 <= 0.048ns, 1 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUF_X3: 1 
     ICGs: CLKGATETST_X1: 1 
  Primary reporting skew groups PRO final:
    skew_group default.MY_CLK: unconstrained
  Skew group summary PRO final:
    skew_group MY_CLK: insertion delay [min=0.053, max=0.082, avg=0.075, sd=0.011], skew [0.029 vs 0.500], 100% {0.053, 0.082} (wid=0.005 ws=0.005) (gid=0.077 gs=0.024)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   961 (unrouted=61, trialRouted=0, noStatus=0, routed=900, fixed=0, [crossesIlmBoundary=0, tooFewTerms=61, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:02.2 real=0:00:05.2)
**INFO: Start fixing DRV (Mem = 1142.12M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:26.7/0:05:42.3 (0.4), mem = 1142.1M
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     8.74|     0.00|       0|       0|       0|  59.69|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     8.74|     0.00|       0|       0|       0|  59.69| 0:00:00.0|  1335.0M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1335.0M) ***

*** DrvOpt [finish] : cpu/real = 0:00:03.6/0:00:07.4 (0.5), totSession cpu/real = 0:02:30.3/0:05:49.8 (0.4), mem = 1315.9M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:13, real = 0:00:28, mem = 1028.3M, totSessionCpu=0:02:30 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1236.94M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.06min real=0.12min mem=1236.9M)                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.744  |  8.744  | 11.723  | 11.305  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   126   |   18    |    1    |   107   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.687%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:28, mem = 1028.3M, totSessionCpu=0:02:30 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:13, real = 0:00:28, mem = 1028.4M, totSessionCpu=0:02:30 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1227.41M, totSessionCpu=0:02:31).
**optDesign ... cpu = 0:00:13, real = 0:00:28, mem = 1028.4M, totSessionCpu=0:02:31 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : 8.744 ns

Start Layer Assignment ...
WNS(8.744ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)

Select 0 cadidates out of 964.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 8.744 ns

Start Layer Assignment ...
WNS(8.744ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)

Select 0 cadidates out of 964.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.744  |  8.744  | 11.723  | 11.305  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   126   |   18    |    1    |   107   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.687%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:29, mem = 950.7M, totSessionCpu=0:02:31 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:02:31 mem=1163.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1163.3MB
Summary Report:
Instances move: 0 (out of 728 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1163.3MB
*** Finished refinePlace (0:02:31 mem=1163.3M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#Start globalDetailRoute on Tue Nov 21 18:49:57 2023
#
#num needed restored net=0
#need_extraction net=0 (total=964)
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Nov 21 18:49:57 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 952 nets.
#Voltage range [0.000 - 0.000] has 11 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 949.57 (MB), peak = 1100.76 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 949.57 (MB), peak = 1100.76 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Nov 21 18:49:57 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.86 (MB)
#Total memory = 949.57 (MB)
#Peak memory = 1100.76 (MB)
#
#
#Start global routing on Tue Nov 21 18:49:57 2023
#
#
#Start global routing initialization on Tue Nov 21 18:49:57 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.94 (MB)
#Total memory = 949.57 (MB)
#Peak memory = 1100.76 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 951.71 (MB), peak = 1100.76 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 7180 um.
#Total half perimeter of net bounding box = 6915 um.
#Total wire length on LAYER metal1 = 317 um.
#Total wire length on LAYER metal2 = 3372 um.
#Total wire length on LAYER metal3 = 2740 um.
#Total wire length on LAYER metal4 = 694 um.
#Total wire length on LAYER metal5 = 45 um.
#Total wire length on LAYER metal6 = 7 um.
#Total wire length on LAYER metal7 = 1 um.
#Total wire length on LAYER metal8 = 4 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4803
#Up-Via Summary (total 4803):
#           
#-----------------------
# metal1           2855
# metal2           1726
# metal3            206
# metal4             11
# metal5              3
# metal6              1
# metal7              1
#-----------------------
#                  4803 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 0.03 (MB)
#Total memory = 949.59 (MB)
#Peak memory = 1100.76 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Nov 21 18:49:58 2023
#
#
#Start Post Route Wire Spread.
#Done with 51 horizontal wires in 2 hboxes and 19 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 7196 um.
#Total half perimeter of net bounding box = 6915 um.
#Total wire length on LAYER metal1 = 317 um.
#Total wire length on LAYER metal2 = 3378 um.
#Total wire length on LAYER metal3 = 2749 um.
#Total wire length on LAYER metal4 = 695 um.
#Total wire length on LAYER metal5 = 45 um.
#Total wire length on LAYER metal6 = 7 um.
#Total wire length on LAYER metal7 = 1 um.
#Total wire length on LAYER metal8 = 4 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4803
#Up-Via Summary (total 4803):
#           
#-----------------------
# metal1           2855
# metal2           1726
# metal3            206
# metal4             11
# metal5              3
# metal6              1
# metal7              1
#-----------------------
#                  4803 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 951.45 (MB), peak = 1100.76 (MB)
#CELL_VIEW IIR,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 7196 um.
#Total half perimeter of net bounding box = 6915 um.
#Total wire length on LAYER metal1 = 317 um.
#Total wire length on LAYER metal2 = 3378 um.
#Total wire length on LAYER metal3 = 2749 um.
#Total wire length on LAYER metal4 = 695 um.
#Total wire length on LAYER metal5 = 45 um.
#Total wire length on LAYER metal6 = 7 um.
#Total wire length on LAYER metal7 = 1 um.
#Total wire length on LAYER metal8 = 4 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4803
#Up-Via Summary (total 4803):
#           
#-----------------------
# metal1           2855
# metal2           1726
# metal3            206
# metal4             11
# metal5              3
# metal6              1
# metal7              1
#-----------------------
#                  4803 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -0.24 (MB)
#Total memory = 949.33 (MB)
#Peak memory = 1100.76 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = -2.03 (MB)
#Total memory = 948.85 (MB)
#Peak memory = 1100.76 (MB)
#Number of warnings = 1
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 21 18:49:58 2023
#
**optDesign ... cpu = 0:00:15, real = 0:00:31, mem = 948.9M, totSessionCpu=0:02:32 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'IIR' of instances=730 and nets=964 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design IIR.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_369_isaserver_isa01_2023_2024_DeaGFd/IIR_369_qaQP1p.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1165.4M)
Extracted 10.0182% (CPU Time= 0:00:00.3  MEM= 1227.1M)
Extracted 20.0224% (CPU Time= 0:00:00.3  MEM= 1227.1M)
Extracted 30.0266% (CPU Time= 0:00:00.4  MEM= 1227.1M)
Extracted 40.0168% (CPU Time= 0:00:00.4  MEM= 1227.1M)
Extracted 50.021% (CPU Time= 0:00:00.4  MEM= 1227.1M)
Extracted 60.0252% (CPU Time= 0:00:00.4  MEM= 1227.1M)
Extracted 70.0154% (CPU Time= 0:00:00.4  MEM= 1227.1M)
Extracted 80.0196% (CPU Time= 0:00:00.4  MEM= 1227.1M)
Extracted 90.0238% (CPU Time= 0:00:00.5  MEM= 1227.1M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1227.1M)
Number of Extracted Resistors     : 11950
Number of Extracted Ground Cap.   : 12837
Number of Extracted Coupling Cap. : 26654
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1195.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:05.0  MEM: 1195.777M)
**optDesign ... cpu = 0:00:17, real = 0:00:37, mem = 907.7M, totSessionCpu=0:02:34 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1138.57)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 965
AAE_INFO-618: Total number of nets in the design is 964,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1165.86 CPU=0:00:01.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1165.86 CPU=0:00:01.4 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1165.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1165.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1130.98)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 965. 
Total number of fetched objects 965
AAE_INFO-618: Total number of nets in the design is 964,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1172.13 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1172.13 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:04.0 totSessionCpu=0:02:36 mem=1172.1M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.744  |  8.744  | 11.722  | 11.305  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   126   |   18    |    1    |   107   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.687%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:41, mem = 954.0M, totSessionCpu=0:02:36 **
Executing marking Critical Nets1
Footprint XOR2_X1 has at least 2 pins...
Footprint XNOR2_X1 has at least 3 pins...
Footprint TLAT_X1 has at least 4 pins...
Footprint SDFF_X1 has at least 5 pins...
*** Number of Vt Cells Partition = 1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:19, real = 0:00:41, mem = 954.0M, totSessionCpu=0:02:36 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1147.39M, totSessionCpu=0:02:36).
**optDesign ... cpu = 0:00:19, real = 0:00:41, mem = 954.1M, totSessionCpu=0:02:36 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:19, real = 0:00:42, mem = 954.1M, totSessionCpu=0:02:36 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.744  |  8.744  | 11.722  | 11.305  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   126   |   18    |    1    |   107   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.687%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:51, mem = 954.2M, totSessionCpu=0:02:37 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 949.7M, totSessionCpu=0:02:37 **
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -maxSkew                                      false
setUsefulSkewMode -noBoundary                                   false
setUsefulSkewMode -useCells                                     {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1}
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeSetupViews                                    { MyAnView }
setOptMode -autoSetupViews                                      { MyAnView}
setOptMode -autoTDGRSetupViews                                  { MyAnView}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setSIMode -si_reselection                                       slack
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 956.2M, totSessionCpu=0:02:37 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1164.2M, init mem=1164.2M)
*info: Placed = 730            (Fixed = 2)
*info: Unplaced = 0           
Placement Density:59.69%(1560/2614)
Placement Density (including fixed std cells):59.69%(1560/2614)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1164.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'IIR' of instances=730 and nets=964 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design IIR.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_369_isaserver_isa01_2023_2024_DeaGFd/IIR_369_qaQP1p.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1156.2M)
Extracted 10.0182% (CPU Time= 0:00:00.4  MEM= 1219.1M)
Extracted 20.0224% (CPU Time= 0:00:00.4  MEM= 1219.1M)
Extracted 30.0266% (CPU Time= 0:00:00.4  MEM= 1219.1M)
Extracted 40.0168% (CPU Time= 0:00:00.4  MEM= 1219.1M)
Extracted 50.021% (CPU Time= 0:00:00.4  MEM= 1219.1M)
Extracted 60.0252% (CPU Time= 0:00:00.4  MEM= 1219.1M)
Extracted 70.0154% (CPU Time= 0:00:00.4  MEM= 1219.1M)
Extracted 80.0196% (CPU Time= 0:00:00.5  MEM= 1219.1M)
Extracted 90.0238% (CPU Time= 0:00:00.5  MEM= 1219.1M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 1219.1M)
Number of Extracted Resistors     : 11950
Number of Extracted Ground Cap.   : 12837
Number of Extracted Coupling Cap. : 26654
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1187.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:08.0  MEM: 1187.051M)
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:40 mem=1169.3M ***
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1167.32)
Total number of fetched objects 965
AAE_INFO-618: Total number of nets in the design is 964,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1185.07 CPU=0:00:01.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1185.07 CPU=0:00:01.1 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1185.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1185.1M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1137.19)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 965. 
Total number of fetched objects 965
AAE_INFO-618: Total number of nets in the design is 964,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1175.35 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1175.35 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:04.0 totSessionCpu=0:02:42 mem=1175.3M)

Active hold views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:02.2 real=0:00:06.0 totSessionCpu=0:02:42 mem=1190.6M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.2 real=0:00:06.0 totSessionCpu=0:02:42 mem=1190.6M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1170.89)
Total number of fetched objects 965
AAE_INFO-618: Total number of nets in the design is 964,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1170.22 CPU=0:00:01.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1170.22 CPU=0:00:01.1 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1170.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1170.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1136.34)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 965. 
Total number of fetched objects 965
AAE_INFO-618: Total number of nets in the design is 964,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1177.49 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1177.49 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:03.0 totSessionCpu=0:02:44 mem=1177.5M)
Done building cte setup timing graph (fixHold) cpu=0:00:04.1 real=0:00:09.0 totSessionCpu=0:02:44 mem=1177.5M ***
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: MyAnView

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView
Hold views included:
 MyAnView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  8.744  |  8.744  | 11.722  | 11.305  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   126   |   18    |    1    |   107   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.100  |  0.100  |  0.215  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   19    |   18    |    1    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.687%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:23, mem = 967.4M, totSessionCpu=0:02:45 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:45.2/0:06:37.2 (0.4), mem = 1168.8M
*info: Run optDesign holdfix with 1 thread.
Info: 3 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.4/0:00:01.0 (0.4), totSession cpu/real = 0:02:45.6/0:06:38.1 (0.4), mem = 1331.3M
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:25, mem = 1045.7M, totSessionCpu=0:02:46 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_369_isaserver_isa01_2023_2024_DeaGFd/opt_timing_graph_lkp3ri/timingGraph.tgz -dir /tmp/innovus_temp_369_isaserver_isa01_2023_2024_DeaGFd/opt_timing_graph_lkp3ri -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1257.06)
Total number of fetched objects 965
AAE_INFO-618: Total number of nets in the design is 964,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1256.48 CPU=0:00:01.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1256.48 CPU=0:00:01.1 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1256.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1256.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1215.6)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 965. 
Total number of fetched objects 965
AAE_INFO-618: Total number of nets in the design is 964,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1253.75 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1253.75 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:04.0 totSessionCpu=0:02:48 mem=1253.8M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_369_isaserver_isa01_2023_2024_DeaGFd/opt_timing_graph_lkp3ri/timingGraph.tgz -dir /tmp/innovus_temp_369_isaserver_isa01_2023_2024_DeaGFd/opt_timing_graph_lkp3ri -prefix timingGraph'
