library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Registers_Tb is
end Registers_Tb;

architecture Stimulus of ControlUnit_Tb  is
	
	signal s_reset   	  : std_logic;
	signal s_clk 	  	  : std_logic;
	signal s_opcode  	  : std_logic_vector(2 downto 0);
	signal s_func 	  	  : std_logic_vector(3 downto 0);
	
	signal s_EnPC,  s_RI, s_RegWr, s_RgDst, s_ALUSrc, s_MemWr, s_MemtoReg : std_logic;
	signal s_ALUOp 	  : std_logic_vector(3 downto 0);
	
begin
	uut: entity work.ControlUnit(Behavioral)
		port map(reset  	=> s_reset,
					clk	 	=> s_clk,
					opcode 	=> s_opcode,
					func	 	=> s_func,
					EnPC	 	=> s_EnPC,
					RI			=> s_RI,
					RegWr	 	=> s_RegWr,
					RegDst 	=> s_RgDst,
					ALUSrc 	=> s_ALUSrc,
					ALUOp	 	=> s_ALUOp,
					MemWr	   => s_MemWr,
					MemtoReg => s_MemtoReg);
		
		clk_proc : process
		begin
			s_clk <= '0';
			wait for 10 ns;
			
			s_clk <= '1';
			wait for 10 ns;
		end process;
		
		stim_proc : process
		begin
			s_reset  <= '1';
			wait for 50 ns;
			
			s_reset <= '0';
			s_opcode <= "110";
			wait for 80 ns;
			
			s_reset <= '1';
			wait for 50 ns;
			
			s_reset <= '0';
			s_opcode <= "111";
			wait for 80 ns;

		
		end process;
end Stimulus;