TimeQuest Timing Analyzer report for multi
Fri Jul 07 04:10:28 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK'
 12. Slow Model Setup: 'CLOCK_MEM'
 13. Slow Model Setup: 'CONTROLLER:Controller_dp|State_Atual.S0'
 14. Slow Model Setup: 'CONTROLLER:Controller_dp|State_Atual.S10'
 15. Slow Model Hold: 'CLOCK'
 16. Slow Model Hold: 'CONTROLLER:Controller_dp|State_Atual.S10'
 17. Slow Model Hold: 'CLOCK_MEM'
 18. Slow Model Hold: 'CONTROLLER:Controller_dp|State_Atual.S0'
 19. Slow Model Minimum Pulse Width: 'CLOCK_MEM'
 20. Slow Model Minimum Pulse Width: 'CLOCK'
 21. Slow Model Minimum Pulse Width: 'CONTROLLER:Controller_dp|State_Atual.S0'
 22. Slow Model Minimum Pulse Width: 'CONTROLLER:Controller_dp|State_Atual.S10'
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'CLOCK'
 31. Fast Model Setup: 'CLOCK_MEM'
 32. Fast Model Setup: 'CONTROLLER:Controller_dp|State_Atual.S0'
 33. Fast Model Setup: 'CONTROLLER:Controller_dp|State_Atual.S10'
 34. Fast Model Hold: 'CLOCK'
 35. Fast Model Hold: 'CONTROLLER:Controller_dp|State_Atual.S10'
 36. Fast Model Hold: 'CLOCK_MEM'
 37. Fast Model Hold: 'CONTROLLER:Controller_dp|State_Atual.S0'
 38. Fast Model Minimum Pulse Width: 'CLOCK_MEM'
 39. Fast Model Minimum Pulse Width: 'CLOCK'
 40. Fast Model Minimum Pulse Width: 'CONTROLLER:Controller_dp|State_Atual.S0'
 41. Fast Model Minimum Pulse Width: 'CONTROLLER:Controller_dp|State_Atual.S10'
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Multicorner Timing Analysis Summary
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; multi                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F896C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                             ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+
; Clock Name                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                      ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+
; CLOCK                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK }                                    ;
; CLOCK_MEM                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_MEM }                                ;
; CONTROLLER:Controller_dp|State_Atual.S0  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CONTROLLER:Controller_dp|State_Atual.S0 }  ;
; CONTROLLER:Controller_dp|State_Atual.S10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CONTROLLER:Controller_dp|State_Atual.S10 } ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                         ;
+------------+-----------------+------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note                                                  ;
+------------+-----------------+------------------------------------------+-------------------------------------------------------+
; INF MHz    ; 160.77 MHz      ; CONTROLLER:Controller_dp|State_Atual.S10 ; limit due to hold check                               ;
; 106.79 MHz ; 106.79 MHz      ; CLOCK                                    ;                                                       ;
; 343.17 MHz ; 200.0 MHz       ; CLOCK_MEM                                ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK                                    ; -8.364 ; -1449.859     ;
; CLOCK_MEM                                ; -5.284 ; -284.942      ;
; CONTROLLER:Controller_dp|State_Atual.S0  ; -3.803 ; -5.142        ;
; CONTROLLER:Controller_dp|State_Atual.S10 ; -1.572 ; -6.663        ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK                                    ; -7.051 ; -560.012      ;
; CONTROLLER:Controller_dp|State_Atual.S10 ; -3.110 ; -3.110        ;
; CLOCK_MEM                                ; -0.031 ; -0.096        ;
; CONTROLLER:Controller_dp|State_Atual.S0  ; 0.655  ; 0.000         ;
+------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_MEM                                ; -2.000 ; -321.380      ;
; CLOCK                                    ; -1.627 ; -661.322      ;
; CONTROLLER:Controller_dp|State_Atual.S0  ; 0.500  ; 0.000         ;
; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.500  ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[4]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[5]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[3]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[2]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[1]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[0]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[6]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[4]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[4]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[4]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[4]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[5]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[5]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[5]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[5]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[3]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[3]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[3]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[3]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[2]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[2]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[2]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[2]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[1]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[1]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[1]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[1]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[0]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[0]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[0]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[0]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[6]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[6]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[6]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.364 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[6]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.199      ; 11.599     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[8]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[19] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[20] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[21] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[22] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[23] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[8]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[8]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[8]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[8]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[19] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[19] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[19] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[19] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[20] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[20] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[20] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[20] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[21] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[21] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[21] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[21] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[22] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[22] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[22] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[22] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[23] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[23] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[23] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.203 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[23] ; CLOCK        ; CLOCK       ; 1.000        ; 2.377      ; 11.616     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[26] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[27] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[29] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[30] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[31] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[26] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[26] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[26] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[26] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[27] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[27] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[27] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[27] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[29] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[29] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[29] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[29] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[30] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[30] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[30] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[30] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[31] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[31] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[31] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.180 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[31] ; CLOCK        ; CLOCK       ; 1.000        ; 2.506      ; 11.722     ;
; -8.152 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[4]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.415      ; 11.603     ;
; -8.152 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[5]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.415      ; 11.603     ;
; -8.152 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[3]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.415      ; 11.603     ;
; -8.152 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[2]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.415      ; 11.603     ;
; -8.152 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[1]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.415      ; 11.603     ;
; -8.152 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[0]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.415      ; 11.603     ;
; -8.152 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[6]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.415      ; 11.603     ;
; -8.152 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[4]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.415      ; 11.603     ;
; -8.152 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[4]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.415      ; 11.603     ;
; -8.152 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[4]  ; CLOCK        ; CLOCK       ; 1.000        ; 2.415      ; 11.603     ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_MEM'                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.284 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.702      ;
; -5.284 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.702      ;
; -5.284 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.702      ;
; -5.284 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.702      ;
; -5.284 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.702      ;
; -5.207 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg9  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.625      ;
; -5.207 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg9  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.625      ;
; -5.207 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg9  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.625      ;
; -5.207 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg9  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.625      ;
; -5.207 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg9  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.625      ;
; -5.183 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg11 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.601      ;
; -5.183 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg5  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.601      ;
; -5.183 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg11 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.601      ;
; -5.183 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg11 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.601      ;
; -5.183 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg11 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.601      ;
; -5.183 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg11 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.601      ;
; -5.183 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg5  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.601      ;
; -5.183 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg5  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.601      ;
; -5.183 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg5  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.601      ;
; -5.183 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg5  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.601      ;
; -5.177 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg16 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.595      ;
; -5.177 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg16 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.595      ;
; -5.177 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg16 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.595      ;
; -5.177 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg16 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.595      ;
; -5.177 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg16 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.595      ;
; -5.169 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg3  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.587      ;
; -5.169 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg3  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.587      ;
; -5.169 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg3  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.587      ;
; -5.169 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg3  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.587      ;
; -5.169 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg3  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.587      ;
; -5.165 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg1  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.583      ;
; -5.165 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg1  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.583      ;
; -5.165 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg1  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.583      ;
; -5.165 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg1  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.583      ;
; -5.165 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg1  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.583      ;
; -5.163 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg14 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.581      ;
; -5.163 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg11 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.581      ;
; -5.163 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg14 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.581      ;
; -5.163 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg14 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.581      ;
; -5.163 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg14 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.581      ;
; -5.163 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg14 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.581      ;
; -5.163 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg11 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.581      ;
; -5.163 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg11 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.581      ;
; -5.163 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg11 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.581      ;
; -5.163 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg11 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.581      ;
; -5.153 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg6  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.571      ;
; -5.153 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg6  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.571      ;
; -5.153 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg6  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.571      ;
; -5.153 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg6  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.571      ;
; -5.153 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg6  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.571      ;
; -4.996 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.414      ;
; -4.996 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.414      ;
; -4.996 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.414      ;
; -4.996 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.414      ;
; -4.996 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.414      ;
; -4.957 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg12 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.375      ;
; -4.957 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg12 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.375      ;
; -4.957 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg12 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.375      ;
; -4.957 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg12 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.375      ;
; -4.957 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg12 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.375      ;
; -4.947 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg15 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.365      ;
; -4.947 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg15 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.365      ;
; -4.947 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg15 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.365      ;
; -4.947 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg15 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.365      ;
; -4.947 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg15 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.365      ;
; -4.944 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.362      ;
; -4.944 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.362      ;
; -4.944 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.362      ;
; -4.944 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.362      ;
; -4.944 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.362      ;
; -4.936 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.354      ;
; -4.936 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.354      ;
; -4.936 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.354      ;
; -4.936 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.354      ;
; -4.936 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.354      ;
; -4.935 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.353      ;
; -4.935 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.353      ;
; -4.935 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.353      ;
; -4.935 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.353      ;
; -4.935 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.353      ;
; -4.933 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg2  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.351      ;
; -4.933 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg2  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.351      ;
; -4.933 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg2  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.351      ;
; -4.933 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg2  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.351      ;
; -4.933 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg2  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.351      ;
; -4.929 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg17 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.347      ;
; -4.929 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg17 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.347      ;
; -4.929 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg17 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.347      ;
; -4.929 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg17 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.347      ;
; -4.929 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg17 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.347      ;
; -4.926 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg8  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.344      ;
; -4.926 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg8  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.344      ;
; -4.926 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg8  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.344      ;
; -4.926 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg8  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.344      ;
; -4.926 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg8  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.344      ;
; -4.922 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.340      ;
; -4.922 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.340      ;
; -4.922 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.340      ;
; -4.922 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.340      ;
; -4.922 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -1.547     ; 4.340      ;
+--------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CONTROLLER:Controller_dp|State_Atual.S0'                                                                                                                             ;
+--------+------------------------------------------+-----------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                           ; Launch Clock ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; -3.803 ; CONTROLLER:Controller_dp|State_Atual.S3  ; CONTROLLER:Controller_dp|IORD     ; CLOCK        ; CONTROLLER:Controller_dp|State_Atual.S0 ; 1.000        ; -2.333     ; 1.601      ;
; -3.666 ; CONTROLLER:Controller_dp|State_Atual.S5  ; CONTROLLER:Controller_dp|IORD     ; CLOCK        ; CONTROLLER:Controller_dp|State_Atual.S0 ; 1.000        ; -2.333     ; 1.464      ;
; -0.734 ; CONTROLLER:Controller_dp|State_Atual.S11 ; CONTROLLER:Controller_dp|PCSRC[1] ; CLOCK        ; CONTROLLER:Controller_dp|State_Atual.S0 ; 1.000        ; 0.139      ; 0.880      ;
; -0.605 ; CONTROLLER:Controller_dp|State_Atual.S8  ; CONTROLLER:Controller_dp|PCSRC[0] ; CLOCK        ; CONTROLLER:Controller_dp|State_Atual.S0 ; 1.000        ; 0.235      ; 0.890      ;
+--------+------------------------------------------+-----------------------------------+--------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CONTROLLER:Controller_dp|State_Atual.S10'                                                                                                                                                           ;
+--------+------------------------------------------+-------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                             ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.572 ; CONTROLLER:Controller_dp|State_Atual.S7  ; CONTROLLER:Controller_dp|MEMTOREG   ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.500        ; 0.656      ; 1.619      ;
; -1.018 ; CONTROLLER:Controller_dp|State_Atual.S7  ; CONTROLLER:Controller_dp|REGDST     ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.500        ; 0.355      ; 1.014      ;
; -0.962 ; CONTROLLER:Controller_dp|State_Atual.S9  ; CONTROLLER:Controller_dp|ALUSRCB[0] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.670      ; 1.618      ;
; -0.941 ; CONTROLLER:Controller_dp|State_Atual.S9  ; CONTROLLER:Controller_dp|ALUSRCB[1] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.826      ; 1.416      ;
; -0.927 ; CONTROLLER:Controller_dp|State_Atual.S8  ; CONTROLLER:Controller_dp|ALUSRCB[0] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.670      ; 1.583      ;
; -0.911 ; CONTROLLER:Controller_dp|State_Atual.S9  ; CONTROLLER:Controller_dp|ALUSRCA    ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.528      ; 1.563      ;
; -0.876 ; CONTROLLER:Controller_dp|State_Atual.S8  ; CONTROLLER:Controller_dp|ALUSRCA    ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.528      ; 1.528      ;
; -0.758 ; CONTROLLER:Controller_dp|State_Atual.S6  ; CONTROLLER:Controller_dp|ALUSRCB[0] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.670      ; 1.414      ;
; -0.724 ; CONTROLLER:Controller_dp|State_Atual.S1  ; CONTROLLER:Controller_dp|ALUSRCB[1] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.826      ; 1.199      ;
; -0.715 ; CONTROLLER:Controller_dp|State_Atual.S6  ; CONTROLLER:Controller_dp|ALUOP[1]   ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.622      ; 1.361      ;
; -0.707 ; CONTROLLER:Controller_dp|State_Atual.S6  ; CONTROLLER:Controller_dp|ALUSRCA    ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.528      ; 1.359      ;
; -0.653 ; CONTROLLER:Controller_dp|State_Atual.S2  ; CONTROLLER:Controller_dp|ALUSRCB[0] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.670      ; 1.309      ;
; -0.626 ; CONTROLLER:Controller_dp|State_Atual.S2  ; CONTROLLER:Controller_dp|ALUSRCB[1] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.826      ; 1.101      ;
; -0.602 ; CONTROLLER:Controller_dp|State_Atual.S2  ; CONTROLLER:Controller_dp|ALUSRCA    ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.528      ; 1.254      ;
; -0.544 ; CONTROLLER:Controller_dp|State_Atual.S8  ; CONTROLLER:Controller_dp|ALUOP[0]   ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.550      ; 1.277      ;
; 2.501  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CONTROLLER:Controller_dp|MEMTOREG   ; CONTROLLER:Controller_dp|State_Atual.S10 ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.500        ; 4.306      ; 1.446      ;
; 3.001  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CONTROLLER:Controller_dp|MEMTOREG   ; CONTROLLER:Controller_dp|State_Atual.S10 ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 4.306      ; 1.446      ;
+--------+------------------------------------------+-------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK'                                                                                                                                                                            ;
+--------+------------------------------------------+-----------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                       ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -7.051 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[22]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 8.575      ; 2.040      ;
; -6.872 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[24]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 8.543      ; 2.187      ;
; -6.872 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[25]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 8.543      ; 2.187      ;
; -6.852 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[19]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 7.563      ; 1.227      ;
; -6.551 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[22]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; -0.500       ; 8.575      ; 2.040      ;
; -6.372 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[24]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; -0.500       ; 8.543      ; 2.187      ;
; -6.372 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[25]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; -0.500       ; 8.543      ; 2.187      ;
; -6.352 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[19]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; -0.500       ; 7.563      ; 1.227      ;
; -5.590 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][29] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.540      ; 3.466      ;
; -5.590 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][20] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.540      ; 3.466      ;
; -5.590 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][19] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.540      ; 3.466      ;
; -5.590 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][18] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.540      ; 3.466      ;
; -5.590 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][11] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.540      ; 3.466      ;
; -5.590 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][8]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.540      ; 3.466      ;
; -5.590 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][7]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.540      ; 3.466      ;
; -5.590 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][6]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.540      ; 3.466      ;
; -5.590 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][5]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.540      ; 3.466      ;
; -5.590 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][4]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.540      ; 3.466      ;
; -5.590 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][3]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.540      ; 3.466      ;
; -5.590 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][2]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.540      ; 3.466      ;
; -5.590 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][1]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.540      ; 3.466      ;
; -5.235 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][24] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.396      ; 3.677      ;
; -5.235 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][23] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.396      ; 3.677      ;
; -5.235 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][21] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.396      ; 3.677      ;
; -5.235 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][13] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.396      ; 3.677      ;
; -5.117 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][31] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.318      ; 3.717      ;
; -5.117 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][28] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.318      ; 3.717      ;
; -5.117 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][27] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.318      ; 3.717      ;
; -5.117 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][26] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.318      ; 3.717      ;
; -5.117 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][25] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.318      ; 3.717      ;
; -5.117 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][22] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.318      ; 3.717      ;
; -5.117 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][17] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.318      ; 3.717      ;
; -5.117 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][16] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.318      ; 3.717      ;
; -5.117 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][15] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.318      ; 3.717      ;
; -5.117 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][14] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.318      ; 3.717      ;
; -5.117 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][12] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.318      ; 3.717      ;
; -5.117 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][10] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.318      ; 3.717      ;
; -5.117 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][9]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.318      ; 3.717      ;
; -5.117 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][0]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.318      ; 3.717      ;
; -5.090 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][29] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.540      ; 3.466      ;
; -5.090 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][20] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.540      ; 3.466      ;
; -5.090 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][19] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.540      ; 3.466      ;
; -5.090 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][18] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.540      ; 3.466      ;
; -5.090 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][11] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.540      ; 3.466      ;
; -5.090 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][8]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.540      ; 3.466      ;
; -5.090 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][7]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.540      ; 3.466      ;
; -5.090 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][6]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.540      ; 3.466      ;
; -5.090 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][5]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.540      ; 3.466      ;
; -5.090 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][4]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.540      ; 3.466      ;
; -5.090 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][3]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.540      ; 3.466      ;
; -5.090 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][2]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.540      ; 3.466      ;
; -5.090 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][1]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.540      ; 3.466      ;
; -5.034 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][30] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 8.197      ; 3.679      ;
; -4.802 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[17]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 6.550      ; 2.264      ;
; -4.802 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[18]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 6.550      ; 2.264      ;
; -4.802 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[23]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 6.550      ; 2.264      ;
; -4.802 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[12]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 6.550      ; 2.264      ;
; -4.790 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_instr_dp|q[22]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 6.882      ; 2.358      ;
; -4.789 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[11]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 5.984      ; 1.711      ;
; -4.789 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[16]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 5.984      ; 1.711      ;
; -4.789 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[20]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 5.984      ; 1.711      ;
; -4.735 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][24] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.396      ; 3.677      ;
; -4.735 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][23] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.396      ; 3.677      ;
; -4.735 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][21] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.396      ; 3.677      ;
; -4.735 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][13] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.396      ; 3.677      ;
; -4.637 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[2]                   ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 6.404      ; 2.033      ;
; -4.617 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][31] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.318      ; 3.717      ;
; -4.617 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][28] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.318      ; 3.717      ;
; -4.617 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][27] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.318      ; 3.717      ;
; -4.617 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][26] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.318      ; 3.717      ;
; -4.617 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][25] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.318      ; 3.717      ;
; -4.617 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][22] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.318      ; 3.717      ;
; -4.617 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][17] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.318      ; 3.717      ;
; -4.617 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][16] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.318      ; 3.717      ;
; -4.617 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][15] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.318      ; 3.717      ;
; -4.617 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][14] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.318      ; 3.717      ;
; -4.617 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][12] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.318      ; 3.717      ;
; -4.617 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][10] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.318      ; 3.717      ;
; -4.617 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][9]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.318      ; 3.717      ;
; -4.617 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][0]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.318      ; 3.717      ;
; -4.604 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[12]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 6.652      ; 2.314      ;
; -4.534 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][30] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 8.197      ; 3.679      ;
; -4.492 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_PC_dp|q[28]                    ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 7.173      ; 3.197      ;
; -4.376 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[28]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 6.404      ; 2.294      ;
; -4.365 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[0]                   ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 6.404      ; 2.305      ;
; -4.342 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[10]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 6.538      ; 2.462      ;
; -4.313 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[29]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 6.559      ; 2.512      ;
; -4.302 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[17]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; -0.500       ; 6.550      ; 2.264      ;
; -4.302 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[18]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; -0.500       ; 6.550      ; 2.264      ;
; -4.302 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[23]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; -0.500       ; 6.550      ; 2.264      ;
; -4.302 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[12]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; -0.500       ; 6.550      ; 2.264      ;
; -4.289 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[7]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 6.005      ; 2.232      ;
; -4.289 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[8]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 6.005      ; 2.232      ;
; -4.289 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[9]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 6.005      ; 2.232      ;
; -4.289 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[10]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 6.005      ; 2.232      ;
; -4.289 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[14]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 6.005      ; 2.232      ;
; -4.289 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[15]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 6.005      ; 2.232      ;
; -4.289 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[11]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; -0.500       ; 5.984      ; 1.711      ;
; -4.289 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[16]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; -0.500       ; 5.984      ; 1.711      ;
; -4.289 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[20]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; -0.500       ; 5.984      ; 1.711      ;
+--------+------------------------------------------+-----------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CONTROLLER:Controller_dp|State_Atual.S10'                                                                                                                                                            ;
+--------+------------------------------------------+-------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                             ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -3.110 ; CONTROLLER:Controller_dp|State_Atual.S10 ; CONTROLLER:Controller_dp|MEMTOREG   ; CONTROLLER:Controller_dp|State_Atual.S10 ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 4.306      ; 1.446      ;
; -2.610 ; CONTROLLER:Controller_dp|State_Atual.S10 ; CONTROLLER:Controller_dp|MEMTOREG   ; CONTROLLER:Controller_dp|State_Atual.S10 ; CONTROLLER:Controller_dp|State_Atual.S10 ; -0.500       ; 4.306      ; 1.446      ;
; 0.275  ; CONTROLLER:Controller_dp|State_Atual.S2  ; CONTROLLER:Controller_dp|ALUSRCB[1] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.826      ; 1.101      ;
; 0.373  ; CONTROLLER:Controller_dp|State_Atual.S1  ; CONTROLLER:Controller_dp|ALUSRCB[1] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.826      ; 1.199      ;
; 0.590  ; CONTROLLER:Controller_dp|State_Atual.S9  ; CONTROLLER:Controller_dp|ALUSRCB[1] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.826      ; 1.416      ;
; 0.639  ; CONTROLLER:Controller_dp|State_Atual.S2  ; CONTROLLER:Controller_dp|ALUSRCB[0] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.670      ; 1.309      ;
; 0.726  ; CONTROLLER:Controller_dp|State_Atual.S2  ; CONTROLLER:Controller_dp|ALUSRCA    ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.528      ; 1.254      ;
; 0.727  ; CONTROLLER:Controller_dp|State_Atual.S8  ; CONTROLLER:Controller_dp|ALUOP[0]   ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.550      ; 1.277      ;
; 0.739  ; CONTROLLER:Controller_dp|State_Atual.S6  ; CONTROLLER:Controller_dp|ALUOP[1]   ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.622      ; 1.361      ;
; 0.744  ; CONTROLLER:Controller_dp|State_Atual.S6  ; CONTROLLER:Controller_dp|ALUSRCB[0] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.670      ; 1.414      ;
; 0.831  ; CONTROLLER:Controller_dp|State_Atual.S6  ; CONTROLLER:Controller_dp|ALUSRCA    ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.528      ; 1.359      ;
; 0.913  ; CONTROLLER:Controller_dp|State_Atual.S8  ; CONTROLLER:Controller_dp|ALUSRCB[0] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.670      ; 1.583      ;
; 0.948  ; CONTROLLER:Controller_dp|State_Atual.S9  ; CONTROLLER:Controller_dp|ALUSRCB[0] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.670      ; 1.618      ;
; 1.000  ; CONTROLLER:Controller_dp|State_Atual.S8  ; CONTROLLER:Controller_dp|ALUSRCA    ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.528      ; 1.528      ;
; 1.035  ; CONTROLLER:Controller_dp|State_Atual.S9  ; CONTROLLER:Controller_dp|ALUSRCA    ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.528      ; 1.563      ;
; 1.159  ; CONTROLLER:Controller_dp|State_Atual.S7  ; CONTROLLER:Controller_dp|REGDST     ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; -0.500       ; 0.355      ; 1.014      ;
; 1.463  ; CONTROLLER:Controller_dp|State_Atual.S7  ; CONTROLLER:Controller_dp|MEMTOREG   ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; -0.500       ; 0.656      ; 1.619      ;
+--------+------------------------------------------+-------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_MEM'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.031 ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg0 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.184      ; 1.387      ;
; -0.031 ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg0 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.184      ; 1.387      ;
; -0.012 ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg1 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.184      ; 1.406      ;
; -0.012 ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg1 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.184      ; 1.406      ;
; -0.005 ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg5 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.184      ; 1.413      ;
; -0.005 ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg5 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.184      ; 1.413      ;
; 0.224  ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg4 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.184      ; 1.642      ;
; 0.224  ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg4 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.184      ; 1.642      ;
; 0.254  ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg6 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.184      ; 1.672      ;
; 0.254  ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg6 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.184      ; 1.672      ;
; 0.258  ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg3 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.184      ; 1.676      ;
; 0.258  ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg3 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.184      ; 1.676      ;
; 0.297  ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg2 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.184      ; 1.715      ;
; 0.297  ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg2 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.184      ; 1.715      ;
; 2.348  ; CONTROLLER:Controller_dp|State_Atual.S5                                                                                                    ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.149     ; 1.433      ;
; 2.348  ; CONTROLLER:Controller_dp|State_Atual.S5                                                                                                    ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_we_reg       ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.149     ; 1.433      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_memory_reg0  ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg1  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a1~porta_memory_reg0  ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg2  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a2~porta_memory_reg0  ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg3  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a3~porta_memory_reg0  ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg4  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a11~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg5  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a12~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg6  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a13~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg7  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a14~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg8  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a15~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg9  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a16~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg10 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a17~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg11 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a18~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg12 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a19~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg13 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a20~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg0  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_memory_reg0  ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg1  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a5~porta_memory_reg0  ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg2  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a6~porta_memory_reg0  ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg3  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a7~porta_memory_reg0  ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg4  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a8~porta_memory_reg0  ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg5  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a9~porta_memory_reg0  ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg6  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a10~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg7  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a21~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg8  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a22~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg9  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a23~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg10 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a24~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg11 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a25~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg12 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a26~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg13 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a27~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg14 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a28~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg15 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a29~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg16 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a30~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg17 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a31~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.025     ; 2.854      ;
; 3.038  ; REGISTER32:reg_ALUResult_dp|q[4]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.149     ; 2.123      ;
; 3.038  ; REGISTER32:reg_ALUResult_dp|q[4]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.149     ; 2.123      ;
; 4.038  ; REGISTER32:reg_ALUResult_dp|q[3]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -2.101     ; 2.171      ;
; 4.038  ; REGISTER32:reg_ALUResult_dp|q[3]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg3 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -2.101     ; 2.171      ;
; 4.079  ; REGISTER32:reg_ALUResult_dp|q[6]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -2.345     ; 1.968      ;
; 4.079  ; REGISTER32:reg_ALUResult_dp|q[6]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -2.345     ; 1.968      ;
; 4.101  ; REGISTER32:reg_ALUResult_dp|q[2]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -2.345     ; 1.990      ;
; 4.101  ; REGISTER32:reg_ALUResult_dp|q[2]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg2 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -2.345     ; 1.990      ;
; 4.274  ; REGISTER32:reg_ALUResult_dp|q[1]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -2.345     ; 2.163      ;
; 4.274  ; REGISTER32:reg_ALUResult_dp|q[1]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg1 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -2.345     ; 2.163      ;
; 4.276  ; REGISTER32:reg_ALUResult_dp|q[5]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -2.345     ; 2.165      ;
; 4.276  ; REGISTER32:reg_ALUResult_dp|q[5]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg5 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -2.345     ; 2.165      ;
; 4.529  ; REGISTER32:reg_ALUResult_dp|q[0]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -2.673     ; 2.090      ;
; 4.529  ; REGISTER32:reg_ALUResult_dp|q[0]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -2.673     ; 2.090      ;
; 5.048  ; REGISTER32:reg_PC_dp|q[0]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -3.745     ; 1.537      ;
; 5.048  ; REGISTER32:reg_PC_dp|q[0]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -3.745     ; 1.537      ;
; 5.124  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg4  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 3.811      ;
; 5.124  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg4  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 3.811      ;
; 5.124  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg4  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 3.811      ;
; 5.124  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg4  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 3.811      ;
; 5.124  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg4  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 3.811      ;
; 5.167  ; REGISTER32:reg_PC_dp|q[6]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -3.745     ; 1.656      ;
; 5.167  ; REGISTER32:reg_PC_dp|q[6]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -3.745     ; 1.656      ;
; 5.218  ; REGISTER32:reg_PC_dp|q[2]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -3.745     ; 1.707      ;
; 5.218  ; REGISTER32:reg_PC_dp|q[2]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg2 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -3.745     ; 1.707      ;
; 5.301  ; REGISTER32:reg_PC_dp|q[4]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -3.745     ; 1.790      ;
; 5.301  ; REGISTER32:reg_PC_dp|q[4]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -3.745     ; 1.790      ;
; 5.309  ; REGISTER32:reg_PC_dp|q[1]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -3.745     ; 1.798      ;
; 5.309  ; REGISTER32:reg_PC_dp|q[1]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg1 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -3.745     ; 1.798      ;
; 5.318  ; REGISTER32:reg_PC_dp|q[5]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -3.745     ; 1.807      ;
; 5.318  ; REGISTER32:reg_PC_dp|q[5]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg5 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -3.745     ; 1.807      ;
; 5.328  ; REGISTER32:reg_PC_dp|q[3]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -3.745     ; 1.817      ;
; 5.328  ; REGISTER32:reg_PC_dp|q[3]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg3 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -3.745     ; 1.817      ;
; 5.415  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 4.102      ;
; 5.415  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 4.102      ;
; 5.415  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 4.102      ;
; 5.415  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 4.102      ;
; 5.415  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 4.102      ;
; 5.417  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg8  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 4.104      ;
; 5.417  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg8  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 4.104      ;
; 5.417  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg8  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 4.104      ;
; 5.417  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg8  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 4.104      ;
; 5.417  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg8  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 4.104      ;
; 5.422  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg13 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 4.109      ;
; 5.422  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg13 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 4.109      ;
; 5.422  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg13 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 4.109      ;
; 5.422  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg13 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 4.109      ;
; 5.422  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg13 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 4.109      ;
; 5.423  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg10 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 4.110      ;
; 5.423  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg0  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 4.110      ;
; 5.423  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg10 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 4.110      ;
; 5.423  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg10 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.547     ; 4.110      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CONTROLLER:Controller_dp|State_Atual.S0'                                                                                                                             ;
+-------+------------------------------------------+-----------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                           ; Launch Clock ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-----------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; 0.655 ; CONTROLLER:Controller_dp|State_Atual.S8  ; CONTROLLER:Controller_dp|PCSRC[0] ; CLOCK        ; CONTROLLER:Controller_dp|State_Atual.S0 ; 0.000        ; 0.235      ; 0.890      ;
; 0.741 ; CONTROLLER:Controller_dp|State_Atual.S11 ; CONTROLLER:Controller_dp|PCSRC[1] ; CLOCK        ; CONTROLLER:Controller_dp|State_Atual.S0 ; 0.000        ; 0.139      ; 0.880      ;
; 3.797 ; CONTROLLER:Controller_dp|State_Atual.S5  ; CONTROLLER:Controller_dp|IORD     ; CLOCK        ; CONTROLLER:Controller_dp|State_Atual.S0 ; 0.000        ; -2.333     ; 1.464      ;
; 3.934 ; CONTROLLER:Controller_dp|State_Atual.S3  ; CONTROLLER:Controller_dp|IORD     ; CLOCK        ; CONTROLLER:Controller_dp|State_Atual.S0 ; 0.000        ; -2.333     ; 1.601      ;
+-------+------------------------------------------+-----------------------------------+--------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_MEM'                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg1 ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CONTROLLER:Controller_dp|State_Atual.S0'                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; CONTROLLER:Controller_dp|IORD           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; CONTROLLER:Controller_dp|IORD           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; CONTROLLER:Controller_dp|PCSRC[0]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; CONTROLLER:Controller_dp|PCSRC[0]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; CONTROLLER:Controller_dp|PCSRC[1]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; CONTROLLER:Controller_dp|PCSRC[1]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|IORD|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|IORD|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|PCSRC[0]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|PCSRC[0]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|PCSRC[1]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|PCSRC[1]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; Controller_dp|State_Atual.S0|regout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; Controller_dp|State_Atual.S0|regout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|WideOr0~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|WideOr0~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; Controller_dp|WideOr0~0|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; Controller_dp|WideOr0~0|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|WideOr7~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|WideOr7~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|WideOr7~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|WideOr7~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|WideOr7~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|WideOr7~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; Controller_dp|WideOr7~1|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; Controller_dp|WideOr7~1|dataa           ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CONTROLLER:Controller_dp|State_Atual.S10'                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; CONTROLLER:Controller_dp|ALUOP[0]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; CONTROLLER:Controller_dp|ALUOP[0]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; CONTROLLER:Controller_dp|ALUOP[1]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; CONTROLLER:Controller_dp|ALUOP[1]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; CONTROLLER:Controller_dp|ALUSRCA        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; CONTROLLER:Controller_dp|ALUSRCA        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; CONTROLLER:Controller_dp|ALUSRCB[0]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; CONTROLLER:Controller_dp|ALUSRCB[0]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; CONTROLLER:Controller_dp|ALUSRCB[1]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; CONTROLLER:Controller_dp|ALUSRCB[1]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; CONTROLLER:Controller_dp|MEMTOREG       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; CONTROLLER:Controller_dp|MEMTOREG       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; CONTROLLER:Controller_dp|REGDST         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; CONTROLLER:Controller_dp|REGDST         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|ALUOP[0]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|ALUOP[0]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|ALUOP[1]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|ALUOP[1]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|ALUSRCA|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|ALUSRCA|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|ALUSRCB[0]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|ALUSRCB[0]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|ALUSRCB[1]|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|ALUSRCB[1]|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|MEMTOREG|dataa            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|MEMTOREG|dataa            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|REGDST|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|REGDST|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|State_Atual.S10|regout    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|State_Atual.S10|regout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|WideOr2|combout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|WideOr2|combout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|WideOr2|datab             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|WideOr2|datab             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|WideOr2~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|WideOr2~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|WideOr2~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|WideOr2~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|WideOr8~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|WideOr8~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|WideOr8~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|WideOr8~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|WideOr8~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|WideOr8~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|WideOr8~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|WideOr8~0|datad           ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port  ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; ESTADO[*]  ; CLOCK                                    ; 13.282 ; 13.282 ; Rise       ; CLOCK                                    ;
;  ESTADO[0] ; CLOCK                                    ; 13.282 ; 13.282 ; Rise       ; CLOCK                                    ;
;  ESTADO[1] ; CLOCK                                    ; 12.889 ; 12.889 ; Rise       ; CLOCK                                    ;
;  ESTADO[2] ; CLOCK                                    ; 12.882 ; 12.882 ; Rise       ; CLOCK                                    ;
;  ESTADO[3] ; CLOCK                                    ; 12.531 ; 12.531 ; Rise       ; CLOCK                                    ;
; REGS0[*]   ; CLOCK                                    ; 13.818 ; 13.818 ; Rise       ; CLOCK                                    ;
;  REGS0[0]  ; CLOCK                                    ; 12.907 ; 12.907 ; Rise       ; CLOCK                                    ;
;  REGS0[1]  ; CLOCK                                    ; 13.276 ; 13.276 ; Rise       ; CLOCK                                    ;
;  REGS0[2]  ; CLOCK                                    ; 13.392 ; 13.392 ; Rise       ; CLOCK                                    ;
;  REGS0[3]  ; CLOCK                                    ; 13.120 ; 13.120 ; Rise       ; CLOCK                                    ;
;  REGS0[4]  ; CLOCK                                    ; 13.387 ; 13.387 ; Rise       ; CLOCK                                    ;
;  REGS0[5]  ; CLOCK                                    ; 13.345 ; 13.345 ; Rise       ; CLOCK                                    ;
;  REGS0[6]  ; CLOCK                                    ; 13.136 ; 13.136 ; Rise       ; CLOCK                                    ;
;  REGS0[7]  ; CLOCK                                    ; 12.945 ; 12.945 ; Rise       ; CLOCK                                    ;
;  REGS0[8]  ; CLOCK                                    ; 12.712 ; 12.712 ; Rise       ; CLOCK                                    ;
;  REGS0[9]  ; CLOCK                                    ; 12.927 ; 12.927 ; Rise       ; CLOCK                                    ;
;  REGS0[10] ; CLOCK                                    ; 13.439 ; 13.439 ; Rise       ; CLOCK                                    ;
;  REGS0[11] ; CLOCK                                    ; 13.098 ; 13.098 ; Rise       ; CLOCK                                    ;
;  REGS0[12] ; CLOCK                                    ; 13.614 ; 13.614 ; Rise       ; CLOCK                                    ;
;  REGS0[13] ; CLOCK                                    ; 12.928 ; 12.928 ; Rise       ; CLOCK                                    ;
;  REGS0[14] ; CLOCK                                    ; 13.366 ; 13.366 ; Rise       ; CLOCK                                    ;
;  REGS0[15] ; CLOCK                                    ; 12.789 ; 12.789 ; Rise       ; CLOCK                                    ;
;  REGS0[16] ; CLOCK                                    ; 12.912 ; 12.912 ; Rise       ; CLOCK                                    ;
;  REGS0[17] ; CLOCK                                    ; 12.903 ; 12.903 ; Rise       ; CLOCK                                    ;
;  REGS0[18] ; CLOCK                                    ; 13.232 ; 13.232 ; Rise       ; CLOCK                                    ;
;  REGS0[19] ; CLOCK                                    ; 13.141 ; 13.141 ; Rise       ; CLOCK                                    ;
;  REGS0[20] ; CLOCK                                    ; 13.366 ; 13.366 ; Rise       ; CLOCK                                    ;
;  REGS0[21] ; CLOCK                                    ; 12.897 ; 12.897 ; Rise       ; CLOCK                                    ;
;  REGS0[22] ; CLOCK                                    ; 13.097 ; 13.097 ; Rise       ; CLOCK                                    ;
;  REGS0[23] ; CLOCK                                    ; 13.818 ; 13.818 ; Rise       ; CLOCK                                    ;
;  REGS0[24] ; CLOCK                                    ; 13.116 ; 13.116 ; Rise       ; CLOCK                                    ;
;  REGS0[25] ; CLOCK                                    ; 13.366 ; 13.366 ; Rise       ; CLOCK                                    ;
;  REGS0[26] ; CLOCK                                    ; 13.386 ; 13.386 ; Rise       ; CLOCK                                    ;
;  REGS0[27] ; CLOCK                                    ; 13.644 ; 13.644 ; Rise       ; CLOCK                                    ;
;  REGS0[28] ; CLOCK                                    ; 13.166 ; 13.166 ; Rise       ; CLOCK                                    ;
;  REGS0[29] ; CLOCK                                    ; 13.099 ; 13.099 ; Rise       ; CLOCK                                    ;
;  REGS0[30] ; CLOCK                                    ; 12.908 ; 12.908 ; Rise       ; CLOCK                                    ;
;  REGS0[31] ; CLOCK                                    ; 12.699 ; 12.699 ; Rise       ; CLOCK                                    ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S0  ; 7.846  ;        ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S0  ; 7.846  ;        ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[1] ; CONTROLLER:Controller_dp|State_Atual.S0  ; 7.453  ;        ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S0  ;        ; 7.846  ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S0  ;        ; 7.846  ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[1] ; CONTROLLER:Controller_dp|State_Atual.S0  ;        ; 7.453  ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; 7.013  ; 6.855  ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S10 ;        ; 6.855  ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[3] ; CONTROLLER:Controller_dp|State_Atual.S10 ; 7.013  ;        ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; 6.855  ; 7.013  ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S10 ; 6.855  ;        ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[3] ; CONTROLLER:Controller_dp|State_Atual.S10 ;        ; 7.013  ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
+------------+------------------------------------------+--------+--------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port  ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; ESTADO[*]  ; CLOCK                                    ; 10.582 ; 10.582 ; Rise       ; CLOCK                                    ;
;  ESTADO[0] ; CLOCK                                    ; 11.406 ; 11.406 ; Rise       ; CLOCK                                    ;
;  ESTADO[1] ; CLOCK                                    ; 10.582 ; 10.582 ; Rise       ; CLOCK                                    ;
;  ESTADO[2] ; CLOCK                                    ; 11.894 ; 11.894 ; Rise       ; CLOCK                                    ;
;  ESTADO[3] ; CLOCK                                    ; 11.711 ; 11.711 ; Rise       ; CLOCK                                    ;
; REGS0[*]   ; CLOCK                                    ; 12.699 ; 12.699 ; Rise       ; CLOCK                                    ;
;  REGS0[0]  ; CLOCK                                    ; 12.907 ; 12.907 ; Rise       ; CLOCK                                    ;
;  REGS0[1]  ; CLOCK                                    ; 13.276 ; 13.276 ; Rise       ; CLOCK                                    ;
;  REGS0[2]  ; CLOCK                                    ; 13.392 ; 13.392 ; Rise       ; CLOCK                                    ;
;  REGS0[3]  ; CLOCK                                    ; 13.120 ; 13.120 ; Rise       ; CLOCK                                    ;
;  REGS0[4]  ; CLOCK                                    ; 13.387 ; 13.387 ; Rise       ; CLOCK                                    ;
;  REGS0[5]  ; CLOCK                                    ; 13.345 ; 13.345 ; Rise       ; CLOCK                                    ;
;  REGS0[6]  ; CLOCK                                    ; 13.136 ; 13.136 ; Rise       ; CLOCK                                    ;
;  REGS0[7]  ; CLOCK                                    ; 12.945 ; 12.945 ; Rise       ; CLOCK                                    ;
;  REGS0[8]  ; CLOCK                                    ; 12.712 ; 12.712 ; Rise       ; CLOCK                                    ;
;  REGS0[9]  ; CLOCK                                    ; 12.927 ; 12.927 ; Rise       ; CLOCK                                    ;
;  REGS0[10] ; CLOCK                                    ; 13.439 ; 13.439 ; Rise       ; CLOCK                                    ;
;  REGS0[11] ; CLOCK                                    ; 13.098 ; 13.098 ; Rise       ; CLOCK                                    ;
;  REGS0[12] ; CLOCK                                    ; 13.614 ; 13.614 ; Rise       ; CLOCK                                    ;
;  REGS0[13] ; CLOCK                                    ; 12.928 ; 12.928 ; Rise       ; CLOCK                                    ;
;  REGS0[14] ; CLOCK                                    ; 13.366 ; 13.366 ; Rise       ; CLOCK                                    ;
;  REGS0[15] ; CLOCK                                    ; 12.789 ; 12.789 ; Rise       ; CLOCK                                    ;
;  REGS0[16] ; CLOCK                                    ; 12.912 ; 12.912 ; Rise       ; CLOCK                                    ;
;  REGS0[17] ; CLOCK                                    ; 12.903 ; 12.903 ; Rise       ; CLOCK                                    ;
;  REGS0[18] ; CLOCK                                    ; 13.232 ; 13.232 ; Rise       ; CLOCK                                    ;
;  REGS0[19] ; CLOCK                                    ; 13.141 ; 13.141 ; Rise       ; CLOCK                                    ;
;  REGS0[20] ; CLOCK                                    ; 13.366 ; 13.366 ; Rise       ; CLOCK                                    ;
;  REGS0[21] ; CLOCK                                    ; 12.897 ; 12.897 ; Rise       ; CLOCK                                    ;
;  REGS0[22] ; CLOCK                                    ; 13.097 ; 13.097 ; Rise       ; CLOCK                                    ;
;  REGS0[23] ; CLOCK                                    ; 13.818 ; 13.818 ; Rise       ; CLOCK                                    ;
;  REGS0[24] ; CLOCK                                    ; 13.116 ; 13.116 ; Rise       ; CLOCK                                    ;
;  REGS0[25] ; CLOCK                                    ; 13.366 ; 13.366 ; Rise       ; CLOCK                                    ;
;  REGS0[26] ; CLOCK                                    ; 13.386 ; 13.386 ; Rise       ; CLOCK                                    ;
;  REGS0[27] ; CLOCK                                    ; 13.644 ; 13.644 ; Rise       ; CLOCK                                    ;
;  REGS0[28] ; CLOCK                                    ; 13.166 ; 13.166 ; Rise       ; CLOCK                                    ;
;  REGS0[29] ; CLOCK                                    ; 13.099 ; 13.099 ; Rise       ; CLOCK                                    ;
;  REGS0[30] ; CLOCK                                    ; 12.908 ; 12.908 ; Rise       ; CLOCK                                    ;
;  REGS0[31] ; CLOCK                                    ; 12.699 ; 12.699 ; Rise       ; CLOCK                                    ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S0  ; 7.453  ;        ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S0  ; 7.846  ;        ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[1] ; CONTROLLER:Controller_dp|State_Atual.S0  ; 7.453  ;        ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S0  ;        ; 7.453  ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S0  ;        ; 7.846  ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[1] ; CONTROLLER:Controller_dp|State_Atual.S0  ;        ; 7.453  ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; 7.013  ; 6.855  ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S10 ;        ; 6.855  ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[3] ; CONTROLLER:Controller_dp|State_Atual.S10 ; 7.013  ;        ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; 6.855  ; 7.013  ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S10 ; 6.855  ;        ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[3] ; CONTROLLER:Controller_dp|State_Atual.S10 ;        ; 7.013  ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
+------------+------------------------------------------+--------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------+
; Fast Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK                                    ; -3.903 ; -599.374      ;
; CLOCK_MEM                                ; -2.309 ; -134.604      ;
; CONTROLLER:Controller_dp|State_Atual.S0  ; -1.459 ; -1.459        ;
; CONTROLLER:Controller_dp|State_Atual.S10 ; -0.409 ; -0.573        ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK                                    ; -3.510 ; -302.120      ;
; CONTROLLER:Controller_dp|State_Atual.S10 ; -1.745 ; -1.745        ;
; CLOCK_MEM                                ; -0.567 ; -6.808        ;
; CONTROLLER:Controller_dp|State_Atual.S0  ; 0.336  ; 0.000         ;
+------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_MEM                                ; -2.000 ; -321.380      ;
; CLOCK                                    ; -1.627 ; -661.322      ;
; CONTROLLER:Controller_dp|State_Atual.S0  ; 0.500  ; 0.000         ;
; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.500  ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[4]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[5]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[3]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[2]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[1]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[0]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[6]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[4]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[4]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[4]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[4]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[5]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[5]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[5]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[5]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[3]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[3]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[3]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[3]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[2]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[2]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[2]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[2]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[1]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[1]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[1]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[1]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[0]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[0]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[0]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[0]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[6]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[6]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[6]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.903 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[6]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.019      ; 5.954      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[8]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[19] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[20] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[21] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[22] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[23] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[8]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[8]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[8]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[8]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[19] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[19] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[19] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[19] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[20] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[20] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[20] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[20] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[21] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[21] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[21] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[21] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[22] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[22] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[22] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[22] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[23] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[23] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[23] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.841 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[23] ; CLOCK        ; CLOCK       ; 1.000        ; 1.087      ; 5.960      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[26] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[27] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[29] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[30] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[31] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[26] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[26] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[26] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[26] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[27] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[27] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[27] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[27] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[29] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[29] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[29] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[29] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[30] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[30] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[30] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[30] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; REGISTER32:reg_PC_dp|q[31] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; REGISTER32:reg_PC_dp|q[31] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; REGISTER32:reg_PC_dp|q[31] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.799 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; REGISTER32:reg_PC_dp|q[31] ; CLOCK        ; CLOCK       ; 1.000        ; 1.163      ; 5.994      ;
; -3.770 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[11] ; CLOCK        ; CLOCK       ; 1.000        ; 1.178      ; 5.980      ;
; -3.770 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[24] ; CLOCK        ; CLOCK       ; 1.000        ; 1.178      ; 5.980      ;
; -3.770 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[25] ; CLOCK        ; CLOCK       ; 1.000        ; 1.178      ; 5.980      ;
; -3.770 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[4]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.162      ; 5.964      ;
; -3.770 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[5]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.162      ; 5.964      ;
; -3.770 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[3]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.162      ; 5.964      ;
; -3.770 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[2]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.162      ; 5.964      ;
; -3.770 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[1]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.162      ; 5.964      ;
; -3.770 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[0]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.162      ; 5.964      ;
; -3.770 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; REGISTER32:reg_PC_dp|q[6]  ; CLOCK        ; CLOCK       ; 1.000        ; 1.162      ; 5.964      ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_MEM'                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.309 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.732      ;
; -2.309 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.732      ;
; -2.309 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.732      ;
; -2.309 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.732      ;
; -2.309 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.732      ;
; -2.272 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg9  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.695      ;
; -2.272 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg9  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.695      ;
; -2.272 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg9  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.695      ;
; -2.272 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg9  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.695      ;
; -2.272 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg9  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.695      ;
; -2.251 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg11 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.674      ;
; -2.251 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg5  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.674      ;
; -2.251 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg11 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.674      ;
; -2.251 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg11 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.674      ;
; -2.251 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg11 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.674      ;
; -2.251 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg11 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.674      ;
; -2.251 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg5  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.674      ;
; -2.251 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg5  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.674      ;
; -2.251 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg5  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.674      ;
; -2.251 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg5  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.674      ;
; -2.248 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg16 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.671      ;
; -2.248 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg16 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.671      ;
; -2.248 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg16 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.671      ;
; -2.248 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg16 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.671      ;
; -2.248 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg16 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.671      ;
; -2.244 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg3  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.667      ;
; -2.244 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg3  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.667      ;
; -2.244 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg3  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.667      ;
; -2.244 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg3  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.667      ;
; -2.244 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg3  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.667      ;
; -2.241 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg1  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.664      ;
; -2.241 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg1  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.664      ;
; -2.241 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg1  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.664      ;
; -2.241 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg1  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.664      ;
; -2.241 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg1  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.664      ;
; -2.239 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg14 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.662      ;
; -2.239 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg11 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.662      ;
; -2.239 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg14 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.662      ;
; -2.239 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg14 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.662      ;
; -2.239 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg14 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.662      ;
; -2.239 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg14 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.662      ;
; -2.239 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg11 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.662      ;
; -2.239 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg11 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.662      ;
; -2.239 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg11 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.662      ;
; -2.239 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg11 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.662      ;
; -2.234 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg6  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.657      ;
; -2.234 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg6  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.657      ;
; -2.234 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg6  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.657      ;
; -2.234 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg6  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.657      ;
; -2.234 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg6  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.657      ;
; -2.175 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.598      ;
; -2.175 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.598      ;
; -2.175 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.598      ;
; -2.175 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.598      ;
; -2.175 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.598      ;
; -2.150 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg12 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.573      ;
; -2.150 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg12 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.573      ;
; -2.150 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg12 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.573      ;
; -2.150 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg12 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.573      ;
; -2.150 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg12 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.573      ;
; -2.147 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg15 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.570      ;
; -2.147 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg15 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.570      ;
; -2.147 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg15 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.570      ;
; -2.147 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg15 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.570      ;
; -2.147 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg15 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.570      ;
; -2.142 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.565      ;
; -2.142 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.565      ;
; -2.142 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.565      ;
; -2.142 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.565      ;
; -2.142 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.565      ;
; -2.140 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.563      ;
; -2.140 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.563      ;
; -2.140 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.563      ;
; -2.140 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.563      ;
; -2.140 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.563      ;
; -2.140 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.563      ;
; -2.140 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.563      ;
; -2.140 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.563      ;
; -2.140 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.563      ;
; -2.140 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.563      ;
; -2.137 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg17 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.560      ;
; -2.137 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg2  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.560      ;
; -2.137 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg17 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.560      ;
; -2.137 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg17 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.560      ;
; -2.137 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg17 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.560      ;
; -2.137 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg17 ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.560      ;
; -2.137 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg2  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.560      ;
; -2.137 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg2  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.560      ;
; -2.137 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg2  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.560      ;
; -2.137 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg2  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.560      ;
; -2.133 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg8  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.556      ;
; -2.133 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.556      ;
; -2.133 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg8  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.556      ;
; -2.133 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg8  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.556      ;
; -2.133 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg8  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.556      ;
; -2.133 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg8  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.556      ;
; -2.133 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.556      ;
; -2.133 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.556      ;
; -2.133 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.556      ;
; -2.133 ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK        ; CLOCK_MEM   ; 1.000        ; -0.576     ; 2.556      ;
+--------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CONTROLLER:Controller_dp|State_Atual.S0'                                                                                                                             ;
+--------+------------------------------------------+-----------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                           ; Launch Clock ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; -1.459 ; CONTROLLER:Controller_dp|State_Atual.S3  ; CONTROLLER:Controller_dp|IORD     ; CLOCK        ; CONTROLLER:Controller_dp|State_Atual.S0 ; 1.000        ; -1.364     ; 0.729      ;
; -1.401 ; CONTROLLER:Controller_dp|State_Atual.S5  ; CONTROLLER:Controller_dp|IORD     ; CLOCK        ; CONTROLLER:Controller_dp|State_Atual.S0 ; 1.000        ; -1.364     ; 0.671      ;
; 0.228  ; CONTROLLER:Controller_dp|State_Atual.S11 ; CONTROLLER:Controller_dp|PCSRC[1] ; CLOCK        ; CONTROLLER:Controller_dp|State_Atual.S0 ; 1.000        ; 0.084      ; 0.439      ;
; 0.272  ; CONTROLLER:Controller_dp|State_Atual.S8  ; CONTROLLER:Controller_dp|PCSRC[0] ; CLOCK        ; CONTROLLER:Controller_dp|State_Atual.S0 ; 1.000        ; 0.106      ; 0.442      ;
+--------+------------------------------------------+-----------------------------------+--------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CONTROLLER:Controller_dp|State_Atual.S10'                                                                                                                                                           ;
+--------+------------------------------------------+-------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                             ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.409 ; CONTROLLER:Controller_dp|State_Atual.S7  ; CONTROLLER:Controller_dp|MEMTOREG   ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.500        ; 0.321      ; 0.757      ;
; -0.164 ; CONTROLLER:Controller_dp|State_Atual.S7  ; CONTROLLER:Controller_dp|REGDST     ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.500        ; 0.183      ; 0.479      ;
; 0.127  ; CONTROLLER:Controller_dp|State_Atual.S9  ; CONTROLLER:Controller_dp|ALUSRCB[0] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.289      ; 0.735      ;
; 0.137  ; CONTROLLER:Controller_dp|State_Atual.S9  ; CONTROLLER:Controller_dp|ALUSRCB[1] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.358      ; 0.647      ;
; 0.140  ; CONTROLLER:Controller_dp|State_Atual.S8  ; CONTROLLER:Controller_dp|ALUSRCB[0] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.289      ; 0.722      ;
; 0.151  ; CONTROLLER:Controller_dp|State_Atual.S9  ; CONTROLLER:Controller_dp|ALUSRCA    ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.230      ; 0.705      ;
; 0.164  ; CONTROLLER:Controller_dp|State_Atual.S8  ; CONTROLLER:Controller_dp|ALUSRCA    ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.230      ; 0.692      ;
; 0.204  ; CONTROLLER:Controller_dp|State_Atual.S6  ; CONTROLLER:Controller_dp|ALUSRCB[0] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.289      ; 0.658      ;
; 0.210  ; CONTROLLER:Controller_dp|State_Atual.S6  ; CONTROLLER:Controller_dp|ALUOP[1]   ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.256      ; 0.639      ;
; 0.222  ; CONTROLLER:Controller_dp|State_Atual.S1  ; CONTROLLER:Controller_dp|ALUSRCB[1] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.358      ; 0.562      ;
; 0.228  ; CONTROLLER:Controller_dp|State_Atual.S6  ; CONTROLLER:Controller_dp|ALUSRCA    ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.230      ; 0.628      ;
; 0.253  ; CONTROLLER:Controller_dp|State_Atual.S2  ; CONTROLLER:Controller_dp|ALUSRCB[0] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.289      ; 0.609      ;
; 0.270  ; CONTROLLER:Controller_dp|State_Atual.S2  ; CONTROLLER:Controller_dp|ALUSRCB[1] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.358      ; 0.514      ;
; 0.277  ; CONTROLLER:Controller_dp|State_Atual.S2  ; CONTROLLER:Controller_dp|ALUSRCA    ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.230      ; 0.579      ;
; 0.300  ; CONTROLLER:Controller_dp|State_Atual.S8  ; CONTROLLER:Controller_dp|ALUOP[0]   ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 0.240      ; 0.596      ;
; 1.772  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CONTROLLER:Controller_dp|MEMTOREG   ; CONTROLLER:Controller_dp|State_Atual.S10 ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.500        ; 2.270      ; 0.666      ;
; 2.272  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CONTROLLER:Controller_dp|MEMTOREG   ; CONTROLLER:Controller_dp|State_Atual.S10 ; CONTROLLER:Controller_dp|State_Atual.S10 ; 1.000        ; 2.270      ; 0.666      ;
+--------+------------------------------------------+-------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK'                                                                                                                                                                            ;
+--------+------------------------------------------+-----------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                       ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -3.510 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[22]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 4.285      ; 1.068      ;
; -3.431 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[24]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 4.265      ; 1.127      ;
; -3.431 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[25]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 4.265      ; 1.127      ;
; -3.397 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[19]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.781      ; 0.677      ;
; -3.010 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[22]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; -0.500       ; 4.285      ; 1.068      ;
; -2.931 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[24]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; -0.500       ; 4.265      ; 1.127      ;
; -2.931 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[25]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; -0.500       ; 4.265      ; 1.127      ;
; -2.897 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[19]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; -0.500       ; 3.781      ; 0.677      ;
; -2.894 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][29] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.269      ; 1.668      ;
; -2.894 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][20] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.269      ; 1.668      ;
; -2.894 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][19] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.269      ; 1.668      ;
; -2.894 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][18] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.269      ; 1.668      ;
; -2.894 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][11] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.269      ; 1.668      ;
; -2.894 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][8]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.269      ; 1.668      ;
; -2.894 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][7]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.269      ; 1.668      ;
; -2.894 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][6]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.269      ; 1.668      ;
; -2.894 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][5]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.269      ; 1.668      ;
; -2.894 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][4]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.269      ; 1.668      ;
; -2.894 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][3]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.269      ; 1.668      ;
; -2.894 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][2]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.269      ; 1.668      ;
; -2.894 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][1]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.269      ; 1.668      ;
; -2.732 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][24] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.196      ; 1.757      ;
; -2.732 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][23] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.196      ; 1.757      ;
; -2.732 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][21] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.196      ; 1.757      ;
; -2.732 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][13] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.196      ; 1.757      ;
; -2.710 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][30] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.179      ; 1.762      ;
; -2.709 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][31] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.199      ; 1.783      ;
; -2.709 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][28] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.199      ; 1.783      ;
; -2.709 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][27] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.199      ; 1.783      ;
; -2.709 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][26] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.199      ; 1.783      ;
; -2.709 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][25] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.199      ; 1.783      ;
; -2.709 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][22] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.199      ; 1.783      ;
; -2.709 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][17] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.199      ; 1.783      ;
; -2.709 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][16] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.199      ; 1.783      ;
; -2.709 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][15] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.199      ; 1.783      ;
; -2.709 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][14] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.199      ; 1.783      ;
; -2.709 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][12] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.199      ; 1.783      ;
; -2.709 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][10] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.199      ; 1.783      ;
; -2.709 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][9]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.199      ; 1.783      ;
; -2.709 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][0]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; 0.000        ; 4.199      ; 1.783      ;
; -2.661 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_instr_dp|q[22]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.539      ; 1.030      ;
; -2.555 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[2]                   ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.312      ; 0.909      ;
; -2.546 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[12]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.412      ; 1.018      ;
; -2.528 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[29]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.466      ; 1.090      ;
; -2.506 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[10]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.453      ; 1.099      ;
; -2.466 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[17]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.334      ; 1.161      ;
; -2.466 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[18]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.334      ; 1.161      ;
; -2.466 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[23]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.334      ; 1.161      ;
; -2.466 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[12]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.334      ; 1.161      ;
; -2.462 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[11]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.067      ; 0.898      ;
; -2.462 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[16]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.067      ; 0.898      ;
; -2.462 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[20]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.067      ; 0.898      ;
; -2.436 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[0]                   ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.312      ; 1.028      ;
; -2.433 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[28]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.312      ; 1.031      ;
; -2.421 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[22]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.459      ; 1.190      ;
; -2.405 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[17]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.412      ; 1.159      ;
; -2.400 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[4]                   ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.466      ; 1.218      ;
; -2.396 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[27]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.466      ; 1.222      ;
; -2.395 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[26]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.466      ; 1.223      ;
; -2.395 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[31]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.466      ; 1.223      ;
; -2.394 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][29] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 4.269      ; 1.668      ;
; -2.394 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][20] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 4.269      ; 1.668      ;
; -2.394 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][19] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 4.269      ; 1.668      ;
; -2.394 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][18] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 4.269      ; 1.668      ;
; -2.394 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][11] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 4.269      ; 1.668      ;
; -2.394 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][8]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 4.269      ; 1.668      ;
; -2.394 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][7]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 4.269      ; 1.668      ;
; -2.394 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][6]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 4.269      ; 1.668      ;
; -2.394 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][5]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 4.269      ; 1.668      ;
; -2.394 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][4]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 4.269      ; 1.668      ;
; -2.394 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][3]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 4.269      ; 1.668      ;
; -2.394 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][2]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 4.269      ; 1.668      ;
; -2.394 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][1]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 4.269      ; 1.668      ;
; -2.381 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[8]                   ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.453      ; 1.224      ;
; -2.381 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[9]                   ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.453      ; 1.224      ;
; -2.380 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[15]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.453      ; 1.225      ;
; -2.380 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[18]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.412      ; 1.184      ;
; -2.378 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[7]                   ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.453      ; 1.227      ;
; -2.378 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[23]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.412      ; 1.186      ;
; -2.376 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[14]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.453      ; 1.229      ;
; -2.350 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[1]                   ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.312      ; 1.114      ;
; -2.338 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_PC_dp|q[28]                    ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.588      ; 1.543      ;
; -2.308 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[13]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.312      ; 1.156      ;
; -2.262 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[6]                   ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.466      ; 1.356      ;
; -2.250 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_instr_dp|q[25]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.519      ; 1.421      ;
; -2.249 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_instr_dp|q[24]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.519      ; 1.422      ;
; -2.239 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[7]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.089      ; 1.143      ;
; -2.239 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[8]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.089      ; 1.143      ;
; -2.239 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[9]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.089      ; 1.143      ;
; -2.239 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[10]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.089      ; 1.143      ;
; -2.239 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[14]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.089      ; 1.143      ;
; -2.239 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_instr_dp|q[15]                 ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.089      ; 1.143      ;
; -2.233 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[21]                  ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.312      ; 1.231      ;
; -2.232 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][24] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 4.196      ; 1.757      ;
; -2.232 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][23] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 4.196      ; 1.757      ;
; -2.232 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][21] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 4.196      ; 1.757      ;
; -2.232 ; CONTROLLER:Controller_dp|State_Atual.S10 ; REGFILE:RegFile_dp|banco_registradores[2][13] ; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK       ; -0.500       ; 4.196      ; 1.757      ;
; -2.231 ; CONTROLLER:Controller_dp|IORD            ; REGISTER32:reg_data_dp|q[3]                   ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.312      ; 1.233      ;
; -2.229 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_PC_dp|q[12]                    ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.704      ; 1.768      ;
; -2.229 ; CONTROLLER:Controller_dp|State_Atual.S0  ; REGISTER32:reg_PC_dp|q[13]                    ; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK       ; 0.000        ; 3.704      ; 1.768      ;
+--------+------------------------------------------+-----------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CONTROLLER:Controller_dp|State_Atual.S10'                                                                                                                                                            ;
+--------+------------------------------------------+-------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                             ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.745 ; CONTROLLER:Controller_dp|State_Atual.S10 ; CONTROLLER:Controller_dp|MEMTOREG   ; CONTROLLER:Controller_dp|State_Atual.S10 ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 2.270      ; 0.666      ;
; -1.245 ; CONTROLLER:Controller_dp|State_Atual.S10 ; CONTROLLER:Controller_dp|MEMTOREG   ; CONTROLLER:Controller_dp|State_Atual.S10 ; CONTROLLER:Controller_dp|State_Atual.S10 ; -0.500       ; 2.270      ; 0.666      ;
; 0.156  ; CONTROLLER:Controller_dp|State_Atual.S2  ; CONTROLLER:Controller_dp|ALUSRCB[1] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.358      ; 0.514      ;
; 0.204  ; CONTROLLER:Controller_dp|State_Atual.S1  ; CONTROLLER:Controller_dp|ALUSRCB[1] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.358      ; 0.562      ;
; 0.289  ; CONTROLLER:Controller_dp|State_Atual.S9  ; CONTROLLER:Controller_dp|ALUSRCB[1] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.358      ; 0.647      ;
; 0.320  ; CONTROLLER:Controller_dp|State_Atual.S2  ; CONTROLLER:Controller_dp|ALUSRCB[0] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.289      ; 0.609      ;
; 0.349  ; CONTROLLER:Controller_dp|State_Atual.S2  ; CONTROLLER:Controller_dp|ALUSRCA    ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.230      ; 0.579      ;
; 0.356  ; CONTROLLER:Controller_dp|State_Atual.S8  ; CONTROLLER:Controller_dp|ALUOP[0]   ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.240      ; 0.596      ;
; 0.369  ; CONTROLLER:Controller_dp|State_Atual.S6  ; CONTROLLER:Controller_dp|ALUSRCB[0] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.289      ; 0.658      ;
; 0.383  ; CONTROLLER:Controller_dp|State_Atual.S6  ; CONTROLLER:Controller_dp|ALUOP[1]   ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.256      ; 0.639      ;
; 0.398  ; CONTROLLER:Controller_dp|State_Atual.S6  ; CONTROLLER:Controller_dp|ALUSRCA    ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.230      ; 0.628      ;
; 0.433  ; CONTROLLER:Controller_dp|State_Atual.S8  ; CONTROLLER:Controller_dp|ALUSRCB[0] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.289      ; 0.722      ;
; 0.446  ; CONTROLLER:Controller_dp|State_Atual.S9  ; CONTROLLER:Controller_dp|ALUSRCB[0] ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.289      ; 0.735      ;
; 0.462  ; CONTROLLER:Controller_dp|State_Atual.S8  ; CONTROLLER:Controller_dp|ALUSRCA    ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.230      ; 0.692      ;
; 0.475  ; CONTROLLER:Controller_dp|State_Atual.S9  ; CONTROLLER:Controller_dp|ALUSRCA    ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0.000        ; 0.230      ; 0.705      ;
; 0.796  ; CONTROLLER:Controller_dp|State_Atual.S7  ; CONTROLLER:Controller_dp|REGDST     ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; -0.500       ; 0.183      ; 0.479      ;
; 0.936  ; CONTROLLER:Controller_dp|State_Atual.S7  ; CONTROLLER:Controller_dp|MEMTOREG   ; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; -0.500       ; 0.321      ; 0.757      ;
+--------+------------------------------------------+-------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_MEM'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.567 ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg0 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.050      ; 0.621      ;
; -0.567 ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg0 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.050      ; 0.621      ;
; -0.554 ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg1 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.050      ; 0.634      ;
; -0.554 ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg1 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.050      ; 0.634      ;
; -0.551 ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg5 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.050      ; 0.637      ;
; -0.551 ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg5 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.050      ; 0.637      ;
; -0.446 ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg4 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.050      ; 0.742      ;
; -0.446 ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg4 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.050      ; 0.742      ;
; -0.440 ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg6 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.050      ; 0.748      ;
; -0.440 ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg6 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.050      ; 0.748      ;
; -0.426 ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg3 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.050      ; 0.762      ;
; -0.426 ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg3 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.050      ; 0.762      ;
; -0.420 ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg2 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.050      ; 0.768      ;
; -0.420 ; CONTROLLER:Controller_dp|IORD                                                                                                              ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg2 ; CONTROLLER:Controller_dp|State_Atual.S0 ; CLOCK_MEM   ; 0.000        ; 1.050      ; 0.768      ;
; 0.868  ; CONTROLLER:Controller_dp|State_Atual.S5                                                                                                    ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.314     ; 0.692      ;
; 0.868  ; CONTROLLER:Controller_dp|State_Atual.S5                                                                                                    ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_we_reg       ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.314     ; 0.692      ;
; 1.185  ; REGISTER32:reg_ALUResult_dp|q[4]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.314     ; 1.009      ;
; 1.185  ; REGISTER32:reg_ALUResult_dp|q[4]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.314     ; 1.009      ;
; 1.719  ; REGISTER32:reg_ALUResult_dp|q[6]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.933     ; 0.924      ;
; 1.719  ; REGISTER32:reg_ALUResult_dp|q[6]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.933     ; 0.924      ;
; 1.723  ; REGISTER32:reg_ALUResult_dp|q[3]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.835     ; 1.026      ;
; 1.723  ; REGISTER32:reg_ALUResult_dp|q[3]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg3 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.835     ; 1.026      ;
; 1.738  ; REGISTER32:reg_ALUResult_dp|q[2]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.933     ; 0.943      ;
; 1.738  ; REGISTER32:reg_ALUResult_dp|q[2]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg2 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.933     ; 0.943      ;
; 1.809  ; REGISTER32:reg_ALUResult_dp|q[5]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.933     ; 1.014      ;
; 1.809  ; REGISTER32:reg_ALUResult_dp|q[5]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg5 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.933     ; 1.014      ;
; 1.810  ; REGISTER32:reg_ALUResult_dp|q[1]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.933     ; 1.015      ;
; 1.810  ; REGISTER32:reg_ALUResult_dp|q[1]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg1 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.933     ; 1.015      ;
; 1.933  ; REGISTER32:reg_ALUResult_dp|q[0]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.096     ; 0.975      ;
; 1.933  ; REGISTER32:reg_ALUResult_dp|q[0]                                                                                                           ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.096     ; 0.975      ;
; 2.173  ; REGISTER32:reg_PC_dp|q[0]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.594     ; 0.717      ;
; 2.173  ; REGISTER32:reg_PC_dp|q[0]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.594     ; 0.717      ;
; 2.243  ; REGISTER32:reg_PC_dp|q[6]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.594     ; 0.787      ;
; 2.243  ; REGISTER32:reg_PC_dp|q[6]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg6 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.594     ; 0.787      ;
; 2.269  ; REGISTER32:reg_PC_dp|q[2]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.594     ; 0.813      ;
; 2.269  ; REGISTER32:reg_PC_dp|q[2]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg2 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.594     ; 0.813      ;
; 2.294  ; REGISTER32:reg_PC_dp|q[4]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.594     ; 0.838      ;
; 2.294  ; REGISTER32:reg_PC_dp|q[4]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg4 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.594     ; 0.838      ;
; 2.297  ; REGISTER32:reg_PC_dp|q[1]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.594     ; 0.841      ;
; 2.297  ; REGISTER32:reg_PC_dp|q[1]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg1 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.594     ; 0.841      ;
; 2.304  ; REGISTER32:reg_PC_dp|q[5]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.594     ; 0.848      ;
; 2.304  ; REGISTER32:reg_PC_dp|q[5]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg5 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.594     ; 0.848      ;
; 2.307  ; REGISTER32:reg_PC_dp|q[3]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.594     ; 0.851      ;
; 2.307  ; REGISTER32:reg_PC_dp|q[3]                                                                                                                  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg3 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -1.594     ; 0.851      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_memory_reg0  ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg1  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a1~porta_memory_reg0  ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg2  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a2~porta_memory_reg0  ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg3  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a3~porta_memory_reg0  ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg4  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a11~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg5  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a12~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg6  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a13~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg7  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a14~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg8  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a15~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg9  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a16~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg10 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a17~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg11 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a18~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg12 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a19~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg13 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a20~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg0  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_memory_reg0  ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg1  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a5~porta_memory_reg0  ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg2  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a6~porta_memory_reg0  ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg3  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a7~porta_memory_reg0  ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg4  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a8~porta_memory_reg0  ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg5  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a9~porta_memory_reg0  ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg6  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a10~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg7  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a21~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg8  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a22~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg9  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a23~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg10 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a24~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg11 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a25~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg12 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a26~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg13 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a27~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg14 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a28~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg15 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a29~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg16 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a30~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg17 ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a31~porta_memory_reg0 ; CLOCK_MEM                               ; CLOCK_MEM   ; 0.000        ; -0.017     ; 2.442      ;
; 2.751  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg4  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.313      ;
; 2.751  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg4  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.313      ;
; 2.751  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg4  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.313      ;
; 2.751  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg4  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.313      ;
; 2.751  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg4  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.313      ;
; 2.882  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.444      ;
; 2.882  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.444      ;
; 2.882  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.444      ;
; 2.882  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.444      ;
; 2.882  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.444      ;
; 2.883  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg8  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.445      ;
; 2.883  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg8  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.445      ;
; 2.883  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg8  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.445      ;
; 2.883  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg8  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.445      ;
; 2.883  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg8  ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.445      ;
; 2.885  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg10 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.447      ;
; 2.885  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg10 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.447      ;
; 2.885  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg10 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.447      ;
; 2.885  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg10 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.447      ;
; 2.885  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg10 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.447      ;
; 2.886  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg13 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.448      ;
; 2.886  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg13 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.448      ;
; 2.886  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg13 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.448      ;
; 2.886  ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3                     ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_datain_reg13 ; CLOCK                                   ; CLOCK_MEM   ; 0.000        ; -0.576     ; 2.448      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CONTROLLER:Controller_dp|State_Atual.S0'                                                                                                                             ;
+-------+------------------------------------------+-----------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                           ; Launch Clock ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-----------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; 0.336 ; CONTROLLER:Controller_dp|State_Atual.S8  ; CONTROLLER:Controller_dp|PCSRC[0] ; CLOCK        ; CONTROLLER:Controller_dp|State_Atual.S0 ; 0.000        ; 0.106      ; 0.442      ;
; 0.355 ; CONTROLLER:Controller_dp|State_Atual.S11 ; CONTROLLER:Controller_dp|PCSRC[1] ; CLOCK        ; CONTROLLER:Controller_dp|State_Atual.S0 ; 0.000        ; 0.084      ; 0.439      ;
; 2.035 ; CONTROLLER:Controller_dp|State_Atual.S5  ; CONTROLLER:Controller_dp|IORD     ; CLOCK        ; CONTROLLER:Controller_dp|State_Atual.S0 ; 0.000        ; -1.364     ; 0.671      ;
; 2.093 ; CONTROLLER:Controller_dp|State_Atual.S3  ; CONTROLLER:Controller_dp|IORD     ; CLOCK        ; CONTROLLER:Controller_dp|State_Atual.S0 ; 0.000        ; -1.364     ; 0.729      ;
+-------+------------------------------------------+-----------------------------------+--------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_MEM'                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_MEM ; Rise       ; MEMDATAPATH:MemoryDatapath_dp|DM:DataMemory|altsyncram:altsyncram_component|altsyncram_9hc1:auto_generated|ram_block1a4~porta_address_reg1 ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK ; Rise       ; REGFILE:RegFile_dp|altsyncram:banco_registradores_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CONTROLLER:Controller_dp|State_Atual.S0'                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; CONTROLLER:Controller_dp|IORD           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; CONTROLLER:Controller_dp|IORD           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; CONTROLLER:Controller_dp|PCSRC[0]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; CONTROLLER:Controller_dp|PCSRC[0]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; CONTROLLER:Controller_dp|PCSRC[1]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; CONTROLLER:Controller_dp|PCSRC[1]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|IORD|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|IORD|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|PCSRC[0]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|PCSRC[0]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|PCSRC[1]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|PCSRC[1]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; Controller_dp|State_Atual.S0|regout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; Controller_dp|State_Atual.S0|regout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|WideOr0~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|WideOr0~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; Controller_dp|WideOr0~0|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; Controller_dp|WideOr0~0|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|WideOr7~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|WideOr7~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|WideOr7~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|WideOr7~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|WideOr7~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Fall       ; Controller_dp|WideOr7~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; Controller_dp|WideOr7~1|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S0 ; Rise       ; Controller_dp|WideOr7~1|dataa           ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CONTROLLER:Controller_dp|State_Atual.S10'                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; CONTROLLER:Controller_dp|ALUOP[0]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; CONTROLLER:Controller_dp|ALUOP[0]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; CONTROLLER:Controller_dp|ALUOP[1]       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; CONTROLLER:Controller_dp|ALUOP[1]       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; CONTROLLER:Controller_dp|ALUSRCA        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; CONTROLLER:Controller_dp|ALUSRCA        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; CONTROLLER:Controller_dp|ALUSRCB[0]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; CONTROLLER:Controller_dp|ALUSRCB[0]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; CONTROLLER:Controller_dp|ALUSRCB[1]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; CONTROLLER:Controller_dp|ALUSRCB[1]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; CONTROLLER:Controller_dp|MEMTOREG       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; CONTROLLER:Controller_dp|MEMTOREG       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; CONTROLLER:Controller_dp|REGDST         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; CONTROLLER:Controller_dp|REGDST         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|ALUOP[0]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|ALUOP[0]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|ALUOP[1]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|ALUOP[1]|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|ALUSRCA|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|ALUSRCA|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|ALUSRCB[0]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|ALUSRCB[0]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|ALUSRCB[1]|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|ALUSRCB[1]|dataa          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|MEMTOREG|dataa            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|MEMTOREG|dataa            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|REGDST|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|REGDST|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|State_Atual.S10|regout    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|State_Atual.S10|regout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|WideOr2|combout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|WideOr2|combout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|WideOr2|datab             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|WideOr2|datab             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|WideOr2~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|WideOr2~clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|WideOr2~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|WideOr2~clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|WideOr8~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|WideOr8~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|WideOr8~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|WideOr8~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|WideOr8~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Fall       ; Controller_dp|WideOr8~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|WideOr8~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; CONTROLLER:Controller_dp|State_Atual.S10 ; Rise       ; Controller_dp|WideOr8~0|datad           ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port  ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; ESTADO[*]  ; CLOCK                                    ; 6.688 ; 6.688 ; Rise       ; CLOCK                                    ;
;  ESTADO[0] ; CLOCK                                    ; 6.688 ; 6.688 ; Rise       ; CLOCK                                    ;
;  ESTADO[1] ; CLOCK                                    ; 6.484 ; 6.484 ; Rise       ; CLOCK                                    ;
;  ESTADO[2] ; CLOCK                                    ; 6.608 ; 6.608 ; Rise       ; CLOCK                                    ;
;  ESTADO[3] ; CLOCK                                    ; 6.351 ; 6.351 ; Rise       ; CLOCK                                    ;
; REGS0[*]   ; CLOCK                                    ; 7.035 ; 7.035 ; Rise       ; CLOCK                                    ;
;  REGS0[0]  ; CLOCK                                    ; 6.630 ; 6.630 ; Rise       ; CLOCK                                    ;
;  REGS0[1]  ; CLOCK                                    ; 6.834 ; 6.834 ; Rise       ; CLOCK                                    ;
;  REGS0[2]  ; CLOCK                                    ; 6.822 ; 6.822 ; Rise       ; CLOCK                                    ;
;  REGS0[3]  ; CLOCK                                    ; 6.740 ; 6.740 ; Rise       ; CLOCK                                    ;
;  REGS0[4]  ; CLOCK                                    ; 6.843 ; 6.843 ; Rise       ; CLOCK                                    ;
;  REGS0[5]  ; CLOCK                                    ; 6.808 ; 6.808 ; Rise       ; CLOCK                                    ;
;  REGS0[6]  ; CLOCK                                    ; 6.735 ; 6.735 ; Rise       ; CLOCK                                    ;
;  REGS0[7]  ; CLOCK                                    ; 6.598 ; 6.598 ; Rise       ; CLOCK                                    ;
;  REGS0[8]  ; CLOCK                                    ; 6.480 ; 6.480 ; Rise       ; CLOCK                                    ;
;  REGS0[9]  ; CLOCK                                    ; 6.645 ; 6.645 ; Rise       ; CLOCK                                    ;
;  REGS0[10] ; CLOCK                                    ; 6.822 ; 6.822 ; Rise       ; CLOCK                                    ;
;  REGS0[11] ; CLOCK                                    ; 6.664 ; 6.664 ; Rise       ; CLOCK                                    ;
;  REGS0[12] ; CLOCK                                    ; 6.922 ; 6.922 ; Rise       ; CLOCK                                    ;
;  REGS0[13] ; CLOCK                                    ; 6.599 ; 6.599 ; Rise       ; CLOCK                                    ;
;  REGS0[14] ; CLOCK                                    ; 6.833 ; 6.833 ; Rise       ; CLOCK                                    ;
;  REGS0[15] ; CLOCK                                    ; 6.562 ; 6.562 ; Rise       ; CLOCK                                    ;
;  REGS0[16] ; CLOCK                                    ; 6.632 ; 6.632 ; Rise       ; CLOCK                                    ;
;  REGS0[17] ; CLOCK                                    ; 6.619 ; 6.619 ; Rise       ; CLOCK                                    ;
;  REGS0[18] ; CLOCK                                    ; 6.739 ; 6.739 ; Rise       ; CLOCK                                    ;
;  REGS0[19] ; CLOCK                                    ; 6.739 ; 6.739 ; Rise       ; CLOCK                                    ;
;  REGS0[20] ; CLOCK                                    ; 6.803 ; 6.803 ; Rise       ; CLOCK                                    ;
;  REGS0[21] ; CLOCK                                    ; 6.619 ; 6.619 ; Rise       ; CLOCK                                    ;
;  REGS0[22] ; CLOCK                                    ; 6.691 ; 6.691 ; Rise       ; CLOCK                                    ;
;  REGS0[23] ; CLOCK                                    ; 7.035 ; 7.035 ; Rise       ; CLOCK                                    ;
;  REGS0[24] ; CLOCK                                    ; 6.689 ; 6.689 ; Rise       ; CLOCK                                    ;
;  REGS0[25] ; CLOCK                                    ; 6.798 ; 6.798 ; Rise       ; CLOCK                                    ;
;  REGS0[26] ; CLOCK                                    ; 6.822 ; 6.822 ; Rise       ; CLOCK                                    ;
;  REGS0[27] ; CLOCK                                    ; 6.934 ; 6.934 ; Rise       ; CLOCK                                    ;
;  REGS0[28] ; CLOCK                                    ; 6.691 ; 6.691 ; Rise       ; CLOCK                                    ;
;  REGS0[29] ; CLOCK                                    ; 6.670 ; 6.670 ; Rise       ; CLOCK                                    ;
;  REGS0[30] ; CLOCK                                    ; 6.591 ; 6.591 ; Rise       ; CLOCK                                    ;
;  REGS0[31] ; CLOCK                                    ; 6.536 ; 6.536 ; Rise       ; CLOCK                                    ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S0  ; 3.892 ;       ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S0  ; 3.892 ;       ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[1] ; CONTROLLER:Controller_dp|State_Atual.S0  ; 3.688 ;       ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S0  ;       ; 3.892 ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S0  ;       ; 3.892 ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[1] ; CONTROLLER:Controller_dp|State_Atual.S0  ;       ; 3.688 ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; 3.518 ; 3.466 ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S10 ;       ; 3.466 ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[3] ; CONTROLLER:Controller_dp|State_Atual.S10 ; 3.518 ;       ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; 3.466 ; 3.518 ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S10 ; 3.466 ;       ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[3] ; CONTROLLER:Controller_dp|State_Atual.S10 ;       ; 3.518 ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
+------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port  ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; ESTADO[*]  ; CLOCK                                    ; 5.455 ; 5.455 ; Rise       ; CLOCK                                    ;
;  ESTADO[0] ; CLOCK                                    ; 5.903 ; 5.903 ; Rise       ; CLOCK                                    ;
;  ESTADO[1] ; CLOCK                                    ; 5.455 ; 5.455 ; Rise       ; CLOCK                                    ;
;  ESTADO[2] ; CLOCK                                    ; 6.112 ; 6.112 ; Rise       ; CLOCK                                    ;
;  ESTADO[3] ; CLOCK                                    ; 5.920 ; 5.920 ; Rise       ; CLOCK                                    ;
; REGS0[*]   ; CLOCK                                    ; 6.480 ; 6.480 ; Rise       ; CLOCK                                    ;
;  REGS0[0]  ; CLOCK                                    ; 6.630 ; 6.630 ; Rise       ; CLOCK                                    ;
;  REGS0[1]  ; CLOCK                                    ; 6.834 ; 6.834 ; Rise       ; CLOCK                                    ;
;  REGS0[2]  ; CLOCK                                    ; 6.822 ; 6.822 ; Rise       ; CLOCK                                    ;
;  REGS0[3]  ; CLOCK                                    ; 6.740 ; 6.740 ; Rise       ; CLOCK                                    ;
;  REGS0[4]  ; CLOCK                                    ; 6.843 ; 6.843 ; Rise       ; CLOCK                                    ;
;  REGS0[5]  ; CLOCK                                    ; 6.808 ; 6.808 ; Rise       ; CLOCK                                    ;
;  REGS0[6]  ; CLOCK                                    ; 6.735 ; 6.735 ; Rise       ; CLOCK                                    ;
;  REGS0[7]  ; CLOCK                                    ; 6.598 ; 6.598 ; Rise       ; CLOCK                                    ;
;  REGS0[8]  ; CLOCK                                    ; 6.480 ; 6.480 ; Rise       ; CLOCK                                    ;
;  REGS0[9]  ; CLOCK                                    ; 6.645 ; 6.645 ; Rise       ; CLOCK                                    ;
;  REGS0[10] ; CLOCK                                    ; 6.822 ; 6.822 ; Rise       ; CLOCK                                    ;
;  REGS0[11] ; CLOCK                                    ; 6.664 ; 6.664 ; Rise       ; CLOCK                                    ;
;  REGS0[12] ; CLOCK                                    ; 6.922 ; 6.922 ; Rise       ; CLOCK                                    ;
;  REGS0[13] ; CLOCK                                    ; 6.599 ; 6.599 ; Rise       ; CLOCK                                    ;
;  REGS0[14] ; CLOCK                                    ; 6.833 ; 6.833 ; Rise       ; CLOCK                                    ;
;  REGS0[15] ; CLOCK                                    ; 6.562 ; 6.562 ; Rise       ; CLOCK                                    ;
;  REGS0[16] ; CLOCK                                    ; 6.632 ; 6.632 ; Rise       ; CLOCK                                    ;
;  REGS0[17] ; CLOCK                                    ; 6.619 ; 6.619 ; Rise       ; CLOCK                                    ;
;  REGS0[18] ; CLOCK                                    ; 6.739 ; 6.739 ; Rise       ; CLOCK                                    ;
;  REGS0[19] ; CLOCK                                    ; 6.739 ; 6.739 ; Rise       ; CLOCK                                    ;
;  REGS0[20] ; CLOCK                                    ; 6.803 ; 6.803 ; Rise       ; CLOCK                                    ;
;  REGS0[21] ; CLOCK                                    ; 6.619 ; 6.619 ; Rise       ; CLOCK                                    ;
;  REGS0[22] ; CLOCK                                    ; 6.691 ; 6.691 ; Rise       ; CLOCK                                    ;
;  REGS0[23] ; CLOCK                                    ; 7.035 ; 7.035 ; Rise       ; CLOCK                                    ;
;  REGS0[24] ; CLOCK                                    ; 6.689 ; 6.689 ; Rise       ; CLOCK                                    ;
;  REGS0[25] ; CLOCK                                    ; 6.798 ; 6.798 ; Rise       ; CLOCK                                    ;
;  REGS0[26] ; CLOCK                                    ; 6.822 ; 6.822 ; Rise       ; CLOCK                                    ;
;  REGS0[27] ; CLOCK                                    ; 6.934 ; 6.934 ; Rise       ; CLOCK                                    ;
;  REGS0[28] ; CLOCK                                    ; 6.691 ; 6.691 ; Rise       ; CLOCK                                    ;
;  REGS0[29] ; CLOCK                                    ; 6.670 ; 6.670 ; Rise       ; CLOCK                                    ;
;  REGS0[30] ; CLOCK                                    ; 6.591 ; 6.591 ; Rise       ; CLOCK                                    ;
;  REGS0[31] ; CLOCK                                    ; 6.536 ; 6.536 ; Rise       ; CLOCK                                    ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S0  ; 3.688 ;       ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S0  ; 3.892 ;       ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[1] ; CONTROLLER:Controller_dp|State_Atual.S0  ; 3.688 ;       ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S0  ;       ; 3.688 ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S0  ;       ; 3.892 ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[1] ; CONTROLLER:Controller_dp|State_Atual.S0  ;       ; 3.688 ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; 3.518 ; 3.466 ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S10 ;       ; 3.466 ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[3] ; CONTROLLER:Controller_dp|State_Atual.S10 ; 3.518 ;       ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; 3.466 ; 3.518 ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S10 ; 3.466 ;       ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[3] ; CONTROLLER:Controller_dp|State_Atual.S10 ;       ; 3.518 ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
+------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                                     ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                          ; -8.364    ; -7.051   ; N/A      ; N/A     ; -2.000              ;
;  CLOCK                                    ; -8.364    ; -7.051   ; N/A      ; N/A     ; -1.627              ;
;  CLOCK_MEM                                ; -5.284    ; -0.567   ; N/A      ; N/A     ; -2.000              ;
;  CONTROLLER:Controller_dp|State_Atual.S0  ; -3.803    ; 0.336    ; N/A      ; N/A     ; 0.500               ;
;  CONTROLLER:Controller_dp|State_Atual.S10 ; -1.572    ; -3.110   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                           ; -1746.606 ; -563.218 ; 0.0      ; 0.0     ; -982.702            ;
;  CLOCK                                    ; -1449.859 ; -560.012 ; N/A      ; N/A     ; -661.322            ;
;  CLOCK_MEM                                ; -284.942  ; -6.808   ; N/A      ; N/A     ; -321.380            ;
;  CONTROLLER:Controller_dp|State_Atual.S0  ; -5.142    ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  CONTROLLER:Controller_dp|State_Atual.S10 ; -6.663    ; -3.110   ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------+-----------+----------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port  ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; ESTADO[*]  ; CLOCK                                    ; 13.282 ; 13.282 ; Rise       ; CLOCK                                    ;
;  ESTADO[0] ; CLOCK                                    ; 13.282 ; 13.282 ; Rise       ; CLOCK                                    ;
;  ESTADO[1] ; CLOCK                                    ; 12.889 ; 12.889 ; Rise       ; CLOCK                                    ;
;  ESTADO[2] ; CLOCK                                    ; 12.882 ; 12.882 ; Rise       ; CLOCK                                    ;
;  ESTADO[3] ; CLOCK                                    ; 12.531 ; 12.531 ; Rise       ; CLOCK                                    ;
; REGS0[*]   ; CLOCK                                    ; 13.818 ; 13.818 ; Rise       ; CLOCK                                    ;
;  REGS0[0]  ; CLOCK                                    ; 12.907 ; 12.907 ; Rise       ; CLOCK                                    ;
;  REGS0[1]  ; CLOCK                                    ; 13.276 ; 13.276 ; Rise       ; CLOCK                                    ;
;  REGS0[2]  ; CLOCK                                    ; 13.392 ; 13.392 ; Rise       ; CLOCK                                    ;
;  REGS0[3]  ; CLOCK                                    ; 13.120 ; 13.120 ; Rise       ; CLOCK                                    ;
;  REGS0[4]  ; CLOCK                                    ; 13.387 ; 13.387 ; Rise       ; CLOCK                                    ;
;  REGS0[5]  ; CLOCK                                    ; 13.345 ; 13.345 ; Rise       ; CLOCK                                    ;
;  REGS0[6]  ; CLOCK                                    ; 13.136 ; 13.136 ; Rise       ; CLOCK                                    ;
;  REGS0[7]  ; CLOCK                                    ; 12.945 ; 12.945 ; Rise       ; CLOCK                                    ;
;  REGS0[8]  ; CLOCK                                    ; 12.712 ; 12.712 ; Rise       ; CLOCK                                    ;
;  REGS0[9]  ; CLOCK                                    ; 12.927 ; 12.927 ; Rise       ; CLOCK                                    ;
;  REGS0[10] ; CLOCK                                    ; 13.439 ; 13.439 ; Rise       ; CLOCK                                    ;
;  REGS0[11] ; CLOCK                                    ; 13.098 ; 13.098 ; Rise       ; CLOCK                                    ;
;  REGS0[12] ; CLOCK                                    ; 13.614 ; 13.614 ; Rise       ; CLOCK                                    ;
;  REGS0[13] ; CLOCK                                    ; 12.928 ; 12.928 ; Rise       ; CLOCK                                    ;
;  REGS0[14] ; CLOCK                                    ; 13.366 ; 13.366 ; Rise       ; CLOCK                                    ;
;  REGS0[15] ; CLOCK                                    ; 12.789 ; 12.789 ; Rise       ; CLOCK                                    ;
;  REGS0[16] ; CLOCK                                    ; 12.912 ; 12.912 ; Rise       ; CLOCK                                    ;
;  REGS0[17] ; CLOCK                                    ; 12.903 ; 12.903 ; Rise       ; CLOCK                                    ;
;  REGS0[18] ; CLOCK                                    ; 13.232 ; 13.232 ; Rise       ; CLOCK                                    ;
;  REGS0[19] ; CLOCK                                    ; 13.141 ; 13.141 ; Rise       ; CLOCK                                    ;
;  REGS0[20] ; CLOCK                                    ; 13.366 ; 13.366 ; Rise       ; CLOCK                                    ;
;  REGS0[21] ; CLOCK                                    ; 12.897 ; 12.897 ; Rise       ; CLOCK                                    ;
;  REGS0[22] ; CLOCK                                    ; 13.097 ; 13.097 ; Rise       ; CLOCK                                    ;
;  REGS0[23] ; CLOCK                                    ; 13.818 ; 13.818 ; Rise       ; CLOCK                                    ;
;  REGS0[24] ; CLOCK                                    ; 13.116 ; 13.116 ; Rise       ; CLOCK                                    ;
;  REGS0[25] ; CLOCK                                    ; 13.366 ; 13.366 ; Rise       ; CLOCK                                    ;
;  REGS0[26] ; CLOCK                                    ; 13.386 ; 13.386 ; Rise       ; CLOCK                                    ;
;  REGS0[27] ; CLOCK                                    ; 13.644 ; 13.644 ; Rise       ; CLOCK                                    ;
;  REGS0[28] ; CLOCK                                    ; 13.166 ; 13.166 ; Rise       ; CLOCK                                    ;
;  REGS0[29] ; CLOCK                                    ; 13.099 ; 13.099 ; Rise       ; CLOCK                                    ;
;  REGS0[30] ; CLOCK                                    ; 12.908 ; 12.908 ; Rise       ; CLOCK                                    ;
;  REGS0[31] ; CLOCK                                    ; 12.699 ; 12.699 ; Rise       ; CLOCK                                    ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S0  ; 7.846  ;        ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S0  ; 7.846  ;        ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[1] ; CONTROLLER:Controller_dp|State_Atual.S0  ; 7.453  ;        ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S0  ;        ; 7.846  ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S0  ;        ; 7.846  ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[1] ; CONTROLLER:Controller_dp|State_Atual.S0  ;        ; 7.453  ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; 7.013  ; 6.855  ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S10 ;        ; 6.855  ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[3] ; CONTROLLER:Controller_dp|State_Atual.S10 ; 7.013  ;        ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; 6.855  ; 7.013  ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S10 ; 6.855  ;        ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[3] ; CONTROLLER:Controller_dp|State_Atual.S10 ;        ; 7.013  ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
+------------+------------------------------------------+--------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port  ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; ESTADO[*]  ; CLOCK                                    ; 5.455 ; 5.455 ; Rise       ; CLOCK                                    ;
;  ESTADO[0] ; CLOCK                                    ; 5.903 ; 5.903 ; Rise       ; CLOCK                                    ;
;  ESTADO[1] ; CLOCK                                    ; 5.455 ; 5.455 ; Rise       ; CLOCK                                    ;
;  ESTADO[2] ; CLOCK                                    ; 6.112 ; 6.112 ; Rise       ; CLOCK                                    ;
;  ESTADO[3] ; CLOCK                                    ; 5.920 ; 5.920 ; Rise       ; CLOCK                                    ;
; REGS0[*]   ; CLOCK                                    ; 6.480 ; 6.480 ; Rise       ; CLOCK                                    ;
;  REGS0[0]  ; CLOCK                                    ; 6.630 ; 6.630 ; Rise       ; CLOCK                                    ;
;  REGS0[1]  ; CLOCK                                    ; 6.834 ; 6.834 ; Rise       ; CLOCK                                    ;
;  REGS0[2]  ; CLOCK                                    ; 6.822 ; 6.822 ; Rise       ; CLOCK                                    ;
;  REGS0[3]  ; CLOCK                                    ; 6.740 ; 6.740 ; Rise       ; CLOCK                                    ;
;  REGS0[4]  ; CLOCK                                    ; 6.843 ; 6.843 ; Rise       ; CLOCK                                    ;
;  REGS0[5]  ; CLOCK                                    ; 6.808 ; 6.808 ; Rise       ; CLOCK                                    ;
;  REGS0[6]  ; CLOCK                                    ; 6.735 ; 6.735 ; Rise       ; CLOCK                                    ;
;  REGS0[7]  ; CLOCK                                    ; 6.598 ; 6.598 ; Rise       ; CLOCK                                    ;
;  REGS0[8]  ; CLOCK                                    ; 6.480 ; 6.480 ; Rise       ; CLOCK                                    ;
;  REGS0[9]  ; CLOCK                                    ; 6.645 ; 6.645 ; Rise       ; CLOCK                                    ;
;  REGS0[10] ; CLOCK                                    ; 6.822 ; 6.822 ; Rise       ; CLOCK                                    ;
;  REGS0[11] ; CLOCK                                    ; 6.664 ; 6.664 ; Rise       ; CLOCK                                    ;
;  REGS0[12] ; CLOCK                                    ; 6.922 ; 6.922 ; Rise       ; CLOCK                                    ;
;  REGS0[13] ; CLOCK                                    ; 6.599 ; 6.599 ; Rise       ; CLOCK                                    ;
;  REGS0[14] ; CLOCK                                    ; 6.833 ; 6.833 ; Rise       ; CLOCK                                    ;
;  REGS0[15] ; CLOCK                                    ; 6.562 ; 6.562 ; Rise       ; CLOCK                                    ;
;  REGS0[16] ; CLOCK                                    ; 6.632 ; 6.632 ; Rise       ; CLOCK                                    ;
;  REGS0[17] ; CLOCK                                    ; 6.619 ; 6.619 ; Rise       ; CLOCK                                    ;
;  REGS0[18] ; CLOCK                                    ; 6.739 ; 6.739 ; Rise       ; CLOCK                                    ;
;  REGS0[19] ; CLOCK                                    ; 6.739 ; 6.739 ; Rise       ; CLOCK                                    ;
;  REGS0[20] ; CLOCK                                    ; 6.803 ; 6.803 ; Rise       ; CLOCK                                    ;
;  REGS0[21] ; CLOCK                                    ; 6.619 ; 6.619 ; Rise       ; CLOCK                                    ;
;  REGS0[22] ; CLOCK                                    ; 6.691 ; 6.691 ; Rise       ; CLOCK                                    ;
;  REGS0[23] ; CLOCK                                    ; 7.035 ; 7.035 ; Rise       ; CLOCK                                    ;
;  REGS0[24] ; CLOCK                                    ; 6.689 ; 6.689 ; Rise       ; CLOCK                                    ;
;  REGS0[25] ; CLOCK                                    ; 6.798 ; 6.798 ; Rise       ; CLOCK                                    ;
;  REGS0[26] ; CLOCK                                    ; 6.822 ; 6.822 ; Rise       ; CLOCK                                    ;
;  REGS0[27] ; CLOCK                                    ; 6.934 ; 6.934 ; Rise       ; CLOCK                                    ;
;  REGS0[28] ; CLOCK                                    ; 6.691 ; 6.691 ; Rise       ; CLOCK                                    ;
;  REGS0[29] ; CLOCK                                    ; 6.670 ; 6.670 ; Rise       ; CLOCK                                    ;
;  REGS0[30] ; CLOCK                                    ; 6.591 ; 6.591 ; Rise       ; CLOCK                                    ;
;  REGS0[31] ; CLOCK                                    ; 6.536 ; 6.536 ; Rise       ; CLOCK                                    ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S0  ; 3.688 ;       ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S0  ; 3.892 ;       ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[1] ; CONTROLLER:Controller_dp|State_Atual.S0  ; 3.688 ;       ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S0  ;       ; 3.688 ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S0  ;       ; 3.892 ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
;  ESTADO[1] ; CONTROLLER:Controller_dp|State_Atual.S0  ;       ; 3.688 ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S0  ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; 3.518 ; 3.466 ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S10 ;       ; 3.466 ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[3] ; CONTROLLER:Controller_dp|State_Atual.S10 ; 3.518 ;       ; Rise       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
; ESTADO[*]  ; CONTROLLER:Controller_dp|State_Atual.S10 ; 3.466 ; 3.518 ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[0] ; CONTROLLER:Controller_dp|State_Atual.S10 ; 3.466 ;       ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
;  ESTADO[3] ; CONTROLLER:Controller_dp|State_Atual.S10 ;       ; 3.518 ; Fall       ; CONTROLLER:Controller_dp|State_Atual.S10 ;
+------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLOCK                                    ; CLOCK                                    ; 239366   ; 0        ; 0        ; 0        ;
; CLOCK_MEM                                ; CLOCK                                    ; 512      ; 0        ; 0        ; 0        ;
; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK                                    ; 743      ; 65       ; 0        ; 0        ;
; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK                                    ; 58227    ; 311      ; 0        ; 0        ;
; CLOCK                                    ; CLOCK_MEM                                ; 190      ; 0        ; 0        ; 0        ;
; CLOCK_MEM                                ; CLOCK_MEM                                ; 32       ; 0        ; 0        ; 0        ;
; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK_MEM                                ; 14       ; 0        ; 0        ; 0        ;
; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S0  ; 4        ; 0        ; 0        ; 0        ;
; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 13       ; 0        ; 2        ; 0        ;
; CONTROLLER:Controller_dp|State_Atual.S10 ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0        ; 0        ; 1        ; 1        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLOCK                                    ; CLOCK                                    ; 239366   ; 0        ; 0        ; 0        ;
; CLOCK_MEM                                ; CLOCK                                    ; 512      ; 0        ; 0        ; 0        ;
; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK                                    ; 743      ; 65       ; 0        ; 0        ;
; CONTROLLER:Controller_dp|State_Atual.S10 ; CLOCK                                    ; 58227    ; 311      ; 0        ; 0        ;
; CLOCK                                    ; CLOCK_MEM                                ; 190      ; 0        ; 0        ; 0        ;
; CLOCK_MEM                                ; CLOCK_MEM                                ; 32       ; 0        ; 0        ; 0        ;
; CONTROLLER:Controller_dp|State_Atual.S0  ; CLOCK_MEM                                ; 14       ; 0        ; 0        ; 0        ;
; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S0  ; 4        ; 0        ; 0        ; 0        ;
; CLOCK                                    ; CONTROLLER:Controller_dp|State_Atual.S10 ; 13       ; 0        ; 2        ; 0        ;
; CONTROLLER:Controller_dp|State_Atual.S10 ; CONTROLLER:Controller_dp|State_Atual.S10 ; 0        ; 0        ; 1        ; 1        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 12    ; 12   ;
; Unconstrained Output Ports      ; 36    ; 36   ;
; Unconstrained Output Port Paths ; 52    ; 52   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jul 07 04:10:27 2023
Info: Command: quartus_sta multi -c multi
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'multi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_MEM CLOCK_MEM
    Info (332105): create_clock -period 1.000 -name CLOCK CLOCK
    Info (332105): create_clock -period 1.000 -name CONTROLLER:Controller_dp|State_Atual.S0 CONTROLLER:Controller_dp|State_Atual.S0
    Info (332105): create_clock -period 1.000 -name CONTROLLER:Controller_dp|State_Atual.S10 CONTROLLER:Controller_dp|State_Atual.S10
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.364
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.364     -1449.859 CLOCK 
    Info (332119):    -5.284      -284.942 CLOCK_MEM 
    Info (332119):    -3.803        -5.142 CONTROLLER:Controller_dp|State_Atual.S0 
    Info (332119):    -1.572        -6.663 CONTROLLER:Controller_dp|State_Atual.S10 
Info (332146): Worst-case hold slack is -7.051
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.051      -560.012 CLOCK 
    Info (332119):    -3.110        -3.110 CONTROLLER:Controller_dp|State_Atual.S10 
    Info (332119):    -0.031        -0.096 CLOCK_MEM 
    Info (332119):     0.655         0.000 CONTROLLER:Controller_dp|State_Atual.S0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -321.380 CLOCK_MEM 
    Info (332119):    -1.627      -661.322 CLOCK 
    Info (332119):     0.500         0.000 CONTROLLER:Controller_dp|State_Atual.S0 
    Info (332119):     0.500         0.000 CONTROLLER:Controller_dp|State_Atual.S10 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.903
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.903      -599.374 CLOCK 
    Info (332119):    -2.309      -134.604 CLOCK_MEM 
    Info (332119):    -1.459        -1.459 CONTROLLER:Controller_dp|State_Atual.S0 
    Info (332119):    -0.409        -0.573 CONTROLLER:Controller_dp|State_Atual.S10 
Info (332146): Worst-case hold slack is -3.510
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.510      -302.120 CLOCK 
    Info (332119):    -1.745        -1.745 CONTROLLER:Controller_dp|State_Atual.S10 
    Info (332119):    -0.567        -6.808 CLOCK_MEM 
    Info (332119):     0.336         0.000 CONTROLLER:Controller_dp|State_Atual.S0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -321.380 CLOCK_MEM 
    Info (332119):    -1.627      -661.322 CLOCK 
    Info (332119):     0.500         0.000 CONTROLLER:Controller_dp|State_Atual.S0 
    Info (332119):     0.500         0.000 CONTROLLER:Controller_dp|State_Atual.S10 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4557 megabytes
    Info: Processing ended: Fri Jul 07 04:10:28 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


