Thu 17:17: PROGRESS: MaxCompiler version: 2014.2
Thu 17:17: PROGRESS: Build "BrainNetwork" start time: Thu Apr 23 17:17:22 BST 2015
Thu 17:17: PROGRESS: Main build process running as user imilankovic on host nxws26.office.maxeler.com
Thu 17:17: INFO    : Loading build properties from bundled MaxCompiler_build.conf...
Thu 17:17: INFO    : Loading default build properties from /network-raid/MaxCompiler_build.conf
Thu 17:17: INFO    : Loading user build properties from: /home/imilankovic/.MaxCompiler_build_user.conf
Thu 17:17: INFO    : No user-specified external build property file has been specified.
Thu 17:17: INFO    : (Set environment variable MAXCOMPILER_BUILD_CONF_FILE to assign one)
Thu 17:17: PROGRESS: Build location: /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30
Thu 17:17: PROGRESS: Detailed build log available in "_build.log"
Thu 17:17: INFO    : Created build manager BrainNetwork (BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30 Thu Apr 23 17:17:22 BST 2015). (17:17:22 23/04/15)
Thu 17:17: INFO    : Working in dir: /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30
Thu 17:17: INFO    : Java class path (5 paths):
Thu 17:17: INFO    : 	/home/imilankovic/AppGalery/BrainNetwork/APP/dfe/RunRules/Galava/dist/bin
Thu 17:17: INFO    : 	/network-raid/opt/maxcompiler-2014.2/lib/MaxCompiler.jar
Thu 17:17: INFO    : 	/network-raid/opt/maxq/maxq-ctl.jar
Thu 17:17: INFO    : 	/network-raid/opt/maxq2/maxq2-latest/maxq2.jar
Thu 17:17: INFO    : 	/network-raid/opt/antlr-3.3/antlr-3.3-complete.jar
Thu 17:17: INFO    : Java process started by 'main' method in class 'com.maxeler.publicdemos.brainnetwork.BrainNetworkBuilder'.
Thu 17:17: INFO    : Using /network-infrastructure/maxcompiler_core_cache/ for core-cache.
Thu 17:17: INFO    : Using core-cache arbiter bluejet.office.maxeler.com:6189
Thu 17:17: INFO    : Checking license files in directory: /network-raid/maxeler_licensing/licenses
Thu 17:17: INFO    : All license signatures valid.
Thu 17:17: INFO    : Backing-up source-files (old source files in build directory will be removed first)...
Thu 17:17: INFO    : Source directories: src
Thu 17:17: INFO    : Deleting directory: src
Thu 17:17: INFO    : Copying source-files took 44.0465 ms
Thu 17:17: USER    : 
Thu 17:17: USER    : ENGINE BUILD PARAMETERS
Thu 17:17: USER    : 	     Build name: BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30
Thu 17:17: USER    : 	       DFEModel: GALAVA                                  
Thu 17:17: USER    : 	    maxFileName: BrainNetwork                            
Thu 17:17: USER    : 	         target: DFE                                     
Thu 17:17: USER    : 	     enableMPCX: false                                   
Thu 17:17: USER    : 	       numPipes: 12                                      
Thu 17:17: USER    : 	      frequency: 200                                     
Thu 17:17: USER    : 	         window: 30                                      
Thu 17:17: USER    : 	       simulate: false                                   
Thu 17:17: USER    : 	      enableECC: true                                    
Thu 17:17: USER    : 	ceNumPartitions: 3                                       
Thu 17:17: USER    : 	         suffix:                                         
Thu 17:17: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/ColumnMemoryControllerKernel_graph_warnings.txt
Thu 17:17: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/ColumnMemoryControllerKernel.graphs
Thu 17:17: PROGRESS: Instantiating kernel "ColumnMemoryControllerKernel"
Thu 17:17: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/LinearCorrelationKernel_graph_warnings.txt
Thu 17:17: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/LinearCorrelationKernel.graphs
Thu 17:17: PROGRESS: Instantiating kernel "LinearCorrelationKernel"
Thu 17:17: WARNING : Floating-point casts ignore set rounding mode and use TONEAREVEN rounding only.
Thu 17:17: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/CompressorBufferKernel_graph_warnings.txt
Thu 17:17: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/CompressorBufferKernel.graphs
Thu 17:17: PROGRESS: Instantiating kernel "CompressorBufferKernel"
Thu 17:17: USER    : 
Thu 17:17: USER    : ENGINE BUILD PARAMETERS
Thu 17:17: USER    : 	     Build name: BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30
Thu 17:17: USER    : 	       DFEModel: GALAVA                                  
Thu 17:17: USER    : 	    maxFileName: BrainNetwork                            
Thu 17:17: USER    : 	         target: DFE                                     
Thu 17:17: USER    : 	     enableMPCX: false                                   
Thu 17:17: USER    : 	       numPipes: 12                                      
Thu 17:17: USER    : 	      frequency: 200                                     
Thu 17:17: USER    : 	         window: 30                                      
Thu 17:17: USER    : 	       simulate: false                                   
Thu 17:17: USER    : 	      enableECC: true                                    
Thu 17:17: USER    : 	ceNumPartitions: 3                                       
Thu 17:17: USER    : 	         suffix:                                         
Thu 17:17: INFO    : Manager Configuration:
Thu 17:17: INFO    : 	ManagerConfiguration.allowNonMultipleTransitions = true                    [Init: false, change: true]
Thu 17:17: INFO    : 	ManagerConfiguration.board = MAX4412A                                      [Init: null, init: MAX4412A]
Thu 17:17: INFO    : 	ManagerConfiguration.build.buildEffort = HIGH                              [Init: MEDIUM, change: HIGH]
Thu 17:17: INFO    : 	ManagerConfiguration.build.enableChipScopeInserter = false                 [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.build.enableTimingAnalysis = true                     [Init: true]
Thu 17:17: INFO    : 	ManagerConfiguration.build.level = FULL_BUILD                              [Init: FULL_BUILD]
Thu 17:17: INFO    : 	ManagerConfiguration.build.mpprContinueAfterMeetingTiming = false          [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.build.mpprCtMax = 1                                   [Init: 1]
Thu 17:17: INFO    : 	ManagerConfiguration.build.mpprCtMin = 1                                   [Init: 1]
Thu 17:17: INFO    : 	ManagerConfiguration.build.mpprParallelism = 1                             [Init: 1]
Thu 17:17: INFO    : 	ManagerConfiguration.build.mpprRetryMissesThrshld = 1000                   [Init: 0, change: 1000]
Thu 17:17: INFO    : 	ManagerConfiguration.build.optGoal = BALANCED                              [Init: BALANCED]
Thu 17:17: INFO    : 	ManagerConfiguration.build.physSynthAsyncPipelining = AUTO                 [Init: AUTO]
Thu 17:17: INFO    : 	ManagerConfiguration.build.physSynthCombLogic = AUTO                       [Init: AUTO]
Thu 17:17: INFO    : 	ManagerConfiguration.build.physSynthCombLogicForArea = AUTO                [Init: AUTO]
Thu 17:17: INFO    : 	ManagerConfiguration.build.physSynthEffort = AUTO                          [Init: AUTO]
Thu 17:17: INFO    : 	ManagerConfiguration.build.physSynthRegDuplication = AUTO                  [Init: AUTO]
Thu 17:17: INFO    : 	ManagerConfiguration.build.physSynthRetiming = AUTO                        [Init: AUTO]
Thu 17:17: INFO    : 	ManagerConfiguration.build.physicalSynthesis = false                       [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.buildTarget = DFE                                     [Init: null, init: DFE]
Thu 17:17: INFO    : 	ManagerConfiguration.debug.chipscopeCaptureDepth = 4096                    [Init: 4096]
Thu 17:17: INFO    : 	ManagerConfiguration.debug.fifoUnderOverFlowRegs = false                   [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.debug.memCtlDebugRegs = true                          [Init: true]
Thu 17:17: INFO    : 	ManagerConfiguration.debug.memCtlExtraDebugRegs = false                    [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.debug.memMarginingSupport = false                     [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.debug.memPhyDebugRegister = NONE                      [Init: NONE]
Thu 17:17: INFO    : 	ManagerConfiguration.debug.memPllLockDebugRegs = true                      [Init: true]
Thu 17:17: INFO    : 	ManagerConfiguration.debug.streamStatus = false                            [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.debug.streamStatusChecksums = false                   [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.addressGeneratorsInSlowClock = false             [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.arbitrationMode = ROUND_ROBIN                    [Init: ROUND_ROBIN]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.burstSize = 8                                    [Init: 8]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.cmdFifoInReg = false                             [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.cmdFifoLutRam = false                            [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.cmdFifoRegInRam = true                           [Init: true]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.cmdFifoSize = 31                                 [Init: 31]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.commandEchoModeEnabled = false                   [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.commandEchoModeFifoDepth = 512                   [Init: 512]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.commandEchoModeStreamAlmostEmptyLatency = 792    [Init: 792]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.commandEchoModeStreamAlmostEmptyLatency = 8      [Init: 8]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.commandEchoModeStreamStallLatency = 8            [Init: 8]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.dataFifoDepth = 512                              [Init: 512]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.dataFifoLutRam = false                           [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.dataFifoWidth = 360                              [Init: 792, change: 360]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.eccMode = true                                   [Init: false, change: true]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.fabricDataFifoReg = true                         [Init: true]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.fabricRdDataFifoReg = false                      [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.flagSupport = false                              [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.highPrioStream = false                           [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.max2CompatMode = false                           [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.max4m_GALAVA_MCP_UseRefClk = false               [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.max4m_MAIA_MCP_UseRefClk = false                 [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.max4qrateMode = false                            [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.memCmdIncSize = 8                                [Init: 8]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.memCmdStartAddrSize = 32                         [Init: 32]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.onCardMemFreq = 400.0                            [Init: 0.0, change: 400.0]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.parEccDebugStream = false                        [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.parityEccWidth = 72                              [Init: 0, change: 72]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.parityMode = true                                [Init: false, change: true]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.perdqsPhaseDetect = false                        [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.dram.performanceMode = true                           [Init: true]
Thu 17:17: INFO    : 	ManagerConfiguration.enableMPCX = false                                    [Init: false, init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.maxring.maxringConnections = []                       [Init: []]
Thu 17:17: INFO    : 	ManagerConfiguration.maxring.maxringNumLanes = {}                          [Init: {}]
Thu 17:17: INFO    : 	ManagerConfiguration.multiCycleMappedMemoryBus = false                     [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.network.qsfpBotMode = QSFP_OFF                        [Init: QSFP_OFF]
Thu 17:17: INFO    : 	ManagerConfiguration.network.qsfpMidMode = QSFP_OFF                        [Init: QSFP_OFF]
Thu 17:17: INFO    : 	ManagerConfiguration.network.qsfpTopMode = QSFP_OFF                        [Init: QSFP_OFF]
Thu 17:17: INFO    : 	ManagerConfiguration.pcie.numPCIeLanes = 8                                 [Init: 0, change: 8]
Thu 17:17: INFO    : 	ManagerConfiguration.pcie.pcieFastClock = true                             [Init: false, change: true]
Thu 17:17: INFO    : 	ManagerConfiguration.pcie.streamFromHostMaxNum = 0                         [Init: 0]
Thu 17:17: INFO    : 	ManagerConfiguration.pcie.streamToHostMaxNum = 0                           [Init: 0]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.boardModel = MAX4412A                         [Init: null, change: MAX4412A]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.ddr3Enable = true                             [Init: false, change: true]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.ddr3Frq = 400.0                               [Init: 400.0]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.ddr3Qmode = false                             [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.disableMultiplePersona = true                 [Init: true]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.dynamic_scaling = false                       [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.maxRingLocal = false                          [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.maxRingOptical = false                        [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.maxringDataRate = 2500.0                      [Init: 2500.0]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.maxringOpticalDataRate = 10000.0              [Init: 10000.0]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.mode = InitMode                               [Init: InitMode]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.networkPTP = OFF                              [Init: OFF]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.networkQSFP_BOT = QSFP_OFF                    [Init: QSFP_OFF]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.networkQSFP_MID = QSFP_OFF                    [Init: QSFP_OFF]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.networkQSFP_TOP = QSFP_OFF                    [Init: QSFP_OFF]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.panMaxRingA = false                           [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.panMaxRingB = false                           [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.personaInterfaceVersion = 1                   [Init: 1]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.qdr2Enable = false                            [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.qdr2Frq = 550.0                               [Init: 550.0]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.streamClks = 1                                [Init: 1]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.streamFrq = [200.0]                           [Init: [150.0], change: [200.0]]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.streamPs = [0]                                [Init: [0]]
Thu 17:17: INFO    : 	ManagerConfiguration.persona.usePCIeGen1 = false                           [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.simulation.nativeFloatingPoint = false                [Init: false]
Thu 17:17: INFO    : 	ManagerConfiguration.streamClockFrq = 200                                  [Init: 100, change: 200]
Thu 17:17: INFO    : 	ManagerConfiguration.useLegacyStreamFIFOs = false                          [Init: false]
Thu 17:17: INFO    : 
Thu 17:17: INFO    :  -- 
Thu 17:17: INFO    : SLiC mode information: adding mode 'default'
Thu 17:17: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/Manager_BrainNetwork.graphs
Thu 17:17: INFO    : Running manager compiler graph-pass: GenerateMXGInfo
Thu 17:17: INFO    : Running manager compiler graph-pass: ScheduleStallLatency
Thu 17:17: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
Thu 17:17: INFO    : Running manager compiler graph-pass: InsertDualAspectLogic
Thu 17:17: WARNING : Transitioning from non-multiple stream widths 1152 to 768 via a stream of width 2304 is suboptimal for performance and resource utilization.  Use Manager.setAllowNonMultipleTransitions(true) or config.setAllowNonMultipleTransitions(true) (in a CustomManager) to allow such transitions.
Thu 17:17: WARNING : Source='CompressorBufferKernel.burst_to_memory' Sink='burst_to_memory.burst_to_memory'
Thu 17:17: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
Thu 17:17: INFO    : Running manager compiler graph-pass: InsertPullPushAdapter
Thu 17:17: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
Thu 17:17: INFO    : Running manager compiler graph-pass: InsertStreamFifos
Thu 17:17: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
Thu 17:17: INFO    : Running manager compiler graph-pass: InsertStreamStatus
Thu 17:17: INFO    : Running manager compiler graph-pass: InsertChipscope
Thu 17:17: INFO    : Inserted 0 chipscope manager nodes.
Thu 17:17: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
Thu 17:17: INFO    : Running manager compiler graph-pass: ReportClockAssignments
Thu 17:17: PROGRESS: 
Thu 17:17: PROGRESS: Compiling kernel "ColumnMemoryControllerKernel"
Thu 17:17: INFO    : Configuration:
Thu 17:17: INFO    : 	KernelConfiguration.additionalInputPipelining = 64                                          [Init: 64]
Thu 17:17: INFO    : 	KernelConfiguration.allowDSPCascading = true                                                [Init: true]
Thu 17:17: INFO    : 	KernelConfiguration.allowInputsOutputsBeforeFlushNode = false                               [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.allowZeroLatencyNodeHold = false                                        [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.board = MAX4412A                                                        [Init: MAX2116B, change: MAX4412A]
Thu 17:17: INFO    : 	KernelConfiguration.bramBitsThreshold = 2080                                                [Init: 2080]
Thu 17:17: INFO    : 	KernelConfiguration.buildTarget = HARDWARE                                                  [Init: NONE, change: HARDWARE]
Thu 17:17: INFO    : 	KernelConfiguration.cePipelining = 2                                                        [Init: 2]
Thu 17:17: INFO    : 	KernelConfiguration.clockPhaseBalanceThreshold = 0.1                                        [Init: 0.1]
Thu 17:17: INFO    : 	KernelConfiguration.clockPhasingRetries = 50                                                [Init: 50]
Thu 17:17: INFO    : 	KernelConfiguration.dumpNeighboursString =                                                  [Init: ]
Thu 17:17: INFO    : 	KernelConfiguration.enableCeReplication = true                                              [Init: true]
Thu 17:17: INFO    : 	KernelConfiguration.enableClockPhasePartitioning = false                                    [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.enableDebugIOControlRegs = true                                         [Init: true]
Thu 17:17: INFO    : 	KernelConfiguration.enableDummyBuild = false                                                [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.enableKernelProfiler = false                                            [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.enablePipelinedComputeController = false                                [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.enableShadowRegister = false                                            [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.enableSmartKernelControl = false                                        [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.fifoSrlRegisterStages = 1                                               [Init: 1]
Thu 17:17: INFO    : 	KernelConfiguration.flushOnInputDataCongtiguous = false                                     [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.hardwareDebugDepth = 512                                                [Init: 512]
Thu 17:17: INFO    : 	KernelConfiguration.hwHierarchyMode = UNSET                                                 [Init: UNSET]
Thu 17:17: INFO    : 	KernelConfiguration.latencyAnnotation = false                                               [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.latencyAnnotationIOs =                                                  [Init: null]
Thu 17:17: INFO    : 	KernelConfiguration.maxCoalescedFifoWidth = 2147483647                                      [Init: 2147483647]
Thu 17:17: INFO    : 	KernelConfiguration.maxPreAdderFanOut = 1                                                   [Init: 1]
Thu 17:17: INFO    : 	KernelConfiguration.netlistMode = false                                                     [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.numPhotonStateMachines = 1                                              [Init: 1]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.ceCounterRegisterDuplication = 1                          [Init: 1]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.conditionalArithmetic = true                              [Init: true]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.counterChainWrapPipelining = 0                            [Init: 0]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.dspAddChain = OPTIMISE                                    [Init: null, Init after BuildTarget change: OPTIMISE]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableActiveFanoutReduction = false                       [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableBUFGCE = false                                      [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableBetterInputRegistering = false                      [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableBetterRegistering = false                           [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableFIFOCoalescingAcrossPlacementConstraints = false    [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableFifoCoalescing = true                               [Init: true]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableFullPrecisionBinaryOpConstants = false              [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableIntegratedRounding = false                          [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableMappedMemoryHostReadBack = true                     [Init: true]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableMultiCycleReset = false                             [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enablePowerTwoFloatMult = true                            [Init: true]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableRedundantNodeDeletion = true                        [Init: true]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableStateMachineRegisterMerging = true                  [Init: true]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.inputFlushDistanceFactor = 0                              [Init: 0]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.minimumStaticFIFOSplitDepth = 1                           [Init: 1]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.optimizationTechnique = DEFAULT                           [Init: DEFAULT]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.triAdd = true                                             [Init: true]
Thu 17:17: INFO    : 	KernelConfiguration.partialReconfBlockName =                                                [Init: ]
Thu 17:17: INFO    : 	KernelConfiguration.partialReconfMode = false                                               [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.partialReconfTemplate = false                                           [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.replicateNodeCeLog2NumPartitions = 0                                    [Init: 0]
Thu 17:17: INFO    : 	KernelConfiguration.romBRAMBitsThreshold = 2080                                             [Init: 2080]
Thu 17:17: INFO    : 	KernelConfiguration.simulation.ramAddressCollisionBehaviour = EXCEPTION                     [Init: EXCEPTION]
Thu 17:17: INFO    : 	KernelConfiguration.simulation.ramOutOfBoundsAccessBehaviour = EXCEPTION                    [Init: EXCEPTION]
Thu 17:17: INFO    : 	KernelConfiguration.simulation.simProgressMessageFrequency = 0                              [Init: 0]
Thu 17:17: INFO    : 
Thu 17:17: INFO    :  -- 
Thu 17:17: WARNING : Warning (UNCONNECTED_DESIGN_ELEMENT):
Thu 17:17: WARNING : Unconnected elements in design 'ColumnMemoryControllerKernel'
Thu 17:17: WARNING : details in : /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/ColumnMemoryControllerKernel_graph_warnings.txt
Thu 17:17: INFO    : Writing current graph to: BrainNetwork-ColumnMemoryControllerKernel-original.pxg
Thu 17:17: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 17:17: INFO    : Graph-pass 'GeneratePXG' took 370.324 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:17: INFO    : Graph-pass 'MarkConstantPass' took 5.45927 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ReachabilityPass'.
Thu 17:17: INFO    : Graph-pass 'ReachabilityPass' took 11.0491 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'FindInputsLeadingToFlush'.
Thu 17:17: INFO    : Graph-pass 'FindInputsLeadingToFlush' took 226.812 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'CheckForStatefulToFlushViolations'.
Thu 17:17: INFO    : Graph-pass 'CheckForStatefulToFlushViolations' took 728.931 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'CheckForInputToFlushViolations'.
Thu 17:17: INFO    : Graph-pass 'CheckForInputToFlushViolations' took 2.35084 ms (1 iterations)
Thu 17:17: INFO    : Deleting directory: neighbours
Thu 17:17: INFO    : Running Photon pre-schedule graph optimisations
Thu 17:17: INFO    : Running kernel graph-pass 'AlignOrEradicatePrintfs'.
Thu 17:17: INFO    : Graph-pass 'AlignOrEradicatePrintfs' took 606.161 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'FoldConstantsPass'.
Thu 17:17: INFO    : Graph-pass 'FoldConstantsPass' took 28.7673 ms (2 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'OptimiseNodesPass'.
Thu 17:17: INFO    : Graph-pass 'OptimiseNodesPass' took 25.8870 ms (2 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'DeleteRedundantNodes'.
Thu 17:17: INFO    : Graph-pass 'DeleteRedundantNodes' took 1.16553 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'AlteraDSPExtractionGraphPass'.
Thu 17:17: INFO    : Optimized 0 sub-graphs into DSP multiply/add chains 
Thu 17:17: INFO    : Graph-pass 'AlteraDSPExtractionGraphPass' took 24.4081 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'TriAddExtractionPass'.
Thu 17:17: INFO    : optimised graph of 2 adds into 1 tri-add and 0 bi-adds (folded 1 constants)
Thu 17:17: INFO    : Graph-pass 'TriAddExtractionPass' took 28.8300 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ConditionalAddExtractionPass'.
Thu 17:17: INFO    : Optimized 0 sub-graphs into conditional adds/subs/triadds.
Thu 17:17: INFO    : Graph-pass 'ConditionalAddExtractionPass' took 2.01316 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'PO2FPMultOptimiser'.
Thu 17:17: INFO    : Graph-pass 'PO2FPMultOptimiser' took 730.904 탎 (1 iterations)
Thu 17:17: INFO    : Logging Photon stats to: ColumnMemoryControllerKernel_photon_stats.csv
Thu 17:17: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/ColumnMemoryControllerKernel_photon_stats.csv
Thu 17:17: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 17:17: INFO    : Graph-pass 'StatsPass' took 6.98377 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'CollectNumericExceptions'.
Thu 17:17: INFO    : Graph-pass 'CollectNumericExceptions' took 582.602 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'StreamOffsetDivExpand'.
Thu 17:17: INFO    : Graph-pass 'StreamOffsetDivExpand' took 303.444 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'FindIllegalLoops'.
Thu 17:17: INFO    : Graph-pass 'FindIllegalLoops' took 14.5698 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:17: INFO    : Graph-pass 'MarkConstantPass' took 749.537 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ScheduleVariables'.
Thu 17:17: INFO    : Graph-pass 'ScheduleVariables' took 7.32562 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 17:17: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 205.312 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 17:17: INFO    : Graph-pass 'ScheduleApplier' took 5.70195 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:17: INFO    : Graph-pass 'MarkConstantPass' took 765.273 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 17:17: INFO    : Graph-pass 'ScheduleDumper' took 7.24938 ms (1 iterations)
Thu 17:17: INFO    : Running Photon post-schedule graph optimisations (pass 1)
Thu 17:17: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 17:17: INFO    : Graph-pass 'TapFIFOsPass' took 2.52021 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 17:17: INFO    : Graph-pass 'FoldFIFOsPass' took 902.154 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:17: INFO    : Graph-pass 'MarkConstantPass' took 794.111 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ValidateFIFOs'.
Thu 17:17: INFO    : Graph-pass 'ValidateFIFOs' took 528.193 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:17: INFO    : Graph-pass 'MarkConstantPass' took 788.763 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 17:17: INFO    : Graph-pass 'ScheduleDumper' took 7.21565 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:17: INFO    : Graph-pass 'MarkConstantPass' took 820.276 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ScheduleConstants'.
Thu 17:17: INFO    : Running command: cbc "ColumnMemoryControllerKernel_schedule_C.mps.gz" -threads 4 -solve  -printi csv -solu "ColumnMemoryControllerKernel_schedule_C.csv" > "ColumnMemoryControllerKernel_schedule_C.stdout.log"
Thu 17:17: INFO    : Checking for file hash changes...
Thu 17:17: INFO    : No changes.
Thu 17:17: INFO    : Optimum found: 1150
Thu 17:17: INFO    : Graph-pass 'ScheduleConstants' took 160.751 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:17: INFO    : Graph-pass 'MarkConstantPass' took 1.13240 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 17:17: INFO    : Graph-pass 'ScheduleDumper' took 8.11400 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 17:17: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 218.438 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'RemoveDistMeasurementNodes'.
Thu 17:17: INFO    : Graph-pass 'RemoveDistMeasurementNodes' took 47.3010 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 17:17: INFO    : Graph-pass 'ScheduleApplier' took 38.1501 ms (1 iterations)
Thu 17:17: INFO    : Maximum stream latency for kernel 'ColumnMemoryControllerKernel': 65
Thu 17:17: INFO    : Using user logic for flush.
Thu 17:17: INFO    : Running Photon post-schedule graph optimisations (pass 2)
Thu 17:17: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 17:17: INFO    : Graph-pass 'TapFIFOsPass' took 27.5355 ms (2 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 17:17: INFO    : Graph-pass 'FoldFIFOsPass' took 1.71336 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:17: INFO    : Graph-pass 'MarkConstantPass' took 987.680 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ScheduleAsserter'.
Thu 17:17: INFO    : Graph-pass 'ScheduleAsserter' took 2.41290 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ReplaceEvalStreamOffsetNodes'.
Thu 17:17: INFO    : Graph-pass 'ReplaceEvalStreamOffsetNodes' took 614.744 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'FIFOCoalesceRespectingPlacementPass'.
Thu 17:17: INFO    : Found 2 FIFOs (with 1 set(s) of constraint) with depth '33'.
Thu 17:17: INFO    : Made coalesced FIFO (id=130) of width 2 and depth '33' from the following FIFOs:
Thu 17:17: INFO    :     id=121 width=1
Thu 17:17: INFO    :     id=120 width=1
Thu 17:17: INFO    : Graph-pass 'FIFOCoalesceRespectingPlacementPass' took 44.7994 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'FIFOReport'.
Thu 17:17: INFO    : Graph-pass 'FIFOReport' took 7.00324 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 17:17: INFO    : Graph-pass 'StatsPass' took 5.66113 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'RemoveUntypedConstants'.
Thu 17:17: INFO    : Graph-pass 'RemoveUntypedConstants' took 33.6807 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'VariableSizeMappedRegInserter'.
Thu 17:17: INFO    : Graph-pass 'VariableSizeMappedRegInserter' took 697.926 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:17: INFO    : Graph-pass 'MarkConstantPass' took 987.966 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MakeMaxFileNodeData'.
Thu 17:17: INFO    : Graph-pass 'MakeMaxFileNodeData' took 15.3987 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MoveFanoutRegsForwards'.
Thu 17:17: INFO    : Graph-pass 'MoveFanoutRegsForwards' took 673.020 탎 (1 iterations)
Thu 17:17: INFO    : Optimization report for Kernel 'ColumnMemoryControllerKernel'.
Thu 17:17: INFO    : Enabled optimizations:
Thu 17:17: INFO    : 	DSP-MultAdd
Thu 17:17: INFO    : 	Tri-Adder
Thu 17:17: INFO    : 	Conditional (Tri)Adds/Subs/AddSubs
Thu 17:17: INFO    : 	Power-of-2 Floating Point
Thu 17:17: INFO    : 	Fifo Coalescing
Thu 17:17: INFO    : Creating a preliminary MaxCompilerDesignData.dat. (@ CoreCompile ColumnMemoryControllerKernel)
Thu 17:17: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/MaxCompilerDesignData.dat
Thu 17:17: INFO    : Total compilation of 'ColumnMemoryControllerKernel' took 1.51020 s.
Thu 17:17: INFO    : Running kernel graph-pass 'WeightBasedCEPartitioner'.
Thu 17:17: INFO    : Partitioning design into 1 CE domain(s) to minimize global signal fanout.
Thu 17:17: INFO    : Graph-pass 'WeightBasedCEPartitioner' took 318.338 탎 (1 iterations)
Thu 17:17: INFO    : Using maximum counter CE delay chain length 7
Thu 17:17: INFO    : CE Partition 0 Clock Phase 0 : Nodes=114 (use fill=8, use flush=2) Fill counters=3 (+4 delay regs) Flush counters=1 (+0 delay regs)
Thu 17:17: INFO    : Running kernel graph-pass 'FindWriteableMappedMemories'.
Thu 17:17: INFO    : Graph-pass 'FindWriteableMappedMemories' took 98.0220 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:17: INFO    : Graph-pass 'MarkConstantPass' took 1.03207 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MaxConstantLatency'.
Thu 17:17: INFO    : Graph-pass 'MaxConstantLatency' took 2.52513 ms (1 iterations)
Thu 17:17: INFO    : Maximum constant latency: 32
Thu 17:17: INFO    : Running kernel graph-pass 'PhotonMaxDCTopEntity'.
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 33 (2 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 31, SRL of length 0
Thu 17:17: INFO    : Implementing static multi-stage delay of 30 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 30
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 5 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:17: INFO    : Implementing static multi-stage delay of 28 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 28
Thu 17:17: INFO    : Implementing static multi-stage delay of 29 (28 bits wide), cost 0 RAMB18-equivalents, and 28 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 29
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (28 bits wide), cost 0 RAMB18-equivalents, and 28 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 2 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:17: INFO    : Implementing static multi-stage delay of 6 (27 bits wide), cost 0 RAMB18-equivalents, and 27 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:17: INFO    : Graph-pass 'PhotonMaxDCTopEntity' took 2.63293 s (1 iterations)
Thu 17:17: INFO    : Writing current graph to: BrainNetwork-ColumnMemoryControllerKernel-final-hardware.pxg
Thu 17:17: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 17:17: INFO    : Graph-pass 'GeneratePXG' took 97.8726 ms (1 iterations)
Thu 17:17: PROGRESS: 
Thu 17:17: PROGRESS: Compiling kernel "LinearCorrelationKernel"
Thu 17:17: INFO    : Configuration:
Thu 17:17: INFO    : 	KernelConfiguration.additionalInputPipelining = 64                                          [Init: 64]
Thu 17:17: INFO    : 	KernelConfiguration.allowDSPCascading = true                                                [Init: true]
Thu 17:17: INFO    : 	KernelConfiguration.allowInputsOutputsBeforeFlushNode = false                               [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.allowZeroLatencyNodeHold = false                                        [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.board = MAX4412A                                                        [Init: MAX2116B, change: MAX4412A]
Thu 17:17: INFO    : 	KernelConfiguration.bramBitsThreshold = 2080                                                [Init: 2080]
Thu 17:17: INFO    : 	KernelConfiguration.buildTarget = HARDWARE                                                  [Init: NONE, change: HARDWARE]
Thu 17:17: INFO    : 	KernelConfiguration.cePipelining = 2                                                        [Init: 2]
Thu 17:17: INFO    : 	KernelConfiguration.clockPhaseBalanceThreshold = 0.1                                        [Init: 0.1]
Thu 17:17: INFO    : 	KernelConfiguration.clockPhasingRetries = 50                                                [Init: 50]
Thu 17:17: INFO    : 	KernelConfiguration.dumpNeighboursString =                                                  [Init: ]
Thu 17:17: INFO    : 	KernelConfiguration.enableCeReplication = true                                              [Init: true]
Thu 17:17: INFO    : 	KernelConfiguration.enableClockPhasePartitioning = false                                    [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.enableDebugIOControlRegs = true                                         [Init: true]
Thu 17:17: INFO    : 	KernelConfiguration.enableDummyBuild = false                                                [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.enableKernelProfiler = false                                            [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.enablePipelinedComputeController = false                                [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.enableShadowRegister = false                                            [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.enableSmartKernelControl = false                                        [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.fifoSrlRegisterStages = 1                                               [Init: 1]
Thu 17:17: INFO    : 	KernelConfiguration.flushOnInputDataCongtiguous = false                                     [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.hardwareDebugDepth = 512                                                [Init: 512]
Thu 17:17: INFO    : 	KernelConfiguration.hwHierarchyMode = UNSET                                                 [Init: UNSET]
Thu 17:17: INFO    : 	KernelConfiguration.latencyAnnotation = false                                               [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.latencyAnnotationIOs =                                                  [Init: null]
Thu 17:17: INFO    : 	KernelConfiguration.maxCoalescedFifoWidth = 2147483647                                      [Init: 2147483647]
Thu 17:17: INFO    : 	KernelConfiguration.maxPreAdderFanOut = 1                                                   [Init: 1]
Thu 17:17: INFO    : 	KernelConfiguration.netlistMode = false                                                     [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.numPhotonStateMachines = 1                                              [Init: 1]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.ceCounterRegisterDuplication = 1                          [Init: 1]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.conditionalArithmetic = true                              [Init: true]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.counterChainWrapPipelining = 0                            [Init: 0]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.dspAddChain = OPTIMISE                                    [Init: null, Init after BuildTarget change: OPTIMISE]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableActiveFanoutReduction = false                       [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableBUFGCE = false                                      [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableBetterInputRegistering = false                      [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableBetterRegistering = false                           [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableFIFOCoalescingAcrossPlacementConstraints = false    [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableFifoCoalescing = true                               [Init: true]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableFullPrecisionBinaryOpConstants = false              [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableIntegratedRounding = false                          [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableMappedMemoryHostReadBack = true                     [Init: true]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableMultiCycleReset = false                             [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enablePowerTwoFloatMult = true                            [Init: true]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableRedundantNodeDeletion = true                        [Init: true]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.enableStateMachineRegisterMerging = true                  [Init: true]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.inputFlushDistanceFactor = 0                              [Init: 0]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.minimumStaticFIFOSplitDepth = 1                           [Init: 1]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.optimizationTechnique = DEFAULT                           [Init: DEFAULT]
Thu 17:17: INFO    : 	KernelConfiguration.optimizations.triAdd = true                                             [Init: true]
Thu 17:17: INFO    : 	KernelConfiguration.partialReconfBlockName =                                                [Init: ]
Thu 17:17: INFO    : 	KernelConfiguration.partialReconfMode = false                                               [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.partialReconfTemplate = false                                           [Init: false]
Thu 17:17: INFO    : 	KernelConfiguration.replicateNodeCeLog2NumPartitions = 3                                    [Init: 0, change: 3]
Thu 17:17: INFO    : 	KernelConfiguration.romBRAMBitsThreshold = 2080                                             [Init: 2080]
Thu 17:17: INFO    : 	KernelConfiguration.simulation.ramAddressCollisionBehaviour = EXCEPTION                     [Init: EXCEPTION]
Thu 17:17: INFO    : 	KernelConfiguration.simulation.ramOutOfBoundsAccessBehaviour = EXCEPTION                    [Init: EXCEPTION]
Thu 17:17: INFO    : 	KernelConfiguration.simulation.simProgressMessageFrequency = 0                              [Init: 0]
Thu 17:17: INFO    : 
Thu 17:17: INFO    :  -- 
Thu 17:17: WARNING : Warning (UNCONNECTED_DESIGN_ELEMENT):
Thu 17:17: WARNING : Unconnected elements in design 'LinearCorrelationKernel'
Thu 17:17: WARNING : details in : /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/LinearCorrelationKernel_graph_warnings.txt
Thu 17:17: INFO    : Writing current graph to: BrainNetwork-LinearCorrelationKernel-original.pxg
Thu 17:17: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 17:17: INFO    : Graph-pass 'GeneratePXG' took 945.889 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:17: INFO    : Graph-pass 'MarkConstantPass' took 13.4486 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ReachabilityPass'.
Thu 17:17: INFO    : Graph-pass 'ReachabilityPass' took 70.5503 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'FindInputsLeadingToFlush'.
Thu 17:17: INFO    : Graph-pass 'FindInputsLeadingToFlush' took 949.687 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'CheckForStatefulToFlushViolations'.
Thu 17:17: INFO    : Graph-pass 'CheckForStatefulToFlushViolations' took 2.30428 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'CheckForInputToFlushViolations'.
Thu 17:17: INFO    : Graph-pass 'CheckForInputToFlushViolations' took 3.80664 ms (1 iterations)
Thu 17:17: INFO    : Deleting directory: neighbours
Thu 17:17: INFO    : Running Photon pre-schedule graph optimisations
Thu 17:17: INFO    : Running kernel graph-pass 'AlignOrEradicatePrintfs'.
Thu 17:17: INFO    : Graph-pass 'AlignOrEradicatePrintfs' took 13.7855 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'FoldConstantsPass'.
Thu 17:17: INFO    : Graph-pass 'FoldConstantsPass' took 23.8469 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'OptimiseNodesPass'.
Thu 17:17: INFO    : Graph-pass 'OptimiseNodesPass' took 363.671 ms (2 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'DeleteRedundantNodes'.
Thu 17:17: INFO    : Graph-pass 'DeleteRedundantNodes' took 3.32912 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'AlteraDSPExtractionGraphPass'.
Thu 17:17: WARNING : Warning (MULTIPLY_ADD_EXTRACTION):
Thu 17:17: WARNING : MaxCompiler has detected and optimized one or more multiply add trees. These
Thu 17:17: WARNING : optimizations reduce the amount of rounding that takes place. This will improve
Thu 17:17: WARNING : precision but may mean that the output of this bitstream is not bit-identical
Thu 17:17: WARNING : to that of a similar bitstream.
Thu 17:17: INFO    : Optimized 24 sub-graphs into DSP multiply/add chains 
Thu 17:17: INFO    : Sub-graph 1 contained: 2 multipliers, 1 of which had post-adders, 0 had pre-adders, 1 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   IND27x27 ==> 1
Thu 17:17: INFO    :   IND36x18 ==> 1
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 2 contained: 30 multipliers, 29 of which had post-adders, 0 had pre-adders, 0 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   TWO18x18 ==> 15
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 3 contained: 2 multipliers, 1 of which had post-adders, 0 had pre-adders, 1 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   IND27x27 ==> 1
Thu 17:17: INFO    :   IND36x18 ==> 1
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 4 contained: 30 multipliers, 29 of which had post-adders, 0 had pre-adders, 0 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   TWO18x18 ==> 15
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 5 contained: 2 multipliers, 1 of which had post-adders, 0 had pre-adders, 1 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   IND27x27 ==> 1
Thu 17:17: INFO    :   IND36x18 ==> 1
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 6 contained: 30 multipliers, 29 of which had post-adders, 0 had pre-adders, 0 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   TWO18x18 ==> 15
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 7 contained: 2 multipliers, 1 of which had post-adders, 0 had pre-adders, 1 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   IND27x27 ==> 1
Thu 17:17: INFO    :   IND36x18 ==> 1
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 8 contained: 30 multipliers, 29 of which had post-adders, 0 had pre-adders, 0 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   TWO18x18 ==> 15
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 9 contained: 2 multipliers, 1 of which had post-adders, 0 had pre-adders, 1 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   IND27x27 ==> 1
Thu 17:17: INFO    :   IND36x18 ==> 1
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 10 contained: 30 multipliers, 29 of which had post-adders, 0 had pre-adders, 0 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   TWO18x18 ==> 15
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 11 contained: 2 multipliers, 1 of which had post-adders, 0 had pre-adders, 1 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   IND27x27 ==> 1
Thu 17:17: INFO    :   IND36x18 ==> 1
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 12 contained: 30 multipliers, 29 of which had post-adders, 0 had pre-adders, 0 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   TWO18x18 ==> 15
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 13 contained: 2 multipliers, 1 of which had post-adders, 0 had pre-adders, 1 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   IND27x27 ==> 1
Thu 17:17: INFO    :   IND36x18 ==> 1
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 14 contained: 30 multipliers, 29 of which had post-adders, 0 had pre-adders, 0 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   TWO18x18 ==> 15
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 15 contained: 2 multipliers, 1 of which had post-adders, 0 had pre-adders, 1 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   IND27x27 ==> 1
Thu 17:17: INFO    :   IND36x18 ==> 1
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 16 contained: 30 multipliers, 29 of which had post-adders, 0 had pre-adders, 0 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   TWO18x18 ==> 15
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 17 contained: 2 multipliers, 1 of which had post-adders, 0 had pre-adders, 1 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   IND27x27 ==> 1
Thu 17:17: INFO    :   IND36x18 ==> 1
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 18 contained: 30 multipliers, 29 of which had post-adders, 0 had pre-adders, 0 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   TWO18x18 ==> 15
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 19 contained: 2 multipliers, 1 of which had post-adders, 0 had pre-adders, 1 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   IND27x27 ==> 1
Thu 17:17: INFO    :   IND36x18 ==> 1
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 20 contained: 30 multipliers, 29 of which had post-adders, 0 had pre-adders, 0 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   TWO18x18 ==> 15
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 21 contained: 2 multipliers, 1 of which had post-adders, 0 had pre-adders, 1 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   IND27x27 ==> 1
Thu 17:17: INFO    :   IND36x18 ==> 1
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 22 contained: 30 multipliers, 29 of which had post-adders, 0 had pre-adders, 0 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   TWO18x18 ==> 15
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 23 contained: 2 multipliers, 1 of which had post-adders, 0 had pre-adders, 1 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   IND27x27 ==> 1
Thu 17:17: INFO    :   IND36x18 ==> 1
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Sub-graph 24 contained: 30 multipliers, 29 of which had post-adders, 0 had pre-adders, 0 had coefficients
Thu 17:17: INFO    : Modes:
Thu 17:17: INFO    :   TWO18x18 ==> 15
Thu 17:17: INFO    : Origin stack trace: 
Thu 17:17: INFO    : Graph-pass 'AlteraDSPExtractionGraphPass' took 5.68413 s (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'TriAddExtractionPass'.
Thu 17:17: INFO    : optimised graph of 2 adds into 1 tri-add and 0 bi-adds (folded 1 constants)
Thu 17:17: INFO    : Graph-pass 'TriAddExtractionPass' took 111.083 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ConditionalAddExtractionPass'.
Thu 17:17: INFO    : Optimized 0 sub-graphs into conditional adds/subs/triadds.
Thu 17:17: INFO    : Graph-pass 'ConditionalAddExtractionPass' took 4.30180 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'PO2FPMultOptimiser'.
Thu 17:17: INFO    : Graph-pass 'PO2FPMultOptimiser' took 2.68629 ms (1 iterations)
Thu 17:17: INFO    : Logging Photon stats to: LinearCorrelationKernel_photon_stats.csv
Thu 17:17: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/LinearCorrelationKernel_photon_stats.csv
Thu 17:17: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 17:17: INFO    : Graph-pass 'StatsPass' took 14.3230 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'CollectNumericExceptions'.
Thu 17:17: INFO    : Graph-pass 'CollectNumericExceptions' took 2.51472 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'StreamOffsetDivExpand'.
Thu 17:17: INFO    : Graph-pass 'StreamOffsetDivExpand' took 927.824 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'FindIllegalLoops'.
Thu 17:17: INFO    : Graph-pass 'FindIllegalLoops' took 201.411 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:17: INFO    : Graph-pass 'MarkConstantPass' took 10.7576 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ScheduleVariables'.
Thu 17:17: INFO    : Graph-pass 'ScheduleVariables' took 16.9350 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 17:17: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 968.650 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 17:17: INFO    : Graph-pass 'ScheduleApplier' took 21.5190 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:17: INFO    : Graph-pass 'MarkConstantPass' took 2.41083 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 17:17: INFO    : Graph-pass 'ScheduleDumper' took 74.6462 ms (1 iterations)
Thu 17:17: INFO    : Running Photon post-schedule graph optimisations (pass 1)
Thu 17:17: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 17:17: INFO    : Graph-pass 'TapFIFOsPass' took 17.2511 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 17:17: INFO    : Graph-pass 'FoldFIFOsPass' took 2.77781 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:17: INFO    : Graph-pass 'MarkConstantPass' took 1.74433 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ValidateFIFOs'.
Thu 17:17: INFO    : Graph-pass 'ValidateFIFOs' took 822.419 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:17: INFO    : Graph-pass 'MarkConstantPass' took 1.53093 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 17:17: INFO    : Graph-pass 'ScheduleDumper' took 35.1888 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:17: INFO    : Graph-pass 'MarkConstantPass' took 1.23014 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ScheduleConstants'.
Thu 17:17: INFO    : Running command: cbc "LinearCorrelationKernel_schedule_C.mps.gz" -threads 4 -solve  -printi csv -solu "LinearCorrelationKernel_schedule_C.csv" > "LinearCorrelationKernel_schedule_C.stdout.log"
Thu 17:17: INFO    : Checking for file hash changes...
Thu 17:17: INFO    : No changes.
Thu 17:17: INFO    : Optimum found: 10828
Thu 17:17: INFO    : Graph-pass 'ScheduleConstants' took 869.684 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:17: INFO    : Graph-pass 'MarkConstantPass' took 1.89706 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 17:17: INFO    : Graph-pass 'ScheduleDumper' took 32.8202 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 17:17: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 1.29882 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'RemoveDistMeasurementNodes'.
Thu 17:17: INFO    : Graph-pass 'RemoveDistMeasurementNodes' took 9.22500 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 17:17: INFO    : Graph-pass 'ScheduleApplier' took 484.103 ms (1 iterations)
Thu 17:17: INFO    : Maximum stream latency for kernel 'LinearCorrelationKernel': 110
Thu 17:17: INFO    : Using user logic for flush.
Thu 17:17: INFO    : Running Photon post-schedule graph optimisations (pass 2)
Thu 17:17: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 17:17: INFO    : Graph-pass 'TapFIFOsPass' took 191.732 ms (2 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 17:17: INFO    : Graph-pass 'FoldFIFOsPass' took 2.05481 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:17: INFO    : Graph-pass 'MarkConstantPass' took 1.16757 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ScheduleAsserter'.
Thu 17:17: INFO    : Graph-pass 'ScheduleAsserter' took 9.91922 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'ReplaceEvalStreamOffsetNodes'.
Thu 17:17: INFO    : Graph-pass 'ReplaceEvalStreamOffsetNodes' took 483.135 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'FIFOCoalesceRespectingPlacementPass'.
Thu 17:17: INFO    : Found 2 FIFOs (with 1 set(s) of constraint) with depth '64'.
Thu 17:17: INFO    : Made coalesced FIFO (id=5136) of width 64 and depth '64' from the following FIFOs:
Thu 17:17: INFO    :     id=4908 width=32
Thu 17:17: INFO    :     id=3970 width=32
Thu 17:17: INFO    : Found 11 FIFOs (with 1 set(s) of constraint) with depth '47'.
Thu 17:17: INFO    : Made coalesced FIFO (id=5142) of width 11 and depth '47' from the following FIFOs:
Thu 17:17: INFO    :     id=4984 width=1
Thu 17:17: INFO    :     id=4999 width=1
Thu 17:17: INFO    :     id=5014 width=1
Thu 17:17: INFO    :     id=5029 width=1
Thu 17:17: INFO    :     id=5044 width=1
Thu 17:17: INFO    :     id=5059 width=1
Thu 17:17: INFO    :     id=5074 width=1
Thu 17:17: INFO    :     id=5089 width=1
Thu 17:17: INFO    :     id=5104 width=1
Thu 17:17: INFO    :     id=5119 width=1
Thu 17:17: INFO    :     id=5134 width=1
Thu 17:17: INFO    : Graph-pass 'FIFOCoalesceRespectingPlacementPass' took 84.6200 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'FIFOReport'.
Thu 17:17: INFO    : Graph-pass 'FIFOReport' took 5.71957 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 17:17: INFO    : Graph-pass 'StatsPass' took 12.4617 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'RemoveUntypedConstants'.
Thu 17:17: WARNING : Warning (CONSTANT_ENCODING):
Thu 17:17: WARNING : Precision loss occurred in some constant values.
Thu 17:17: WARNING : For details see /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/LinearCorrelationKernel_constants_report.txt
Thu 17:17: INFO    : Graph-pass 'RemoveUntypedConstants' took 94.3431 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'VariableSizeMappedRegInserter'.
Thu 17:17: INFO    : Graph-pass 'VariableSizeMappedRegInserter' took 652.669 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:17: INFO    : Graph-pass 'MarkConstantPass' took 543.277 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MakeMaxFileNodeData'.
Thu 17:17: INFO    : Graph-pass 'MakeMaxFileNodeData' took 79.5008 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MoveFanoutRegsForwards'.
Thu 17:17: INFO    : Graph-pass 'MoveFanoutRegsForwards' took 1.01160 ms (1 iterations)
Thu 17:17: INFO    : Optimization report for Kernel 'LinearCorrelationKernel'.
Thu 17:17: INFO    : Enabled optimizations:
Thu 17:17: INFO    : 	DSP-MultAdd
Thu 17:17: INFO    : 	Tri-Adder
Thu 17:17: INFO    : 	Conditional (Tri)Adds/Subs/AddSubs
Thu 17:17: INFO    : 	Power-of-2 Floating Point
Thu 17:17: INFO    : 	Fifo Coalescing
Thu 17:17: INFO    : Updating the preliminary MaxCompilerDesignData.dat. (@ CoreCompile LinearCorrelationKernel)
Thu 17:17: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/MaxCompilerDesignData.dat
Thu 17:17: INFO    : Total compilation of 'LinearCorrelationKernel' took 13.0379 s.
Thu 17:17: INFO    : Running kernel graph-pass 'WeightBasedCEPartitioner'.
Thu 17:17: INFO    : Partitioning design into 8 CE domain(s) to minimize global signal fanout.
Thu 17:17: INFO    : Clustered 3251 Kernel nodes into 1033 clusters for WeightBasedCEPartitioner in 2 iterations.
Thu 17:17: INFO    : Level: 2 Iteration: 0 Partition 0: 10679 Partition 1: 10693 Balance cost: 196.000000 Edge cut: 20383.000000 Cost now: 20579.000000 [BEST]
Thu 17:17: INFO    : Level: 2 Iteration: 4 Partition 0: 10687 Partition 1: 10685 Balance cost: 4.000000 Edge cut: 19858.000000 Cost now: 20114.000000 [BEST]
Thu 17:17: INFO    : Level: 2 Iteration: 5 Partition 0: 10690 Partition 1: 10682 Balance cost: 64.000000 Edge cut: 17811.000000 Cost now: 17911.000000 [BEST]
Thu 17:17: INFO    : Level: 2 Iteration: 6 Partition 0: 10685 Partition 1: 10687 Balance cost: 4.000000 Edge cut: 16347.000000 Cost now: 16747.000000 [BEST]
Thu 17:17: INFO    : Level: 2 Iteration: 7 Partition 0: 10684 Partition 1: 10688 Balance cost: 16.000000 Edge cut: 15758.000000 Cost now: 16242.000000 [BEST]
Thu 17:17: INFO    : Level: 2 Iteration: 8 Partition 0: 10687 Partition 1: 10685 Balance cost: 4.000000 Edge cut: 13827.000000 Cost now: 14083.000000 [BEST]
Thu 17:17: INFO    : Level: 2 Iteration: 9 Partition 0: 10686 Partition 1: 10686 Balance cost: 0.000000 Edge cut: 13023.000000 Cost now: 13347.000000 [BEST]
Thu 17:17: INFO    : Level: 2 Iteration: 10 Partition 0: 10687 Partition 1: 10685 Balance cost: 4.000000 Edge cut: 12728.000000 Cost now: 12984.000000 [BEST]
Thu 17:17: INFO    : Level: 2 Iteration: 11 Partition 0: 10688 Partition 1: 10684 Balance cost: 16.000000 Edge cut: 12597.000000 Cost now: 12793.000000 [BEST]
Thu 17:17: INFO    : Level: 2 Iteration: 13 Partition 0: 10685 Partition 1: 10687 Balance cost: 4.000000 Edge cut: 12459.000000 Cost now: 12655.000000 [BEST]
Thu 17:17: INFO    : Level: 2 Iteration: 14 Partition 0: 10686 Partition 1: 10686 Balance cost: 0.000000 Edge cut: 12505.000000 Cost now: 12649.000000 [BEST]
Thu 17:17: INFO    : Level: 2 Iteration: 15 Partition 0: 10686 Partition 1: 10686 Balance cost: 0.000000 Edge cut: 12372.000000 Cost now: 12516.000000 [BEST]
Thu 17:17: INFO    : Level: 2 Iteration: 16 Partition 0: 10686 Partition 1: 10686 Balance cost: 0.000000 Edge cut: 12275.000000 Cost now: 12419.000000 [BEST]
Thu 17:17: INFO    : Level: 2 Iteration: 17 Partition 0: 10687 Partition 1: 10685 Balance cost: 4.000000 Edge cut: 12302.000000 Cost now: 12402.000000 [BEST]
Thu 17:17: INFO    : Level: 2 Iteration: 19 Partition 0: 10687 Partition 1: 10685 Balance cost: 4.000000 Edge cut: 12280.000000 Cost now: 12316.000000 [BEST]
Thu 17:17: INFO    : Level: 2 Iteration: 21 Partition 0: 10685 Partition 1: 10687 Balance cost: 4.000000 Edge cut: 12242.000000 Cost now: 12306.000000 [BEST]
Thu 17:17: INFO    : Level: 2 Iteration: 22 Partition 0: 10688 Partition 1: 10684 Balance cost: 16.000000 Edge cut: 12222.000000 Cost now: 12226.000000 [BEST]
Thu 17:17: INFO    : Level 2 : Partitioned Kernel into CE domains 50.00% Partition 0, 50.00% Partition 1 with 17.70% edge cut.
Thu 17:17: INFO    : Clustered 1371 Kernel nodes into 394 clusters for WeightBasedCEPartitioner in 2 iterations.
Thu 17:17: INFO    : Level: 1 Iteration: 0 Partition 0: 5331 Partition 1: 5354 Balance cost: 529.000000 Edge cut: 7975.000000 Cost now: 8504.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 1 Partition 0: 5346 Partition 1: 5339 Balance cost: 49.000000 Edge cut: 5457.000000 Cost now: 5506.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 4 Partition 0: 5343 Partition 1: 5342 Balance cost: 1.000000 Edge cut: 4880.000000 Cost now: 4961.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 6 Partition 0: 5344 Partition 1: 5341 Balance cost: 9.000000 Edge cut: 4396.000000 Cost now: 4477.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 7 Partition 0: 5344 Partition 1: 5341 Balance cost: 9.000000 Edge cut: 4240.000000 Cost now: 4321.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 8 Partition 0: 5342 Partition 1: 5343 Balance cost: 1.000000 Edge cut: 4044.000000 Cost now: 4069.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 9 Partition 0: 5342 Partition 1: 5343 Balance cost: 1.000000 Edge cut: 3833.000000 Cost now: 3858.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 11 Partition 0: 5342 Partition 1: 5343 Balance cost: 1.000000 Edge cut: 3704.000000 Cost now: 3753.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 12 Partition 0: 5342 Partition 1: 5343 Balance cost: 1.000000 Edge cut: 3664.000000 Cost now: 3713.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 14 Partition 0: 5342 Partition 1: 5343 Balance cost: 1.000000 Edge cut: 3668.000000 Cost now: 3677.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 16 Partition 0: 5342 Partition 1: 5343 Balance cost: 1.000000 Edge cut: 3672.000000 Cost now: 3673.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 18 Partition 0: 5345 Partition 1: 5340 Balance cost: 25.000000 Edge cut: 3656.000000 Cost now: 3665.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 23 Partition 0: 5343 Partition 1: 5342 Balance cost: 1.000000 Edge cut: 3649.000000 Cost now: 3658.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 29 Partition 0: 5343 Partition 1: 5342 Balance cost: 1.000000 Edge cut: 3637.000000 Cost now: 3646.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 30 Partition 0: 5342 Partition 1: 5343 Balance cost: 1.000000 Edge cut: 3641.000000 Cost now: 3642.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 32 Partition 0: 5342 Partition 1: 5343 Balance cost: 1.000000 Edge cut: 3635.000000 Cost now: 3636.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 35 Partition 0: 5342 Partition 1: 5343 Balance cost: 1.000000 Edge cut: 3632.000000 Cost now: 3633.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 39 Partition 0: 5342 Partition 1: 5343 Balance cost: 1.000000 Edge cut: 3621.000000 Cost now: 3630.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 42 Partition 0: 5342 Partition 1: 5343 Balance cost: 1.000000 Edge cut: 3618.000000 Cost now: 3627.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 44 Partition 0: 5343 Partition 1: 5342 Balance cost: 1.000000 Edge cut: 3613.000000 Cost now: 3622.000000 [BEST]
Thu 17:17: INFO    : Level 1 : Partitioned Kernel into CE domains 49.99% Partition 0, 50.01% Partition 1 with 10.89% edge cut.
Thu 17:17: INFO    : Clustered 970 Kernel nodes into 221 clusters for WeightBasedCEPartitioner in 2 iterations.
Thu 17:17: INFO    : Level: 0 Iteration: 0 Partition 0: 2293 Partition 1: 3048 Balance cost: 570025.000000 Edge cut: 2750.000000 Cost now: 572775.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 1 Partition 0: 2663 Partition 1: 2678 Balance cost: 225.000000 Edge cut: 521.000000 Cost now: 746.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 4 Partition 0: 2673 Partition 1: 2668 Balance cost: 25.000000 Edge cut: 498.000000 Cost now: 499.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 5 Partition 0: 2670 Partition 1: 2671 Balance cost: 1.000000 Edge cut: 400.000000 Cost now: 449.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 6 Partition 0: 2671 Partition 1: 2670 Balance cost: 1.000000 Edge cut: 261.000000 Cost now: 286.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 10 Partition 0: 2669 Partition 1: 2672 Balance cost: 9.000000 Edge cut: 221.000000 Cost now: 230.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 11 Partition 0: 2671 Partition 1: 2670 Balance cost: 1.000000 Edge cut: 204.000000 Cost now: 205.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 12 Partition 0: 2668 Partition 1: 2673 Balance cost: 25.000000 Edge cut: 173.000000 Cost now: 198.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 19 Partition 0: 2669 Partition 1: 2672 Balance cost: 9.000000 Edge cut: 181.000000 Cost now: 190.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 20 Partition 0: 2670 Partition 1: 2671 Balance cost: 1.000000 Edge cut: 185.000000 Cost now: 186.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 21 Partition 0: 2671 Partition 1: 2670 Balance cost: 1.000000 Edge cut: 167.000000 Cost now: 168.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 27 Partition 0: 2670 Partition 1: 2671 Balance cost: 1.000000 Edge cut: 154.000000 Cost now: 163.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 29 Partition 0: 2672 Partition 1: 2669 Balance cost: 9.000000 Edge cut: 161.000000 Cost now: 162.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 32 Partition 0: 2671 Partition 1: 2670 Balance cost: 1.000000 Edge cut: 159.000000 Cost now: 160.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 39 Partition 0: 2671 Partition 1: 2670 Balance cost: 1.000000 Edge cut: 156.000000 Cost now: 157.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 40 Partition 0: 2671 Partition 1: 2670 Balance cost: 1.000000 Edge cut: 153.000000 Cost now: 154.000000 [BEST]
Thu 17:17: INFO    : Level 0 : Partitioned Kernel into CE domains 50.01% Partition 0, 49.99% Partition 1 with 0.78% edge cut.
Thu 17:17: INFO    : Clustered 401 Kernel nodes into 173 clusters for WeightBasedCEPartitioner in 2 iterations.
Thu 17:17: INFO    : Level: 0 Iteration: 0 Partition 0: 2908 Partition 1: 2436 Balance cost: 222784.000000 Edge cut: 889.000000 Cost now: 223673.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 1 Partition 0: 2677 Partition 1: 2667 Balance cost: 100.000000 Edge cut: 687.000000 Cost now: 787.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 5 Partition 0: 2670 Partition 1: 2674 Balance cost: 16.000000 Edge cut: 337.000000 Cost now: 437.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 8 Partition 0: 2670 Partition 1: 2674 Balance cost: 16.000000 Edge cut: 359.000000 Cost now: 395.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 10 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 328.000000 Cost now: 364.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 12 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 324.000000 Cost now: 328.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 16 Partition 0: 2673 Partition 1: 2671 Balance cost: 4.000000 Edge cut: 320.000000 Cost now: 324.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 21 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 322.000000 Cost now: 322.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 23 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 312.000000 Cost now: 316.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 32 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 311.000000 Cost now: 315.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 38 Partition 0: 2673 Partition 1: 2671 Balance cost: 4.000000 Edge cut: 309.000000 Cost now: 313.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 48 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 303.000000 Cost now: 307.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 52 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 304.000000 Cost now: 304.000000 [BEST]
Thu 17:17: INFO    : Level 0 : Partitioned Kernel into CE domains 50.00% Partition 0, 50.00% Partition 1 with 2.24% edge cut.
Thu 17:17: INFO    : Clustered 1880 Kernel nodes into 639 clusters for WeightBasedCEPartitioner in 2 iterations.
Thu 17:17: INFO    : Level: 1 Iteration: 0 Partition 0: 4805 Partition 1: 5882 Balance cost: 1159929.000000 Edge cut: 7427.000000 Cost now: 1167356.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 1 Partition 0: 5345 Partition 1: 5342 Balance cost: 9.000000 Edge cut: 11960.000000 Cost now: 11969.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 4 Partition 0: 5347 Partition 1: 5340 Balance cost: 49.000000 Edge cut: 9785.000000 Cost now: 10010.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 5 Partition 0: 5343 Partition 1: 5344 Balance cost: 1.000000 Edge cut: 8765.000000 Cost now: 8814.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 6 Partition 0: 5344 Partition 1: 5343 Balance cost: 1.000000 Edge cut: 7823.000000 Cost now: 7904.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 7 Partition 0: 5340 Partition 1: 5347 Balance cost: 49.000000 Edge cut: 7508.000000 Cost now: 7509.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 8 Partition 0: 5344 Partition 1: 5343 Balance cost: 1.000000 Edge cut: 7025.000000 Cost now: 7106.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 10 Partition 0: 5343 Partition 1: 5344 Balance cost: 1.000000 Edge cut: 6990.000000 Cost now: 7039.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 11 Partition 0: 5343 Partition 1: 5344 Balance cost: 1.000000 Edge cut: 6923.000000 Cost now: 6972.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 12 Partition 0: 5343 Partition 1: 5344 Balance cost: 1.000000 Edge cut: 6813.000000 Cost now: 6862.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 13 Partition 0: 5342 Partition 1: 5345 Balance cost: 9.000000 Edge cut: 6688.000000 Cost now: 6713.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 14 Partition 0: 5342 Partition 1: 5345 Balance cost: 9.000000 Edge cut: 6592.000000 Cost now: 6617.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 18 Partition 0: 5344 Partition 1: 5343 Balance cost: 1.000000 Edge cut: 6550.000000 Cost now: 6599.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 19 Partition 0: 5343 Partition 1: 5344 Balance cost: 1.000000 Edge cut: 6516.000000 Cost now: 6541.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 22 Partition 0: 5343 Partition 1: 5344 Balance cost: 1.000000 Edge cut: 6492.000000 Cost now: 6501.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 28 Partition 0: 5343 Partition 1: 5344 Balance cost: 1.000000 Edge cut: 6495.000000 Cost now: 6496.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 30 Partition 0: 5344 Partition 1: 5343 Balance cost: 1.000000 Edge cut: 6479.000000 Cost now: 6488.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 31 Partition 0: 5344 Partition 1: 5343 Balance cost: 1.000000 Edge cut: 6477.000000 Cost now: 6486.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 32 Partition 0: 5343 Partition 1: 5344 Balance cost: 1.000000 Edge cut: 6480.000000 Cost now: 6481.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 39 Partition 0: 5343 Partition 1: 5344 Balance cost: 1.000000 Edge cut: 6462.000000 Cost now: 6463.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 47 Partition 0: 5344 Partition 1: 5343 Balance cost: 1.000000 Edge cut: 6456.000000 Cost now: 6457.000000 [BEST]
Thu 17:17: INFO    : Level: 1 Iteration: 58 Partition 0: 5343 Partition 1: 5344 Balance cost: 1.000000 Edge cut: 6440.000000 Cost now: 6441.000000 [BEST]
Thu 17:17: INFO    : Level 1 : Partitioned Kernel into CE domains 50.00% Partition 0, 50.00% Partition 1 with 17.95% edge cut.
Thu 17:17: INFO    : Clustered 1218 Kernel nodes into 278 clusters for WeightBasedCEPartitioner in 2 iterations.
Thu 17:17: INFO    : Level: 0 Iteration: 0 Partition 0: 2271 Partition 1: 3072 Balance cost: 641601.000000 Edge cut: 1573.000000 Cost now: 643174.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 1 Partition 0: 2662 Partition 1: 2681 Balance cost: 361.000000 Edge cut: 2065.000000 Cost now: 2426.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 4 Partition 0: 2671 Partition 1: 2672 Balance cost: 1.000000 Edge cut: 1581.000000 Cost now: 1702.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 5 Partition 0: 2671 Partition 1: 2672 Balance cost: 1.000000 Edge cut: 1140.000000 Cost now: 1261.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 6 Partition 0: 2670 Partition 1: 2673 Balance cost: 9.000000 Edge cut: 882.000000 Cost now: 1051.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 7 Partition 0: 2671 Partition 1: 2672 Balance cost: 1.000000 Edge cut: 434.000000 Cost now: 555.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 8 Partition 0: 2671 Partition 1: 2672 Balance cost: 1.000000 Edge cut: 328.000000 Cost now: 449.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 9 Partition 0: 2673 Partition 1: 2670 Balance cost: 9.000000 Edge cut: 322.000000 Cost now: 371.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 12 Partition 0: 2672 Partition 1: 2671 Balance cost: 1.000000 Edge cut: 295.000000 Cost now: 344.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 13 Partition 0: 2672 Partition 1: 2671 Balance cost: 1.000000 Edge cut: 293.000000 Cost now: 342.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 14 Partition 0: 2672 Partition 1: 2671 Balance cost: 1.000000 Edge cut: 291.000000 Cost now: 340.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 15 Partition 0: 2672 Partition 1: 2671 Balance cost: 1.000000 Edge cut: 280.000000 Cost now: 329.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 17 Partition 0: 2671 Partition 1: 2672 Balance cost: 1.000000 Edge cut: 293.000000 Cost now: 318.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 18 Partition 0: 2672 Partition 1: 2671 Balance cost: 1.000000 Edge cut: 286.000000 Cost now: 295.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 21 Partition 0: 2672 Partition 1: 2671 Balance cost: 1.000000 Edge cut: 285.000000 Cost now: 286.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 25 Partition 0: 2671 Partition 1: 2672 Balance cost: 1.000000 Edge cut: 279.000000 Cost now: 280.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 30 Partition 0: 2671 Partition 1: 2672 Balance cost: 1.000000 Edge cut: 270.000000 Cost now: 271.000000 [BEST]
Thu 17:17: INFO    : Level 0 : Partitioned Kernel into CE domains 50.01% Partition 0, 49.99% Partition 1 with 1.10% edge cut.
Thu 17:17: INFO    : Clustered 662 Kernel nodes into 361 clusters for WeightBasedCEPartitioner in 2 iterations.
Thu 17:17: INFO    : Level: 0 Iteration: 0 Partition 0: 2111 Partition 1: 3233 Balance cost: 1258884.000000 Edge cut: 3645.000000 Cost now: 1262529.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 1 Partition 0: 2670 Partition 1: 2674 Balance cost: 16.000000 Edge cut: 4833.000000 Cost now: 4849.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 5 Partition 0: 2671 Partition 1: 2673 Balance cost: 4.000000 Edge cut: 1730.000000 Cost now: 3174.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 6 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 1207.000000 Cost now: 2807.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 7 Partition 0: 2669 Partition 1: 2675 Balance cost: 36.000000 Edge cut: 976.000000 Cost now: 2132.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 9 Partition 0: 2671 Partition 1: 2673 Balance cost: 4.000000 Edge cut: 666.000000 Cost now: 1566.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 11 Partition 0: 2674 Partition 1: 2670 Balance cost: 16.000000 Edge cut: 460.000000 Cost now: 1484.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 12 Partition 0: 2673 Partition 1: 2671 Balance cost: 4.000000 Edge cut: 516.000000 Cost now: 1416.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 15 Partition 0: 2673 Partition 1: 2671 Balance cost: 4.000000 Edge cut: 454.000000 Cost now: 1130.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 16 Partition 0: 2671 Partition 1: 2673 Balance cost: 4.000000 Edge cut: 494.000000 Cost now: 978.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 17 Partition 0: 2671 Partition 1: 2673 Balance cost: 4.000000 Edge cut: 459.000000 Cost now: 943.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 19 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 460.000000 Cost now: 860.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 20 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 456.000000 Cost now: 856.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 23 Partition 0: 2673 Partition 1: 2671 Balance cost: 4.000000 Edge cut: 453.000000 Cost now: 777.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 25 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 453.000000 Cost now: 649.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 27 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 466.000000 Cost now: 610.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 29 Partition 0: 2673 Partition 1: 2671 Balance cost: 4.000000 Edge cut: 463.000000 Cost now: 607.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 30 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 467.000000 Cost now: 567.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 31 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 453.000000 Cost now: 553.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 32 Partition 0: 2671 Partition 1: 2673 Balance cost: 4.000000 Edge cut: 455.000000 Cost now: 519.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 34 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 464.000000 Cost now: 500.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 35 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 462.000000 Cost now: 498.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 36 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 456.000000 Cost now: 492.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 39 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 461.000000 Cost now: 477.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 41 Partition 0: 2673 Partition 1: 2671 Balance cost: 4.000000 Edge cut: 456.000000 Cost now: 472.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 46 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 461.000000 Cost now: 465.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 48 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 459.000000 Cost now: 459.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 51 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 457.000000 Cost now: 457.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 60 Partition 0: 2673 Partition 1: 2671 Balance cost: 4.000000 Edge cut: 456.000000 Cost now: 456.000000 [BEST]
Thu 17:17: INFO    : Level: 0 Iteration: 64 Partition 0: 2672 Partition 1: 2672 Balance cost: 0.000000 Edge cut: 453.000000 Cost now: 453.000000 [BEST]
Thu 17:17: INFO    : Level 0 : Partitioned Kernel into CE domains 50.00% Partition 0, 50.00% Partition 1 with 4.01% edge cut.
Thu 17:17: INFO    : Graph-pass 'WeightBasedCEPartitioner' took 1.56510 s (1 iterations)
Thu 17:17: INFO    : Using maximum counter CE delay chain length 7
Thu 17:17: INFO    : CE Partition 0 Clock Phase 0 : Nodes=920 (use fill=64, use flush=3) Fill counters=3 (+24 delay regs) Flush counters=2 (+0 delay regs)
Thu 17:17: INFO    : CE Partition 1 Clock Phase 0 : Nodes=50 (use fill=10, use flush=1) Fill counters=2 (+11 delay regs) Flush counters=0 (+0 delay regs)
Thu 17:17: INFO    : CE Partition 2 Clock Phase 0 : Nodes=48 (use fill=13, use flush=0) Fill counters=1 (+17 delay regs) Flush counters=0 (+0 delay regs)
Thu 17:17: INFO    : CE Partition 3 Clock Phase 0 : Nodes=353 (use fill=76, use flush=1) Fill counters=2 (+18 delay regs) Flush counters=1 (+0 delay regs)
Thu 17:17: INFO    : CE Partition 4 Clock Phase 0 : Nodes=1161 (use fill=89, use flush=1) Fill counters=2 (+22 delay regs) Flush counters=1 (+0 delay regs)
Thu 17:17: INFO    : CE Partition 5 Clock Phase 0 : Nodes=57 (use fill=11, use flush=0) Fill counters=1 (+17 delay regs) Flush counters=0 (+0 delay regs)
Thu 17:17: INFO    : CE Partition 6 Clock Phase 0 : Nodes=583 (use fill=102, use flush=0) Fill counters=1 (+17 delay regs) Flush counters=0 (+0 delay regs)
Thu 17:17: INFO    : CE Partition 7 Clock Phase 0 : Nodes=79 (use fill=11, use flush=0) Fill counters=2 (+14 delay regs) Flush counters=0 (+0 delay regs)
Thu 17:17: INFO    : Running kernel graph-pass 'FindWriteableMappedMemories'.
Thu 17:17: INFO    : Graph-pass 'FindWriteableMappedMemories' took 960.165 탎 (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:17: INFO    : Graph-pass 'MarkConstantPass' took 2.14611 ms (1 iterations)
Thu 17:17: INFO    : Running kernel graph-pass 'MaxConstantLatency'.
Thu 17:17: INFO    : Graph-pass 'MaxConstantLatency' took 639.686 탎 (1 iterations)
Thu 17:17: INFO    : Maximum constant latency: 31
Thu 17:17: INFO    : Running kernel graph-pass 'PhotonMaxDCTopEntity'.
Thu 17:17: INFO    : Implementing static multi-stage delay of 100 (1 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 98, SRL of length 0
Thu 17:17: INFO    : Implementing static multi-stage delay of 7 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:17: INFO    : Implementing static multi-stage delay of 28 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 28
Thu 17:17: INFO    : Implementing static multi-stage delay of 17 (24 bits wide), cost 0 RAMB18-equivalents, and 24 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 17
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (24 bits wide), cost 0 RAMB18-equivalents, and 24 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 9 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 30 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 30
Thu 17:17: INFO    : Implementing static multi-stage delay of 32 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 32
Thu 17:17: INFO    : Implementing static multi-stage delay of 30 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 30
Thu 17:17: INFO    : Implementing static multi-stage delay of 17 (24 bits wide), cost 0 RAMB18-equivalents, and 24 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 17
Thu 17:17: INFO    : Implementing static multi-stage delay of 14 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 14
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 14 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 14
Thu 17:17: INFO    : Implementing static multi-stage delay of 14 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 14
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 14 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 14
Thu 17:17: INFO    : Implementing static multi-stage delay of 13 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 13
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 13 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 13
Thu 17:17: INFO    : Implementing static multi-stage delay of 13 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 13
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 13 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 13
Thu 17:17: INFO    : Implementing static multi-stage delay of 12 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 12
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 12 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 12
Thu 17:17: INFO    : Implementing static multi-stage delay of 12 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 12
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 12 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 12
Thu 17:17: INFO    : Implementing static multi-stage delay of 11 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 11 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
Thu 17:17: INFO    : Implementing static multi-stage delay of 11 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 11 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
Thu 17:17: INFO    : Implementing static multi-stage delay of 10 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 10 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:17: INFO    : Implementing static multi-stage delay of 10 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 10 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:17: INFO    : Implementing static multi-stage delay of 9 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 9 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:17: INFO    : Implementing static multi-stage delay of 9 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 9 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:17: INFO    : Implementing static multi-stage delay of 8 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 8 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:17: INFO    : Implementing static multi-stage delay of 8 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 8 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:17: INFO    : Implementing static multi-stage delay of 7 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 7 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:17: INFO    : Implementing static multi-stage delay of 7 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 7 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:17: INFO    : Implementing static multi-stage delay of 6 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 6 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:17: INFO    : Implementing static multi-stage delay of 6 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 6 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:17: INFO    : Implementing static multi-stage delay of 5 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 5 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:17: INFO    : Implementing static multi-stage delay of 5 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 5 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:17: INFO    : Implementing static multi-stage delay of 4 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 4 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:17: INFO    : Implementing static multi-stage delay of 4 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 4 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:17: INFO    : Implementing static multi-stage delay of 3 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 3 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:17: INFO    : Implementing static multi-stage delay of 3 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 3 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:17: INFO    : Implementing static multi-stage delay of 2 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 2 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:17: INFO    : Implementing static multi-stage delay of 2 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 2 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 17 (24 bits wide), cost 0 RAMB18-equivalents, and 24 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 17
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (24 bits wide), cost 0 RAMB18-equivalents, and 24 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 17 (24 bits wide), cost 0 RAMB18-equivalents, and 24 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 17
Thu 17:17: INFO    : Implementing static multi-stage delay of 64 (64 bits wide), cost 2 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 62, SRL of length 0
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 37 (4 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 35, SRL of length 0
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:17: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:17: INFO    : Implementing static multi-stage delay of 47 (11 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 45, SRL of length 0
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 69 (4 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 67, SRL of length 0
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Graph-pass 'PhotonMaxDCTopEntity' took 27.1699 s (1 iterations)
Thu 17:18: INFO    : Writing current graph to: BrainNetwork-LinearCorrelationKernel-final-hardware.pxg
Thu 17:18: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 17:18: INFO    : Graph-pass 'GeneratePXG' took 650.357 ms (1 iterations)
Thu 17:18: PROGRESS: 
Thu 17:18: PROGRESS: Compiling kernel "CompressorBufferKernel"
Thu 17:18: INFO    : Configuration:
Thu 17:18: INFO    : 	KernelConfiguration.additionalInputPipelining = 64                                          [Init: 64]
Thu 17:18: INFO    : 	KernelConfiguration.allowDSPCascading = true                                                [Init: true]
Thu 17:18: INFO    : 	KernelConfiguration.allowInputsOutputsBeforeFlushNode = false                               [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.allowZeroLatencyNodeHold = false                                        [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.board = MAX4412A                                                        [Init: MAX2116B, change: MAX4412A]
Thu 17:18: INFO    : 	KernelConfiguration.bramBitsThreshold = 2080                                                [Init: 2080]
Thu 17:18: INFO    : 	KernelConfiguration.buildTarget = HARDWARE                                                  [Init: NONE, change: HARDWARE]
Thu 17:18: INFO    : 	KernelConfiguration.cePipelining = 2                                                        [Init: 2]
Thu 17:18: INFO    : 	KernelConfiguration.clockPhaseBalanceThreshold = 0.1                                        [Init: 0.1]
Thu 17:18: INFO    : 	KernelConfiguration.clockPhasingRetries = 50                                                [Init: 50]
Thu 17:18: INFO    : 	KernelConfiguration.dumpNeighboursString =                                                  [Init: ]
Thu 17:18: INFO    : 	KernelConfiguration.enableCeReplication = true                                              [Init: true]
Thu 17:18: INFO    : 	KernelConfiguration.enableClockPhasePartitioning = false                                    [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.enableDebugIOControlRegs = true                                         [Init: true]
Thu 17:18: INFO    : 	KernelConfiguration.enableDummyBuild = false                                                [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.enableKernelProfiler = false                                            [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.enablePipelinedComputeController = false                                [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.enableShadowRegister = false                                            [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.enableSmartKernelControl = false                                        [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.fifoSrlRegisterStages = 1                                               [Init: 1]
Thu 17:18: INFO    : 	KernelConfiguration.flushOnInputDataCongtiguous = false                                     [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.hardwareDebugDepth = 512                                                [Init: 512]
Thu 17:18: INFO    : 	KernelConfiguration.hwHierarchyMode = UNSET                                                 [Init: UNSET]
Thu 17:18: INFO    : 	KernelConfiguration.latencyAnnotation = false                                               [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.latencyAnnotationIOs =                                                  [Init: null]
Thu 17:18: INFO    : 	KernelConfiguration.maxCoalescedFifoWidth = 2147483647                                      [Init: 2147483647]
Thu 17:18: INFO    : 	KernelConfiguration.maxPreAdderFanOut = 1                                                   [Init: 1]
Thu 17:18: INFO    : 	KernelConfiguration.netlistMode = false                                                     [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.numPhotonStateMachines = 1                                              [Init: 1]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.ceCounterRegisterDuplication = 1                          [Init: 1]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.conditionalArithmetic = true                              [Init: true]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.counterChainWrapPipelining = 0                            [Init: 0]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.dspAddChain = OPTIMISE                                    [Init: null, Init after BuildTarget change: OPTIMISE]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.enableActiveFanoutReduction = false                       [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.enableBUFGCE = false                                      [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.enableBetterInputRegistering = false                      [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.enableBetterRegistering = false                           [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.enableFIFOCoalescingAcrossPlacementConstraints = false    [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.enableFifoCoalescing = true                               [Init: true]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.enableFullPrecisionBinaryOpConstants = false              [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.enableIntegratedRounding = false                          [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.enableMappedMemoryHostReadBack = true                     [Init: true]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.enableMultiCycleReset = false                             [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.enablePowerTwoFloatMult = true                            [Init: true]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.enableRedundantNodeDeletion = true                        [Init: true]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.enableStateMachineRegisterMerging = true                  [Init: true]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.inputFlushDistanceFactor = 0                              [Init: 0]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.minimumStaticFIFOSplitDepth = 1                           [Init: 1]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.optimizationTechnique = DEFAULT                           [Init: DEFAULT]
Thu 17:18: INFO    : 	KernelConfiguration.optimizations.triAdd = true                                             [Init: true]
Thu 17:18: INFO    : 	KernelConfiguration.partialReconfBlockName =                                                [Init: ]
Thu 17:18: INFO    : 	KernelConfiguration.partialReconfMode = false                                               [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.partialReconfTemplate = false                                           [Init: false]
Thu 17:18: INFO    : 	KernelConfiguration.replicateNodeCeLog2NumPartitions = 3                                    [Init: 0, change: 3]
Thu 17:18: INFO    : 	KernelConfiguration.romBRAMBitsThreshold = 2080                                             [Init: 2080]
Thu 17:18: INFO    : 	KernelConfiguration.simulation.ramAddressCollisionBehaviour = EXCEPTION                     [Init: EXCEPTION]
Thu 17:18: INFO    : 	KernelConfiguration.simulation.ramOutOfBoundsAccessBehaviour = EXCEPTION                    [Init: EXCEPTION]
Thu 17:18: INFO    : 	KernelConfiguration.simulation.simProgressMessageFrequency = 0                              [Init: 0]
Thu 17:18: INFO    : 
Thu 17:18: INFO    :  -- 
Thu 17:18: WARNING : Warning (UNCONNECTED_DESIGN_ELEMENT):
Thu 17:18: WARNING : Unconnected elements in design 'CompressorBufferKernel'
Thu 17:18: WARNING : details in : /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/CompressorBufferKernel_graph_warnings.txt
Thu 17:18: INFO    : Writing current graph to: BrainNetwork-CompressorBufferKernel-original.pxg
Thu 17:18: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 17:18: INFO    : Graph-pass 'GeneratePXG' took 346.113 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:18: INFO    : Graph-pass 'MarkConstantPass' took 740.712 탎 (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'ReachabilityPass'.
Thu 17:18: INFO    : Graph-pass 'ReachabilityPass' took 8.15219 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'FindInputsLeadingToFlush'.
Thu 17:18: INFO    : Graph-pass 'FindInputsLeadingToFlush' took 288.448 탎 (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'CheckForStatefulToFlushViolations'.
Thu 17:18: INFO    : Graph-pass 'CheckForStatefulToFlushViolations' took 567.343 탎 (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'CheckForInputToFlushViolations'.
Thu 17:18: INFO    : Graph-pass 'CheckForInputToFlushViolations' took 1.43726 ms (1 iterations)
Thu 17:18: INFO    : Deleting directory: neighbours
Thu 17:18: INFO    : Running Photon pre-schedule graph optimisations
Thu 17:18: INFO    : Running kernel graph-pass 'AlignOrEradicatePrintfs'.
Thu 17:18: INFO    : Graph-pass 'AlignOrEradicatePrintfs' took 632.735 탎 (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'FoldConstantsPass'.
Thu 17:18: INFO    : Graph-pass 'FoldConstantsPass' took 47.5166 ms (2 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'OptimiseNodesPass'.
Thu 17:18: INFO    : Constant multiplication by 3.00000 (node 2051) has been optimized to shifts/adds
Thu 17:18: INFO    : Constant multiplication by 3.00000 (node 2043) has been optimized to shifts/adds
Thu 17:18: INFO    : Graph-pass 'OptimiseNodesPass' took 35.4349 ms (2 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'DeleteRedundantNodes'.
Thu 17:18: INFO    : Graph-pass 'DeleteRedundantNodes' took 456.955 탎 (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'AlteraDSPExtractionGraphPass'.
Thu 17:18: INFO    : Optimized 0 sub-graphs into DSP multiply/add chains 
Thu 17:18: INFO    : Graph-pass 'AlteraDSPExtractionGraphPass' took 5.76323 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'TriAddExtractionPass'.
Thu 17:18: INFO    : optimised graph of 11 adds into 5 tri-adds and 1 bi-add (folded 0 constants)
Thu 17:18: INFO    : Graph-pass 'TriAddExtractionPass' took 31.8998 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'ConditionalAddExtractionPass'.
Thu 17:18: INFO    : Optimized 1 sub-graphs into conditional adds/subs/triadds.
Thu 17:18: INFO    : Sub-graph 1 (ADD) contained: 5 bits, unconditional A, unconditional B, unconditional C, conditional output
Thu 17:18: INFO    : Origin stack trace: 
Thu 17:18: INFO    : com.maxeler.maxcompiler.v2.managers.DFEManager.build(DFEManager.java:361)
Thu 17:18: INFO    : com.maxeler.publicdemos.brainnetwork.BrainNetworkBuilder.main(BrainNetworkBuilder.java:47)
Thu 17:18: INFO    : Graph-pass 'ConditionalAddExtractionPass' took 33.0837 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'PO2FPMultOptimiser'.
Thu 17:18: INFO    : Graph-pass 'PO2FPMultOptimiser' took 672.615 탎 (1 iterations)
Thu 17:18: INFO    : Logging Photon stats to: CompressorBufferKernel_photon_stats.csv
Thu 17:18: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/CompressorBufferKernel_photon_stats.csv
Thu 17:18: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 17:18: INFO    : Graph-pass 'StatsPass' took 7.82174 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'CollectNumericExceptions'.
Thu 17:18: INFO    : Graph-pass 'CollectNumericExceptions' took 414.927 탎 (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'StreamOffsetDivExpand'.
Thu 17:18: INFO    : Graph-pass 'StreamOffsetDivExpand' took 339.578 탎 (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'FindIllegalLoops'.
Thu 17:18: INFO    : Graph-pass 'FindIllegalLoops' took 6.64364 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:18: INFO    : Graph-pass 'MarkConstantPass' took 475.399 탎 (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'ScheduleVariables'.
Thu 17:18: INFO    : Graph-pass 'ScheduleVariables' took 5.87458 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 17:18: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 334.182 탎 (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 17:18: INFO    : Graph-pass 'ScheduleApplier' took 2.66862 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:18: INFO    : Graph-pass 'MarkConstantPass' took 273.990 탎 (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 17:18: INFO    : Graph-pass 'ScheduleDumper' took 59.1781 ms (1 iterations)
Thu 17:18: INFO    : Running Photon post-schedule graph optimisations (pass 1)
Thu 17:18: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 17:18: INFO    : Graph-pass 'TapFIFOsPass' took 2.38279 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 17:18: INFO    : Graph-pass 'FoldFIFOsPass' took 752.328 탎 (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:18: INFO    : Graph-pass 'MarkConstantPass' took 672.345 탎 (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'ValidateFIFOs'.
Thu 17:18: INFO    : Graph-pass 'ValidateFIFOs' took 279.806 탎 (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:18: INFO    : Graph-pass 'MarkConstantPass' took 770.143 탎 (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 17:18: INFO    : Graph-pass 'ScheduleDumper' took 70.7025 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:18: INFO    : Graph-pass 'MarkConstantPass' took 878.303 탎 (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'ScheduleConstants'.
Thu 17:18: INFO    : Running command: cbc "CompressorBufferKernel_schedule_C.mps.gz" -threads 4 -solve  -printi csv -solu "CompressorBufferKernel_schedule_C.csv" > "CompressorBufferKernel_schedule_C.stdout.log"
Thu 17:18: INFO    : Checking for file hash changes...
Thu 17:18: INFO    : No changes.
Thu 17:18: INFO    : Optimum found: 21595
Thu 17:18: INFO    : Graph-pass 'ScheduleConstants' took 632.608 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:18: INFO    : Graph-pass 'MarkConstantPass' took 1.00003 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 17:18: INFO    : Graph-pass 'ScheduleDumper' took 8.02132 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 17:18: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 337.727 탎 (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'RemoveDistMeasurementNodes'.
Thu 17:18: INFO    : Graph-pass 'RemoveDistMeasurementNodes' took 4.85500 탎 (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 17:18: INFO    : Graph-pass 'ScheduleApplier' took 182.775 ms (1 iterations)
Thu 17:18: INFO    : Maximum stream latency for kernel 'CompressorBufferKernel': 382
Thu 17:18: INFO    : Using user logic for flush.
Thu 17:18: INFO    : Running Photon post-schedule graph optimisations (pass 2)
Thu 17:18: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 17:18: INFO    : Graph-pass 'TapFIFOsPass' took 151.908 ms (2 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 17:18: INFO    : Graph-pass 'FoldFIFOsPass' took 2.21173 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:18: INFO    : Graph-pass 'MarkConstantPass' took 2.30265 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'ScheduleAsserter'.
Thu 17:18: INFO    : Graph-pass 'ScheduleAsserter' took 18.9978 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'ReplaceEvalStreamOffsetNodes'.
Thu 17:18: INFO    : Graph-pass 'ReplaceEvalStreamOffsetNodes' took 927.705 탎 (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'FIFOCoalesceRespectingPlacementPass'.
Thu 17:18: INFO    : Found 6 FIFOs (with 1 set(s) of constraint) with depth '33'.
Thu 17:18: INFO    : Made coalesced FIFO (id=3276) of width 6 and depth '33' from the following FIFOs:
Thu 17:18: INFO    :     id=2951 width=1
Thu 17:18: INFO    :     id=2954 width=1
Thu 17:18: INFO    :     id=2974 width=1
Thu 17:18: INFO    :     id=2941 width=1
Thu 17:18: INFO    :     id=2980 width=1
Thu 17:18: INFO    :     id=2529 width=1
Thu 17:18: INFO    : Found 4 FIFOs (with 1 set(s) of constraint) with depth '40'.
Thu 17:18: INFO    : Made coalesced FIFO (id=3290) of width 4 and depth '40' from the following FIFOs:
Thu 17:18: INFO    :     id=2952 width=1
Thu 17:18: INFO    :     id=3002 width=1
Thu 17:18: INFO    :     id=2986 width=1
Thu 17:18: INFO    :     id=3006 width=1
Thu 17:18: INFO    : Found 6 FIFOs (with 1 set(s) of constraint) with depth '36'.
Thu 17:18: INFO    : Made coalesced FIFO (id=3300) of width 6 and depth '36' from the following FIFOs:
Thu 17:18: INFO    :     id=2955 width=1
Thu 17:18: INFO    :     id=2969 width=1
Thu 17:18: INFO    :     id=3001 width=1
Thu 17:18: INFO    :     id=2973 width=1
Thu 17:18: INFO    :     id=2480 width=1
Thu 17:18: INFO    :     id=3007 width=1
Thu 17:18: INFO    : Found 3 FIFOs (with 1 set(s) of constraint) with depth '34'.
Thu 17:18: INFO    : Made coalesced FIFO (id=3314) of width 3 and depth '34' from the following FIFOs:
Thu 17:18: INFO    :     id=2958 width=1
Thu 17:18: INFO    :     id=2982 width=1
Thu 17:18: INFO    :     id=2988 width=1
Thu 17:18: INFO    : Found 4 FIFOs (with 1 set(s) of constraint) with depth '35'.
Thu 17:18: INFO    : Made coalesced FIFO (id=3322) of width 8 and depth '35' from the following FIFOs:
Thu 17:18: INFO    :     id=2963 width=1
Thu 17:18: INFO    :     id=2991 width=1
Thu 17:18: INFO    :     id=3012 width=5
Thu 17:18: INFO    :     id=2997 width=1
Thu 17:18: INFO    : Found 5 FIFOs (with 1 set(s) of constraint) with depth '37'.
Thu 17:18: INFO    : Made coalesced FIFO (id=3332) of width 5 and depth '37' from the following FIFOs:
Thu 17:18: INFO    :     id=2975 width=1
Thu 17:18: INFO    :     id=3004 width=1
Thu 17:18: INFO    :     id=2966 width=1
Thu 17:18: INFO    :     id=2430 width=1
Thu 17:18: INFO    :     id=2979 width=1
Thu 17:18: INFO    : Found 3 FIFOs (with 1 set(s) of constraint) with depth '38'.
Thu 17:18: INFO    : Made coalesced FIFO (id=3344) of width 3 and depth '38' from the following FIFOs:
Thu 17:18: INFO    :     id=2983 width=1
Thu 17:18: INFO    :     id=2972 width=1
Thu 17:18: INFO    :     id=2987 width=1
Thu 17:18: INFO    : Found 3 FIFOs (with 1 set(s) of constraint) with depth '39'.
Thu 17:18: INFO    : Made coalesced FIFO (id=3352) of width 3 and depth '39' from the following FIFOs:
Thu 17:18: INFO    :     id=2992 width=1
Thu 17:18: INFO    :     id=2978 width=1
Thu 17:18: INFO    :     id=2996 width=1
Thu 17:18: INFO    : Graph-pass 'FIFOCoalesceRespectingPlacementPass' took 140.440 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'FIFOReport'.
Thu 17:18: INFO    : Graph-pass 'FIFOReport' took 8.95577 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 17:18: INFO    : Graph-pass 'StatsPass' took 11.7325 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'RemoveUntypedConstants'.
Thu 17:18: INFO    : Graph-pass 'RemoveUntypedConstants' took 77.6365 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'VariableSizeMappedRegInserter'.
Thu 17:18: INFO    : Graph-pass 'VariableSizeMappedRegInserter' took 479.273 탎 (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:18: INFO    : Graph-pass 'MarkConstantPass' took 1.98641 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'MakeMaxFileNodeData'.
Thu 17:18: INFO    : Graph-pass 'MakeMaxFileNodeData' took 39.9318 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'MoveFanoutRegsForwards'.
Thu 17:18: INFO    : Graph-pass 'MoveFanoutRegsForwards' took 35.5602 ms (1 iterations)
Thu 17:18: INFO    : Optimization report for Kernel 'CompressorBufferKernel'.
Thu 17:18: INFO    : Enabled optimizations:
Thu 17:18: INFO    : 	DSP-MultAdd
Thu 17:18: INFO    : 	Tri-Adder
Thu 17:18: INFO    : 	Conditional (Tri)Adds/Subs/AddSubs
Thu 17:18: INFO    : 	Power-of-2 Floating Point
Thu 17:18: INFO    : 	Fifo Coalescing
Thu 17:18: INFO    : Updating the preliminary MaxCompilerDesignData.dat. (@ CoreCompile CompressorBufferKernel)
Thu 17:18: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/MaxCompilerDesignData.dat
Thu 17:18: INFO    : Total compilation of 'CompressorBufferKernel' took 3.35501 s.
Thu 17:18: INFO    : Running kernel graph-pass 'WeightBasedCEPartitioner'.
Thu 17:18: INFO    : Partitioning design into 8 CE domain(s) to minimize global signal fanout.
Thu 17:18: INFO    : Clustered 2684 Kernel nodes into 1557 clusters for WeightBasedCEPartitioner in 2 iterations.
Thu 17:18: INFO    : Level: 2 Iteration: 0 Partition 0: 7066 Partition 1: 6048 Balance cost: 1036324.000000 Edge cut: 133521.000000 Cost now: 1169845.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 1 Partition 0: 6562 Partition 1: 6552 Balance cost: 100.000000 Edge cut: 95284.000000 Cost now: 95384.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 4 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 89776.000000 Cost now: 89792.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 5 Partition 0: 6556 Partition 1: 6558 Balance cost: 4.000000 Edge cut: 88916.000000 Cost now: 88920.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 7 Partition 0: 6558 Partition 1: 6556 Balance cost: 4.000000 Edge cut: 88784.000000 Cost now: 88800.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 8 Partition 0: 6555 Partition 1: 6559 Balance cost: 16.000000 Edge cut: 88490.000000 Cost now: 88494.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 10 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 88451.000000 Cost now: 88451.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 11 Partition 0: 6558 Partition 1: 6556 Balance cost: 4.000000 Edge cut: 88414.000000 Cost now: 88418.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 12 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 88233.000000 Cost now: 88233.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 13 Partition 0: 6558 Partition 1: 6556 Balance cost: 4.000000 Edge cut: 88179.000000 Cost now: 88183.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 14 Partition 0: 6556 Partition 1: 6558 Balance cost: 4.000000 Edge cut: 88144.000000 Cost now: 88148.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 15 Partition 0: 6556 Partition 1: 6558 Balance cost: 4.000000 Edge cut: 88102.000000 Cost now: 88106.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 17 Partition 0: 6556 Partition 1: 6558 Balance cost: 4.000000 Edge cut: 88025.000000 Cost now: 88061.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 18 Partition 0: 6558 Partition 1: 6556 Balance cost: 4.000000 Edge cut: 87983.000000 Cost now: 87987.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 21 Partition 0: 6558 Partition 1: 6556 Balance cost: 4.000000 Edge cut: 87932.000000 Cost now: 87932.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 22 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 87913.000000 Cost now: 87917.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 23 Partition 0: 6556 Partition 1: 6558 Balance cost: 4.000000 Edge cut: 87886.000000 Cost now: 87902.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 24 Partition 0: 6558 Partition 1: 6556 Balance cost: 4.000000 Edge cut: 87844.000000 Cost now: 87844.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 27 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 87828.000000 Cost now: 87828.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 29 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 87786.000000 Cost now: 87786.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 30 Partition 0: 6559 Partition 1: 6555 Balance cost: 16.000000 Edge cut: 87732.000000 Cost now: 87748.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 31 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 87700.000000 Cost now: 87700.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 33 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 87665.000000 Cost now: 87669.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 34 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 87662.000000 Cost now: 87666.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 39 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 87648.000000 Cost now: 87652.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 41 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 87627.000000 Cost now: 87631.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 43 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 87577.000000 Cost now: 87581.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 47 Partition 0: 6556 Partition 1: 6558 Balance cost: 4.000000 Edge cut: 87555.000000 Cost now: 87571.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 49 Partition 0: 6558 Partition 1: 6556 Balance cost: 4.000000 Edge cut: 87542.000000 Cost now: 87546.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 53 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 87509.000000 Cost now: 87513.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 55 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 87487.000000 Cost now: 87491.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 61 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 87454.000000 Cost now: 87458.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 69 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 87442.000000 Cost now: 87446.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 71 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 87436.000000 Cost now: 87440.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 74 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 87437.000000 Cost now: 87437.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 76 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 87411.000000 Cost now: 87411.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 79 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 87410.000000 Cost now: 87410.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 84 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 87405.000000 Cost now: 87405.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 89 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 87403.000000 Cost now: 87403.000000 [BEST]
Thu 17:18: INFO    : Level: 2 Iteration: 93 Partition 0: 6557 Partition 1: 6557 Balance cost: 0.000000 Edge cut: 87400.000000 Cost now: 87400.000000 [BEST]
Thu 17:18: INFO    : Level 2 : Partitioned Kernel into CE domains 50.00% Partition 0, 50.00% Partition 1 with 278.75% edge cut.
Thu 17:18: INFO    : Clustered 1224 Kernel nodes into 689 clusters for WeightBasedCEPartitioner in 2 iterations.
Thu 17:18: INFO    : Level: 1 Iteration: 0 Partition 0: 3845 Partition 1: 2712 Balance cost: 1283689.000000 Edge cut: 12332.000000 Cost now: 1296021.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 1 Partition 0: 3283 Partition 1: 3274 Balance cost: 81.000000 Edge cut: 11278.000000 Cost now: 11359.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 5 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 11117.000000 Cost now: 11118.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 6 Partition 0: 3277 Partition 1: 3280 Balance cost: 9.000000 Edge cut: 11084.000000 Cost now: 11093.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 7 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 10968.000000 Cost now: 10969.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 8 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 10961.000000 Cost now: 10962.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 9 Partition 0: 3276 Partition 1: 3281 Balance cost: 25.000000 Edge cut: 10910.000000 Cost now: 10935.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 10 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 10858.000000 Cost now: 10859.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 12 Partition 0: 3277 Partition 1: 3280 Balance cost: 9.000000 Edge cut: 10760.000000 Cost now: 10761.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 13 Partition 0: 3280 Partition 1: 3277 Balance cost: 9.000000 Edge cut: 10735.000000 Cost now: 10760.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 14 Partition 0: 3277 Partition 1: 3280 Balance cost: 9.000000 Edge cut: 10714.000000 Cost now: 10715.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 15 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 10621.000000 Cost now: 10630.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 20 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 10539.000000 Cost now: 10548.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 23 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 10543.000000 Cost now: 10544.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 27 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 10511.000000 Cost now: 10512.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 34 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 10489.000000 Cost now: 10490.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 36 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 10488.000000 Cost now: 10489.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 37 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 10486.000000 Cost now: 10487.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 41 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 10476.000000 Cost now: 10485.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 44 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 10476.000000 Cost now: 10477.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 48 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 10457.000000 Cost now: 10466.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 52 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 10451.000000 Cost now: 10452.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 57 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 10446.000000 Cost now: 10447.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 60 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 10441.000000 Cost now: 10442.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 62 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 10432.000000 Cost now: 10433.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 69 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 10414.000000 Cost now: 10423.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 80 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 10408.000000 Cost now: 10409.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 85 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 10403.000000 Cost now: 10404.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 94 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 10402.000000 Cost now: 10403.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 99 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 10398.000000 Cost now: 10399.000000 [BEST]
Thu 17:18: INFO    : Level 1 : Partitioned Kernel into CE domains 50.01% Partition 0, 49.99% Partition 1 with 57.92% edge cut.
Thu 17:18: INFO    : Clustered 552 Kernel nodes into 305 clusters for WeightBasedCEPartitioner in 2 iterations.
Thu 17:18: INFO    : Level: 0 Iteration: 0 Partition 0: 2212 Partition 1: 1067 Balance cost: 1311025.000000 Edge cut: 2498.000000 Cost now: 1313523.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 1 Partition 0: 1641 Partition 1: 1638 Balance cost: 9.000000 Edge cut: 1387.000000 Cost now: 1396.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 4 Partition 0: 1640 Partition 1: 1639 Balance cost: 1.000000 Edge cut: 1339.000000 Cost now: 1348.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 7 Partition 0: 1639 Partition 1: 1640 Balance cost: 1.000000 Edge cut: 1335.000000 Cost now: 1336.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 8 Partition 0: 1640 Partition 1: 1639 Balance cost: 1.000000 Edge cut: 1237.000000 Cost now: 1238.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 9 Partition 0: 1640 Partition 1: 1639 Balance cost: 1.000000 Edge cut: 1094.000000 Cost now: 1095.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 14 Partition 0: 1641 Partition 1: 1638 Balance cost: 9.000000 Edge cut: 1041.000000 Cost now: 1050.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 17 Partition 0: 1639 Partition 1: 1640 Balance cost: 1.000000 Edge cut: 1032.000000 Cost now: 1033.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 19 Partition 0: 1640 Partition 1: 1639 Balance cost: 1.000000 Edge cut: 1018.000000 Cost now: 1027.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 20 Partition 0: 1639 Partition 1: 1640 Balance cost: 1.000000 Edge cut: 1021.000000 Cost now: 1022.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 21 Partition 0: 1640 Partition 1: 1639 Balance cost: 1.000000 Edge cut: 1006.000000 Cost now: 1015.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 22 Partition 0: 1639 Partition 1: 1640 Balance cost: 1.000000 Edge cut: 942.000000 Cost now: 943.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 30 Partition 0: 1639 Partition 1: 1640 Balance cost: 1.000000 Edge cut: 933.000000 Cost now: 934.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 33 Partition 0: 1640 Partition 1: 1639 Balance cost: 1.000000 Edge cut: 931.000000 Cost now: 932.000000 [BEST]
Thu 17:18: INFO    : Level 0 : Partitioned Kernel into CE domains 50.02% Partition 0, 49.98% Partition 1 with 6.61% edge cut.
Thu 17:18: INFO    : Clustered 672 Kernel nodes into 384 clusters for WeightBasedCEPartitioner in 2 iterations.
Thu 17:18: INFO    : Level: 0 Iteration: 0 Partition 0: 1652 Partition 1: 1626 Balance cost: 676.000000 Edge cut: 3153.000000 Cost now: 3829.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 1 Partition 0: 1642 Partition 1: 1636 Balance cost: 36.000000 Edge cut: 3301.000000 Cost now: 3337.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 5 Partition 0: 1637 Partition 1: 1641 Balance cost: 16.000000 Edge cut: 3263.000000 Cost now: 3263.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 6 Partition 0: 1639 Partition 1: 1639 Balance cost: 0.000000 Edge cut: 3156.000000 Cost now: 3172.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 8 Partition 0: 1638 Partition 1: 1640 Balance cost: 4.000000 Edge cut: 3138.000000 Cost now: 3142.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 10 Partition 0: 1638 Partition 1: 1640 Balance cost: 4.000000 Edge cut: 3118.000000 Cost now: 3122.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 12 Partition 0: 1638 Partition 1: 1640 Balance cost: 4.000000 Edge cut: 3095.000000 Cost now: 3111.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 14 Partition 0: 1639 Partition 1: 1639 Balance cost: 0.000000 Edge cut: 3110.000000 Cost now: 3110.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 17 Partition 0: 1639 Partition 1: 1639 Balance cost: 0.000000 Edge cut: 3061.000000 Cost now: 3061.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 18 Partition 0: 1639 Partition 1: 1639 Balance cost: 0.000000 Edge cut: 3038.000000 Cost now: 3038.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 20 Partition 0: 1638 Partition 1: 1640 Balance cost: 4.000000 Edge cut: 3019.000000 Cost now: 3023.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 24 Partition 0: 1639 Partition 1: 1639 Balance cost: 0.000000 Edge cut: 3000.000000 Cost now: 3016.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 25 Partition 0: 1640 Partition 1: 1638 Balance cost: 4.000000 Edge cut: 3008.000000 Cost now: 3012.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 32 Partition 0: 1640 Partition 1: 1638 Balance cost: 4.000000 Edge cut: 3011.000000 Cost now: 3011.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 35 Partition 0: 1638 Partition 1: 1640 Balance cost: 4.000000 Edge cut: 3005.000000 Cost now: 3009.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 36 Partition 0: 1639 Partition 1: 1639 Balance cost: 0.000000 Edge cut: 2992.000000 Cost now: 2992.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 40 Partition 0: 1639 Partition 1: 1639 Balance cost: 0.000000 Edge cut: 2973.000000 Cost now: 2977.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 51 Partition 0: 1639 Partition 1: 1639 Balance cost: 0.000000 Edge cut: 2964.000000 Cost now: 2964.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 52 Partition 0: 1639 Partition 1: 1639 Balance cost: 0.000000 Edge cut: 2961.000000 Cost now: 2961.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 60 Partition 0: 1639 Partition 1: 1639 Balance cost: 0.000000 Edge cut: 2941.000000 Cost now: 2941.000000 [BEST]
Thu 17:18: INFO    : Level 0 : Partitioned Kernel into CE domains 50.00% Partition 0, 50.00% Partition 1 with 76.21% edge cut.
Thu 17:18: INFO    : Clustered 1460 Kernel nodes into 868 clusters for WeightBasedCEPartitioner in 2 iterations.
Thu 17:18: INFO    : Level: 1 Iteration: 0 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 51021.000000 Cost now: 51022.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 1 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 48590.000000 Cost now: 48591.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 4 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 45257.000000 Cost now: 45306.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 5 Partition 0: 3280 Partition 1: 3277 Balance cost: 9.000000 Edge cut: 43603.000000 Cost now: 43628.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 7 Partition 0: 3277 Partition 1: 3280 Balance cost: 9.000000 Edge cut: 43531.000000 Cost now: 43556.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 8 Partition 0: 3277 Partition 1: 3280 Balance cost: 9.000000 Edge cut: 43444.000000 Cost now: 43469.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 10 Partition 0: 3280 Partition 1: 3277 Balance cost: 9.000000 Edge cut: 43387.000000 Cost now: 43388.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 11 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 43312.000000 Cost now: 43313.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 12 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 43285.000000 Cost now: 43286.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 14 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 43232.000000 Cost now: 43241.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 16 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 43229.000000 Cost now: 43238.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 18 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 43207.000000 Cost now: 43216.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 19 Partition 0: 3277 Partition 1: 3280 Balance cost: 9.000000 Edge cut: 43184.000000 Cost now: 43185.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 20 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 43114.000000 Cost now: 43123.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 27 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 43062.000000 Cost now: 43071.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 31 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 43044.000000 Cost now: 43053.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 35 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 43001.000000 Cost now: 43026.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 40 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 42950.000000 Cost now: 42975.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 49 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 42943.000000 Cost now: 42968.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 50 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 42929.000000 Cost now: 42954.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 53 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 42920.000000 Cost now: 42945.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 57 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 42926.000000 Cost now: 42935.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 58 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 42880.000000 Cost now: 42889.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 68 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 42886.000000 Cost now: 42887.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 70 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 42870.000000 Cost now: 42871.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 73 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 42853.000000 Cost now: 42854.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 77 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 42851.000000 Cost now: 42852.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 79 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 42845.000000 Cost now: 42846.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 82 Partition 0: 3279 Partition 1: 3278 Balance cost: 1.000000 Edge cut: 42834.000000 Cost now: 42835.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 91 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 42831.000000 Cost now: 42832.000000 [BEST]
Thu 17:18: INFO    : Level: 1 Iteration: 96 Partition 0: 3278 Partition 1: 3279 Balance cost: 1.000000 Edge cut: 42826.000000 Cost now: 42827.000000 [BEST]
Thu 17:18: INFO    : Level 1 : Partitioned Kernel into CE domains 49.99% Partition 0, 50.01% Partition 1 with 319.53% edge cut.
Thu 17:18: INFO    : Clustered 709 Kernel nodes into 336 clusters for WeightBasedCEPartitioner in 2 iterations.
Thu 17:18: INFO    : Level: 0 Iteration: 0 Partition 0: 1617 Partition 1: 1661 Balance cost: 1936.000000 Edge cut: 8249.000000 Cost now: 10185.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 1 Partition 0: 1644 Partition 1: 1634 Balance cost: 100.000000 Edge cut: 8233.000000 Cost now: 8333.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 4 Partition 0: 1636 Partition 1: 1642 Balance cost: 36.000000 Edge cut: 8171.000000 Cost now: 8175.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 7 Partition 0: 1640 Partition 1: 1638 Balance cost: 4.000000 Edge cut: 8113.000000 Cost now: 8117.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 9 Partition 0: 1638 Partition 1: 1640 Balance cost: 4.000000 Edge cut: 8101.000000 Cost now: 8105.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 12 Partition 0: 1639 Partition 1: 1639 Balance cost: 0.000000 Edge cut: 8067.000000 Cost now: 8071.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 13 Partition 0: 1640 Partition 1: 1638 Balance cost: 4.000000 Edge cut: 8051.000000 Cost now: 8051.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 15 Partition 0: 1640 Partition 1: 1638 Balance cost: 4.000000 Edge cut: 8023.000000 Cost now: 8027.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 20 Partition 0: 1639 Partition 1: 1639 Balance cost: 0.000000 Edge cut: 8001.000000 Cost now: 8005.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 22 Partition 0: 1639 Partition 1: 1639 Balance cost: 0.000000 Edge cut: 7997.000000 Cost now: 8001.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 23 Partition 0: 1639 Partition 1: 1639 Balance cost: 0.000000 Edge cut: 7992.000000 Cost now: 7996.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 24 Partition 0: 1639 Partition 1: 1639 Balance cost: 0.000000 Edge cut: 7960.000000 Cost now: 7964.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 26 Partition 0: 1640 Partition 1: 1638 Balance cost: 4.000000 Edge cut: 7958.000000 Cost now: 7962.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 28 Partition 0: 1638 Partition 1: 1640 Balance cost: 4.000000 Edge cut: 7956.000000 Cost now: 7960.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 31 Partition 0: 1639 Partition 1: 1639 Balance cost: 0.000000 Edge cut: 7949.000000 Cost now: 7953.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 33 Partition 0: 1639 Partition 1: 1639 Balance cost: 0.000000 Edge cut: 7950.000000 Cost now: 7950.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 34 Partition 0: 1639 Partition 1: 1639 Balance cost: 0.000000 Edge cut: 7941.000000 Cost now: 7941.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 35 Partition 0: 1639 Partition 1: 1639 Balance cost: 0.000000 Edge cut: 7924.000000 Cost now: 7924.000000 [BEST]
Thu 17:18: INFO    : Level 0 : Partitioned Kernel into CE domains 50.00% Partition 0, 50.00% Partition 1 with 89.42% edge cut.
Thu 17:18: INFO    : Clustered 751 Kernel nodes into 532 clusters for WeightBasedCEPartitioner in 2 iterations.
Thu 17:18: INFO    : Level: 0 Iteration: 0 Partition 0: 1648 Partition 1: 1631 Balance cost: 289.000000 Edge cut: 11524.000000 Cost now: 11813.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 1 Partition 0: 1644 Partition 1: 1635 Balance cost: 81.000000 Edge cut: 9059.000000 Cost now: 9140.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 4 Partition 0: 1638 Partition 1: 1641 Balance cost: 9.000000 Edge cut: 5902.000000 Cost now: 5903.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 5 Partition 0: 1642 Partition 1: 1637 Balance cost: 25.000000 Edge cut: 4970.000000 Cost now: 5019.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 6 Partition 0: 1640 Partition 1: 1639 Balance cost: 1.000000 Edge cut: 4825.000000 Cost now: 4834.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 10 Partition 0: 1639 Partition 1: 1640 Balance cost: 1.000000 Edge cut: 4826.000000 Cost now: 4827.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 11 Partition 0: 1639 Partition 1: 1640 Balance cost: 1.000000 Edge cut: 4728.000000 Cost now: 4729.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 14 Partition 0: 1641 Partition 1: 1638 Balance cost: 9.000000 Edge cut: 4713.000000 Cost now: 4714.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 17 Partition 0: 1641 Partition 1: 1638 Balance cost: 9.000000 Edge cut: 4698.000000 Cost now: 4699.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 19 Partition 0: 1640 Partition 1: 1639 Balance cost: 1.000000 Edge cut: 4671.000000 Cost now: 4672.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 20 Partition 0: 1641 Partition 1: 1638 Balance cost: 9.000000 Edge cut: 4662.000000 Cost now: 4663.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 23 Partition 0: 1639 Partition 1: 1640 Balance cost: 1.000000 Edge cut: 4634.000000 Cost now: 4635.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 24 Partition 0: 1640 Partition 1: 1639 Balance cost: 1.000000 Edge cut: 4633.000000 Cost now: 4634.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 26 Partition 0: 1639 Partition 1: 1640 Balance cost: 1.000000 Edge cut: 4615.000000 Cost now: 4616.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 29 Partition 0: 1639 Partition 1: 1640 Balance cost: 1.000000 Edge cut: 4600.000000 Cost now: 4601.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 30 Partition 0: 1639 Partition 1: 1640 Balance cost: 1.000000 Edge cut: 4584.000000 Cost now: 4585.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 33 Partition 0: 1639 Partition 1: 1640 Balance cost: 1.000000 Edge cut: 4564.000000 Cost now: 4573.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 35 Partition 0: 1639 Partition 1: 1640 Balance cost: 1.000000 Edge cut: 4537.000000 Cost now: 4538.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 44 Partition 0: 1640 Partition 1: 1639 Balance cost: 1.000000 Edge cut: 4531.000000 Cost now: 4532.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 45 Partition 0: 1640 Partition 1: 1639 Balance cost: 1.000000 Edge cut: 4495.000000 Cost now: 4496.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 56 Partition 0: 1640 Partition 1: 1639 Balance cost: 1.000000 Edge cut: 4487.000000 Cost now: 4488.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 60 Partition 0: 1640 Partition 1: 1639 Balance cost: 1.000000 Edge cut: 4483.000000 Cost now: 4484.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 61 Partition 0: 1639 Partition 1: 1640 Balance cost: 1.000000 Edge cut: 4472.000000 Cost now: 4473.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 66 Partition 0: 1640 Partition 1: 1639 Balance cost: 1.000000 Edge cut: 4471.000000 Cost now: 4472.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 68 Partition 0: 1640 Partition 1: 1639 Balance cost: 1.000000 Edge cut: 4468.000000 Cost now: 4469.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 78 Partition 0: 1639 Partition 1: 1640 Balance cost: 1.000000 Edge cut: 4458.000000 Cost now: 4459.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 84 Partition 0: 1639 Partition 1: 1640 Balance cost: 1.000000 Edge cut: 4452.000000 Cost now: 4453.000000 [BEST]
Thu 17:18: INFO    : Level: 0 Iteration: 92 Partition 0: 1640 Partition 1: 1639 Balance cost: 1.000000 Edge cut: 4450.000000 Cost now: 4451.000000 [BEST]
Thu 17:18: INFO    : Level 0 : Partitioned Kernel into CE domains 49.98% Partition 0, 50.02% Partition 1 with 98.00% edge cut.
Thu 17:18: INFO    : Graph-pass 'WeightBasedCEPartitioner' took 961.280 ms (1 iterations)
Thu 17:18: INFO    : Using maximum counter CE delay chain length 9
Thu 17:18: INFO    : CE Partition 0 Clock Phase 0 : Nodes=235 (use fill=8, use flush=1) Fill counters=1 (+2 delay regs) Flush counters=1 (+0 delay regs)
Thu 17:18: INFO    : CE Partition 1 Clock Phase 0 : Nodes=317 (use fill=14, use flush=0) Fill counters=1 (+0 delay regs) Flush counters=0 (+0 delay regs)
Thu 17:18: INFO    : CE Partition 2 Clock Phase 0 : Nodes=332 (use fill=18, use flush=1) Fill counters=2 (+0 delay regs) Flush counters=0 (+0 delay regs)
Thu 17:18: INFO    : CE Partition 3 Clock Phase 0 : Nodes=340 (use fill=16, use flush=1) Fill counters=2 (+0 delay regs) Flush counters=1 (+0 delay regs)
Thu 17:18: INFO    : CE Partition 4 Clock Phase 0 : Nodes=337 (use fill=9, use flush=2) Fill counters=3 (+4 delay regs) Flush counters=2 (+0 delay regs)
Thu 17:18: INFO    : CE Partition 5 Clock Phase 0 : Nodes=372 (use fill=8, use flush=1) Fill counters=2 (+8 delay regs) Flush counters=1 (+0 delay regs)
Thu 17:18: INFO    : CE Partition 6 Clock Phase 0 : Nodes=364 (use fill=9, use flush=1) Fill counters=2 (+1 delay regs) Flush counters=0 (+0 delay regs)
Thu 17:18: INFO    : CE Partition 7 Clock Phase 0 : Nodes=387 (use fill=6, use flush=0) Fill counters=1 (+1 delay regs) Flush counters=0 (+0 delay regs)
Thu 17:18: INFO    : Running kernel graph-pass 'FindWriteableMappedMemories'.
Thu 17:18: INFO    : Graph-pass 'FindWriteableMappedMemories' took 465.244 탎 (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 17:18: INFO    : Graph-pass 'MarkConstantPass' took 2.24317 ms (1 iterations)
Thu 17:18: INFO    : Running kernel graph-pass 'MaxConstantLatency'.
Thu 17:18: INFO    : Graph-pass 'MaxConstantLatency' took 780.474 탎 (1 iterations)
Thu 17:18: INFO    : Maximum constant latency: 0
Thu 17:18: INFO    : Running kernel graph-pass 'PhotonMaxDCTopEntity'.
Thu 17:18: INFO    : Implementing static multi-stage delay of 2 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:18: INFO    : Implementing static multi-stage delay of 125 (1 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 123, SRL of length 0
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 21 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 21
Thu 17:18: INFO    : Implementing static multi-stage delay of 105 (1 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 103, SRL of length 0
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 21 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 21
Thu 17:18: INFO    : Implementing static multi-stage delay of 28 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 28
Thu 17:18: INFO    : Implementing static multi-stage delay of 75 (1 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 73, SRL of length 0
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 22 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 22
Thu 17:18: INFO    : Implementing static multi-stage delay of 28 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 28
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 23 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 23
Thu 17:18: INFO    : Implementing static multi-stage delay of 29 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 29
Thu 17:18: INFO    : Implementing static multi-stage delay of 15 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 15
Thu 17:18: INFO    : Implementing static multi-stage delay of 27 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 27
Thu 17:18: INFO    : Implementing static multi-stage delay of 137 (1 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 135, SRL of length 0
Thu 17:18: INFO    : Implementing static multi-stage delay of 192 (1 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 190, SRL of length 0
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 11 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
Thu 17:18: INFO    : Implementing static multi-stage delay of 25 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Thu 17:18: INFO    : Implementing static multi-stage delay of 31 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 31
Thu 17:18: INFO    : Implementing static multi-stage delay of 19 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 19
Thu 17:18: INFO    : Implementing static multi-stage delay of 29 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 29
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 18 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 18
Thu 17:18: INFO    : Implementing static multi-stage delay of 21 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 21
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 32 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 32
Thu 17:18: INFO    : Implementing static multi-stage delay of 41 (1 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 39, SRL of length 0
Thu 17:18: INFO    : Implementing static multi-stage delay of 39 (3 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 37, SRL of length 0
Thu 17:18: INFO    : Implementing static multi-stage delay of 35 (8 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 33, SRL of length 0
Thu 17:18: INFO    : Implementing static multi-stage delay of 27 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 27
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 24 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 24
Thu 17:18: INFO    : Implementing static multi-stage delay of 30 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 30
Thu 17:18: INFO    : Implementing static multi-stage delay of 17 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 17
Thu 17:18: INFO    : Implementing static multi-stage delay of 28 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 28
Thu 17:18: INFO    : Implementing static multi-stage delay of 13 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 13
Thu 17:18: INFO    : Implementing static multi-stage delay of 26 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 26
Thu 17:18: INFO    : Implementing static multi-stage delay of 32 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 32
Thu 17:18: INFO    : Implementing static multi-stage delay of 21 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 21
Thu 17:18: INFO    : Implementing static multi-stage delay of 30 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 30
Thu 17:18: INFO    : Implementing static multi-stage delay of 2 (2 bits wide), cost 0 RAMB18-equivalents, and 2 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:18: INFO    : Implementing static multi-stage delay of 2 (3 bits wide), cost 0 RAMB18-equivalents, and 3 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:18: INFO    : Implementing static multi-stage delay of 2 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:18: INFO    : Implementing static multi-stage delay of 2 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:18: INFO    : Implementing static multi-stage delay of 2 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:18: INFO    : Implementing static multi-stage delay of 2 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:18: INFO    : Implementing static multi-stage delay of 2 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:18: INFO    : Implementing static multi-stage delay of 2 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:18: INFO    : Implementing static multi-stage delay of 2 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:18: INFO    : Implementing static multi-stage delay of 2 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (2 bits wide), cost 0 RAMB18-equivalents, and 2 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (3 bits wide), cost 0 RAMB18-equivalents, and 3 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (2 bits wide), cost 0 RAMB18-equivalents, and 2 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (3 bits wide), cost 0 RAMB18-equivalents, and 3 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (2 bits wide), cost 0 RAMB18-equivalents, and 2 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (3 bits wide), cost 0 RAMB18-equivalents, and 3 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 14 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 14
Thu 17:18: INFO    : Implementing static multi-stage delay of 26 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 26
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (2 bits wide), cost 0 RAMB18-equivalents, and 2 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (3 bits wide), cost 0 RAMB18-equivalents, and 3 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 36 (6 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 34, SRL of length 0
Thu 17:18: INFO    : Implementing static multi-stage delay of 23 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 23
Thu 17:18: INFO    : Implementing static multi-stage delay of 15 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 15
Thu 17:18: INFO    : Implementing static multi-stage delay of 38 (3 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 36, SRL of length 0
Thu 17:18: INFO    : Implementing static multi-stage delay of 34 (3 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 32, SRL of length 0
Thu 17:18: INFO    : Implementing static multi-stage delay of 32 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 32
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 37 (5 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 35, SRL of length 0
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 42 (1 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 40, SRL of length 0
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (2 bits wide), cost 0 RAMB18-equivalents, and 2 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (3 bits wide), cost 0 RAMB18-equivalents, and 3 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 33 (6 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 31, SRL of length 0
Thu 17:18: INFO    : Implementing static multi-stage delay of 40 (4 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 38, SRL of length 0
Thu 17:18: INFO    : Implementing static multi-stage delay of 190 (5 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 188, SRL of length 0
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 2 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 2 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 2 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 11 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
Thu 17:18: INFO    : Implementing static multi-stage delay of 12 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 12
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (12 bits wide), cost 0 RAMB18-equivalents, and 12 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 11 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
Thu 17:18: INFO    : Implementing static multi-stage delay of 12 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 12
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (11 bits wide), cost 0 RAMB18-equivalents, and 11 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 11 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
Thu 17:18: INFO    : Implementing static multi-stage delay of 12 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 12
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 11 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
Thu 17:18: INFO    : Implementing static multi-stage delay of 12 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 12
Thu 17:18: INFO    : Implementing static multi-stage delay of 7 (9 bits wide), cost 0 RAMB18-equivalents, and 9 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 11 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
Thu 17:18: INFO    : Implementing static multi-stage delay of 12 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 12
Thu 17:18: INFO    : Implementing static multi-stage delay of 6 (8 bits wide), cost 0 RAMB18-equivalents, and 8 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 11 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
Thu 17:18: INFO    : Implementing static multi-stage delay of 12 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 12
Thu 17:18: INFO    : Implementing static multi-stage delay of 5 (7 bits wide), cost 0 RAMB18-equivalents, and 7 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (2 bits wide), cost 0 RAMB18-equivalents, and 2 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (3 bits wide), cost 0 RAMB18-equivalents, and 3 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 8 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 11 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
Thu 17:18: INFO    : Implementing static multi-stage delay of 12 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 12
Thu 17:18: INFO    : Implementing static multi-stage delay of 4 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (2 bits wide), cost 0 RAMB18-equivalents, and 2 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (3 bits wide), cost 0 RAMB18-equivalents, and 3 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 9 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 9
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 11 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
Thu 17:18: INFO    : Implementing static multi-stage delay of 12 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 12
Thu 17:18: INFO    : Implementing static multi-stage delay of 3 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 17:18: INFO    : Implementing static multi-stage delay of 30 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 30
Thu 17:18: INFO    : Implementing static multi-stage delay of 29 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 29
Thu 17:18: INFO    : Implementing static multi-stage delay of 28 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 28
Thu 17:18: INFO    : Implementing static multi-stage delay of 28 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 28
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (2 bits wide), cost 0 RAMB18-equivalents, and 2 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (3 bits wide), cost 0 RAMB18-equivalents, and 3 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 10 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 10
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 11 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
Thu 17:18: INFO    : Implementing static multi-stage delay of 12 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 12
Thu 17:18: INFO    : Implementing static multi-stage delay of 2 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 17:18: INFO    : Implementing static multi-stage delay of 22 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 22
Thu 17:18: INFO    : Implementing static multi-stage delay of 21 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 21
Thu 17:18: INFO    : Implementing static multi-stage delay of 21 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 21
Thu 17:18: INFO    : Implementing static multi-stage delay of 11 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
Thu 17:18: INFO    : Implementing static multi-stage delay of 11 (2 bits wide), cost 0 RAMB18-equivalents, and 2 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
Thu 17:18: INFO    : Implementing static multi-stage delay of 12 (3 bits wide), cost 0 RAMB18-equivalents, and 3 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 12
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (3 bits wide), cost 0 RAMB18-equivalents, and 3 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 12 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 12
Thu 17:18: INFO    : Implementing static multi-stage delay of 12 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 12
Thu 17:18: INFO    : Implementing static multi-stage delay of 12 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 12
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Implementing static multi-stage delay of 1 (6 bits wide), cost 0 RAMB18-equivalents, and 6 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 17:18: INFO    : Graph-pass 'PhotonMaxDCTopEntity' took 20.7406 s (1 iterations)
Thu 17:18: INFO    : Writing current graph to: BrainNetwork-CompressorBufferKernel-final-hardware.pxg
Thu 17:18: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 17:18: INFO    : Graph-pass 'GeneratePXG' took 458.062 ms (1 iterations)
Thu 17:18: INFO    : Running manager compiler graph-pass: GenerateMXGInfo
Thu 17:18: INFO    : Running manager compiler graph-pass: GenerateSlicHostCode
Thu 17:18: INFO    : Generating SLIC interface information
Thu 17:18: INFO    : Generating SLIC code for interface 'default'
Thu 17:18: INFO    : Creating CModeDramLinear instance for "host_to_dram".
Thu 17:18: INFO    : Creating CModeDramLinear instance for "row_bursts_from_DRAM".
Thu 17:18: INFO    : Creating CModeDram instance for "column_bursts_from_DRAM".
Thu 17:18: INFO    : Creating CModeDram instance for "burst_to_memory".
Thu 17:18: INFO    : Creating CModeDramLinear instance for "dram_to_host".
Thu 17:18: INFO    : Skipping blacklisted scalar parameter 'CompressorBufferKernel.current_run_cycle_count'
Thu 17:18: INFO    : Skipping blacklisted scalar parameter 'ColumnMemoryControllerKernel.current_run_cycle_count'
Thu 17:18: INFO    : Skipping blacklisted scalar parameter 'LinearCorrelationKernel.current_run_cycle_count'
Thu 17:18: INFO    : Generating XML description for Maxfile
Thu 17:18: INFO    : Generating XML description for mode 'default'
Thu 17:18: INFO    : Creating CModeDramLinear instance for "host_to_dram".
Thu 17:18: INFO    : Creating CModeDramLinear instance for "row_bursts_from_DRAM".
Thu 17:18: INFO    : Creating CModeDram instance for "column_bursts_from_DRAM".
Thu 17:18: INFO    : Creating CModeDram instance for "burst_to_memory".
Thu 17:18: INFO    : Creating CModeDramLinear instance for "dram_to_host".
Thu 17:18: INFO    : Skipping blacklisted scalar parameter 'CompressorBufferKernel.current_run_cycle_count'
Thu 17:18: INFO    : Skipping blacklisted scalar parameter 'ColumnMemoryControllerKernel.current_run_cycle_count'
Thu 17:18: INFO    : Skipping blacklisted scalar parameter 'LinearCorrelationKernel.current_run_cycle_count'
Thu 17:18: INFO    : Adding SLIC sections to the maxfile
Thu 17:18: INFO    : Adding user files to the maxfile
Thu 17:18: INFO    : Generating SLIC include file
Thu 17:18: INFO    : Done generating SLIC interface information
Thu 17:18: INFO    : Waiting for any external asynchronous jobs to complete (e.g. MegaWizard/CoreGen)...
Thu 17:18: INFO    : All asynchronous jobs are now completed.
Thu 17:18: INFO    : Waiting for any external asynchronous jobs to complete (e.g. MegaWizard/CoreGen)...
Thu 17:18: INFO    : All asynchronous jobs are now completed.
Thu 17:18: INFO    : Waiting for any external asynchronous jobs to complete (e.g. MegaWizard/CoreGen)...
Thu 17:18: INFO    : All asynchronous jobs are now completed.
Thu 17:18: INFO    : Control Streams: Connecting block MappedElementsSwitchPCIeEA with select value: 1
Thu 17:18: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/quartus_version_test
Thu 17:18: INFO    : Running command: source /network-raid/opt/quartus-13.1/quartus_path.sh; quartus_fit --version 2>&1 > quartus_version_test
Thu 17:18: INFO    : Checking for file hash changes...
Thu 17:18: INFO    : No changes.
Thu 17:18: INFO    : Couldn't find file /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/quartus_version_test, giving it a second chance.
Thu 17:18: INFO    : Output file does not exist: /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/quartus_version_test
Thu 17:18: INFO    : Detected Quartus II version 13.1
Thu 17:18: INFO    : DDR3 Connectivity:
Thu 17:18: INFO    : Memory Controller Pro sodimm1 connected to Controller resource sodimm_3_ddr3_core
Thu 17:18: INFO    : Memory Controller Pro sodimm2 connected to Controller resource sodimm_4_ddr3_core
Thu 17:18: INFO    : Memory Controller Pro sodimm3 connected to Controller resource sodimm_6_ddr3_core
Thu 17:18: INFO    : Running 'source /network-raid/opt/quartus-13.1/quartus_path.sh; lmutil lmdiag -n quartus'
Thu 17:18: INFO    : Successfully checked out license for Quartus (quartus)
Thu 17:18: INFO    : Updating the preliminary MaxCompilerDesignData.dat. (@ Main build)
Thu 17:18: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/MaxCompilerDesignData.dat
Thu 17:18: PROGRESS: Generating input files (VHDL, netlists, MegaWizard/CoreGen)
Thu 17:18: INFO    : Not deleting directory (does not exist): tmp
Thu 17:18: INFO    : Running command: export LM_LICENSE_FILE="$LM_LICENSE_FILE:$MAXCOMPILERDIR/lib/MaxCompilerQuartusLicense.dat" ; source /network-raid/opt/quartus-13.1/quartus_path.sh; DISPLAY=$DUMMY_XSERVER qmegawiz --64bit --64bit -silent module=altclkctrl -f:MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1.txt MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1.vhd > qmegawiz.log
Thu 17:18: INFO    : Checking for file hash changes...
Thu 17:18: INFO    : No changes.
Thu 17:18: INFO    : Not deleting directory (does not exist): tmp
Thu 17:18: INFO    : Running command: export LM_LICENSE_FILE="$LM_LICENSE_FILE:$MAXCOMPILERDIR/lib/MaxCompilerQuartusLicense.dat" ; source /network-raid/opt/quartus-13.1/quartus_path.sh; DISPLAY=$DUMMY_XSERVER qmegawiz --64bit --64bit -silent module=altclkctrl -f:MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena.txt MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena.vhd > qmegawiz.log
Thu 17:18: INFO    : Checking for file hash changes...
Thu 17:18: INFO    : No changes.
Thu 17:18: INFO    : Mapped register report:
Thu 17:18: INFO    : 	0	SFA_FORWARD_EN	4bytes
Thu 17:18: INFO    : 	4	Lin1dAddrGen_addrgen_write_controller_Addr_En	1bytes
Thu 17:18: INFO    : 	5	Lin1dAddrGen_addrgen_write_controller_CmdSize	1bytes
Thu 17:18: INFO    : 	6	Lin1dAddrGen_addrgen_write_controller_BlockSize_X	5bytes
Thu 17:18: INFO    : 	b	Lin1dAddrGen_addrgen_write_controller_Wrap_X	5bytes
Thu 17:18: INFO    : 	10	Lin1dAddrGen_addrgen_write_controller_Start_X_Addr	4bytes
Thu 17:18: INFO    : 	14	Lin1dAddrGen_addrgen_write_controller_Offset_0	4bytes
Thu 17:18: INFO    : 	18	Lin1dAddrGen_addrgen_row_memory_controller_Addr_En	1bytes
Thu 17:18: INFO    : 	19	Lin1dAddrGen_addrgen_row_memory_controller_CmdSize	1bytes
Thu 17:18: INFO    : 	1a	Lin1dAddrGen_addrgen_row_memory_controller_BlockSize_X	5bytes
Thu 17:18: INFO    : 	1f	Lin1dAddrGen_addrgen_row_memory_controller_Wrap_X	5bytes
Thu 17:18: INFO    : 	24	Lin1dAddrGen_addrgen_row_memory_controller_Start_X_Addr	4bytes
Thu 17:18: INFO    : 	28	Lin1dAddrGen_addrgen_row_memory_controller_Offset_0	4bytes
Thu 17:18: INFO    : 	2c	dbg_stall_vector	1bytes
Thu 17:18: INFO    : 	2d	n_active_points	4bytes
Thu 17:18: INFO    : 	31	io_column_bursts_from_DRAM_cmd_force_disabled	1bytes
Thu 17:18: INFO    : 	32	run_cycle_count	6bytes
Thu 17:18: INFO    : 	38	current_run_cycle_count	6bytes
Thu 17:18: INFO    : 	3e	dbg_ctld_empty	1bytes
Thu 17:18: INFO    : 	3f	dbg_ctld_almost_empty	1bytes
Thu 17:18: INFO    : 	40	dbg_ctld_done	1bytes
Thu 17:18: INFO    : 	41	dbg_ctld_read	1bytes
Thu 17:18: INFO    : 	42	dbg_ctld_request	1bytes
Thu 17:18: INFO    : 	43	dbg_flush_start	1bytes
Thu 17:18: INFO    : 	44	dbg_full_level	1bytes
Thu 17:18: INFO    : 	45	dbg_flush_start_level	1bytes
Thu 17:18: INFO    : 	46	dbg_done_out	1bytes
Thu 17:18: INFO    : 	47	dbg_flushing	1bytes
Thu 17:18: INFO    : 	48	dbg_fill_level	1bytes
Thu 17:18: INFO    : 	49	dbg_flush_level	1bytes
Thu 17:18: INFO    : 	4a	dbg_ctld_read_pipe_dbg	1bytes
Thu 17:18: INFO    : 	4b	dbg_out_valid	1bytes
Thu 17:18: INFO    : 	4c	dbg_out_stall	1bytes
Thu 17:18: INFO    : 	4d	dbg_stall_vector	1bytes
Thu 17:18: INFO    : 	4e	n_active_points	4bytes
Thu 17:18: INFO    : 	52	io_correlation_edges_force_disabled	1bytes
Thu 17:18: INFO    : 	53	io_row_bursts_from_DRAM_force_disabled	1bytes
Thu 17:18: INFO    : 	54	io_column_bursts_from_DRAM_force_disabled	1bytes
Thu 17:18: INFO    : 	55	io_control_signal_force_disabled	1bytes
Thu 17:18: INFO    : 	56	correlation_threshold	4bytes
Thu 17:18: INFO    : 	5a	io_stop_computing_force_disabled	1bytes
Thu 17:18: INFO    : 	5b	run_cycle_count	6bytes
Thu 17:18: INFO    : 	61	current_run_cycle_count	6bytes
Thu 17:18: INFO    : 	67	dbg_ctld_empty	1bytes
Thu 17:18: INFO    : 	68	dbg_ctld_almost_empty	1bytes
Thu 17:18: INFO    : 	69	dbg_ctld_done	1bytes
Thu 17:18: INFO    : 	6a	dbg_ctld_read	1bytes
Thu 17:18: INFO    : 	6b	dbg_ctld_request	1bytes
Thu 17:18: INFO    : 	6c	dbg_flush_start	1bytes
Thu 17:18: INFO    : 	6d	dbg_full_level	1bytes
Thu 17:18: INFO    : 	6e	dbg_flush_start_level	1bytes
Thu 17:18: INFO    : 	6f	dbg_done_out	1bytes
Thu 17:18: INFO    : 	70	dbg_flushing	1bytes
Thu 17:18: INFO    : 	71	dbg_fill_level	1bytes
Thu 17:18: INFO    : 	72	dbg_flush_level	1bytes
Thu 17:18: INFO    : 	73	dbg_ctld_read_pipe_dbg	1bytes
Thu 17:18: INFO    : 	74	dbg_out_valid	1bytes
Thu 17:18: INFO    : 	75	dbg_out_stall	1bytes
Thu 17:18: INFO    : 	76	dbg_stall_vector	1bytes
Thu 17:18: INFO    : 	77	io_stop_computing_force_disabled	1bytes
Thu 17:18: INFO    : 	78	io_control_signal_force_disabled	1bytes
Thu 17:18: INFO    : 	79	io_burst_to_memory_cmd_force_disabled	1bytes
Thu 17:18: INFO    : 	7a	burst_offset	4bytes
Thu 17:18: INFO    : 	7e	io_burst_to_memory_force_disabled	1bytes
Thu 17:18: INFO    : 	7f	io_data_force_disabled	1bytes
Thu 17:18: INFO    : 	80	run_cycle_count	6bytes
Thu 17:18: INFO    : 	86	n_active_edges	8bytes
Thu 17:18: INFO    : 	8e	current_run_cycle_count	6bytes
Thu 17:18: INFO    : 	94	dbg_ctld_empty	1bytes
Thu 17:18: INFO    : 	95	dbg_ctld_almost_empty	1bytes
Thu 17:18: INFO    : 	96	dbg_ctld_done	1bytes
Thu 17:18: INFO    : 	97	dbg_ctld_read	1bytes
Thu 17:18: INFO    : 	98	dbg_ctld_request	1bytes
Thu 17:18: INFO    : 	99	dbg_flush_start	1bytes
Thu 17:18: INFO    : 	9a	dbg_full_level	2bytes
Thu 17:18: INFO    : 	9c	dbg_flush_start_level	2bytes
Thu 17:18: INFO    : 	9e	dbg_done_out	1bytes
Thu 17:18: INFO    : 	9f	dbg_flushing	1bytes
Thu 17:18: INFO    : 	a0	dbg_fill_level	2bytes
Thu 17:18: INFO    : 	a2	dbg_flush_level	2bytes
Thu 17:18: INFO    : 	a4	dbg_ctld_read_pipe_dbg	2bytes
Thu 17:18: INFO    : 	a6	dbg_out_valid	1bytes
Thu 17:18: INFO    : 	a7	dbg_out_stall	1bytes
Thu 17:18: INFO    : 	a8	Lin1dAddrGen_addrgen_read_controller_Addr_En	1bytes
Thu 17:18: INFO    : 	a9	Lin1dAddrGen_addrgen_read_controller_CmdSize	1bytes
Thu 17:18: INFO    : 	aa	Lin1dAddrGen_addrgen_read_controller_BlockSize_X	5bytes
Thu 17:18: INFO    : 	af	Lin1dAddrGen_addrgen_read_controller_Wrap_X	5bytes
Thu 17:18: INFO    : 	b4	Lin1dAddrGen_addrgen_read_controller_Start_X_Addr	4bytes
Thu 17:18: INFO    : 	b8	Lin1dAddrGen_addrgen_read_controller_Offset_0	4bytes
Thu 17:18: INFO    : 	bc	MemoryControllerPro_reg_no_rdstreams	1bytes
Thu 17:18: INFO    : 	bd	MemoryControllerPro_reg_no_wrstreams	1bytes
Thu 17:18: INFO    : 	be	MemoryControllerPro_phy_init_done	1bytes
Thu 17:18: INFO    : 	bf	MemoryControllerPro_MemCtrl_Idle	1bytes
Thu 17:18: INFO    : 	c0	MemoryControllerPro_MemCmd_QEmpty	1bytes
Thu 17:18: INFO    : 	c1	MemoryControllerPro_MemCmd_QFull	1bytes
Thu 17:18: INFO    : 	c2	MemoryControllerPro_Time	4bytes
Thu 17:18: INFO    : 	c6	MemoryControllerPro_IdleTime	4bytes
Thu 17:18: INFO    : 	ca	MemoryControllerPro_INT_Sent	1bytes
Thu 17:18: INFO    : 	cb	MemoryControllerPro_TAG_Seen	1bytes
Thu 17:18: INFO    : 	cc	MemoryControllerPro_CMD_Counter0	4bytes
Thu 17:18: INFO    : 	d0	MemoryControllerPro_Data_Counter0	4bytes
Thu 17:18: INFO    : 	d4	MemoryControllerPro_CMD_Counter1	4bytes
Thu 17:18: INFO    : 	d8	MemoryControllerPro_Data_Counter1	4bytes
Thu 17:18: INFO    : 	dc	MemoryControllerPro_CMD_Counter2	4bytes
Thu 17:18: INFO    : 	e0	MemoryControllerPro_Data_Counter2	4bytes
Thu 17:18: INFO    : 	e4	MemoryControllerPro_CMD_Counter3	4bytes
Thu 17:18: INFO    : 	e8	MemoryControllerPro_Data_Counter3	4bytes
Thu 17:18: INFO    : 	ec	MemoryControllerPro_CMD_Counter4	4bytes
Thu 17:18: INFO    : 	f0	MemoryControllerPro_Data_Counter4	4bytes
Thu 17:18: INFO    : 	f4	MemoryControllerPro_Corrected_Errors	4bytes
Thu 17:18: INFO    : 	f8	MemoryControllerPro_UnCorrected_Errors	4bytes
Thu 17:18: INFO    : 	fc	MemoryControllerPro_Disable_DaemonCount	1bytes
Thu 17:18: INFO    : 	fd	MemoryControllerPro_Int_Enable_AND	1bytes
Thu 17:18: INFO    : 	fe	MemoryControllerPro_Int_Disable_OR	1bytes
Thu 17:18: INFO    : 	ff	MemoryControllerPro_Debug_Reset	1bytes
Thu 17:18: INFO    : 	100	MemoryControllerPro_Arb_Control	1bytes
Thu 17:18: INFO    : 	101	MemoryControllerPro_enableSelfRefresh	1bytes
Thu 17:18: INFO    : 	102	MemoryControllerPro_enableSelfRefreshChip	1bytes
Thu 17:18: INFO    : 	103	MemoryControllerPro_enableSelfRefreshAck	1bytes
Thu 17:18: INFO    : 	104	clock_counters_base_clock_cclk	2bytes
Thu 17:18: INFO    : 	106	clock_counters_STREAM	2bytes
Thu 17:18: INFO    : 	108	clock_counters_mem_clk0	2bytes
Thu 17:18: INFO    : 	10a	clock_counters_clk_pcie	2bytes
Thu 17:18: INFO    : 	10c	seen_reset_reset_n	1bytes
Thu 17:18: INFO    : 	10d	seen_reset_mem_rst0	1bytes
Thu 17:18: INFO    : 	10e	seen_reset_STREAM_rst	1bytes
Thu 17:18: INFO    : 	10f	seen_reset_STREAM_rst_delay	1bytes
Thu 17:18: INFO    : 	110	seen_reset_PCIE_rst	1bytes
Thu 17:18: INFO    : 	111	seen_reset_PCIE_rst_delay	1bytes
Thu 17:18: INFO    : 	112	seen_toggle_crash_input	1bytes
Thu 17:18: INFO    : Mapped register chain length = 275
Thu 17:18: INFO    : Mapped register efficiency = 0.76 (1679 / 2200 bits)
Thu 17:18: INFO    : Mapped memory report:
Thu 17:18: INFO    : 	Memory 'MappedClockControl.STREAM_CLKPRIM' @ 4063232
Thu 17:18: INFO    : 	Memory 'MappedDRP.CHECKSUM' @ 3932160
Thu 17:18: INFO    : 	Memory 'Monitoring.PERFMONITOR' @ 3866624
Thu 17:19: INFO    : Not deleting directory (does not exist): tmp
Thu 17:19: INFO    : Running command: export LM_LICENSE_FILE="$LM_LICENSE_FILE:$MAXCOMPILERDIR/lib/MaxCompilerQuartusLicense.dat" ; source /network-raid/opt/quartus-13.1/quartus_path.sh; DISPLAY=$DUMMY_XSERVER qmegawiz --64bit --64bit -silent module=altfp_compare -f:MWFloatingPointUnit_quartusv13_1_0_COMPARE_8x24to8x24_lat3_ce.txt MWFloatingPointUnit_quartusv13_1_0_COMPARE_8x24to8x24_lat3_ce.vhd > qmegawiz.log
Thu 17:19: INFO    : Checking for file hash changes...
Thu 17:19: INFO    : No changes.
Thu 17:19: INFO    : Not deleting directory (does not exist): tmp
Thu 17:19: INFO    : Running command: export LM_LICENSE_FILE="$LM_LICENSE_FILE:$MAXCOMPILERDIR/lib/MaxCompilerQuartusLicense.dat" ; source /network-raid/opt/quartus-13.1/quartus_path.sh; DISPLAY=$DUMMY_XSERVER qmegawiz --64bit --64bit -silent module=altfp_convert -f:MWFloatingPointUnit_quartusv13_1_0_CONVERT_2x30to8x24_lat6_FIXED2FLOAT_ce.txt MWFloatingPointUnit_quartusv13_1_0_CONVERT_2x30to8x24_lat6_FIXED2FLOAT_ce.vhd > qmegawiz.log
Thu 17:19: INFO    : Checking for file hash changes...
Thu 17:19: INFO    : No changes.
Thu 17:19: INFO    : Waiting for any external asynchronous jobs to complete (e.g. MegaWizard/CoreGen)...
Thu 17:19: INFO    : All asynchronous jobs are now completed.
Thu 17:19: INFO    : Waiting for any external asynchronous jobs to complete (e.g. MegaWizard/CoreGen)...
Thu 17:19: INFO    : All asynchronous jobs are now completed.
Thu 17:19: PROGRESS: Running back-end  build (16 phases)
Thu 17:19: PROGRESS: (1/16) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Thu 17:19: INFO    : Build pass 'GenerateMaxFileDataFile' took 122.559 ms.
Thu 17:19: PROGRESS: (2/16) - Prepare for Placement (QuartusMap)
Thu 17:19: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/map/altera_quartus/smart.log
Thu 17:19: INFO    : Running command: export LM_LICENSE_FILE="$LM_LICENSE_FILE:$MAXCOMPILERDIR/lib/MaxCompilerQuartusLicense.dat" ; source /network-raid/opt/quartus-13.1/quartus_path.sh; quartus_sh --determine_smart_action "MAX4GALAVAPeripheryTop" > smart.log || echo 'project "MAX4GALAVAPeripheryTop" not found' > smart.log
Thu 17:19: INFO    : quartus_sh curr smart_action = 'SOURCE' in scratch/altera_quartus/map/altera_quartus
Thu 17:19: INFO    : Starting quartus_map. (17:19:23 23/04/15)
Thu 17:19: INFO    : Running command: export LM_LICENSE_FILE="$LM_LICENSE_FILE:$MAXCOMPILERDIR/lib/MaxCompilerQuartusLicense.dat" ; source /network-raid/opt/quartus-13.1/quartus_path.sh; ulimit -v 29286400;quartus_map MAX4GALAVAPeripheryTop --64bit --parallel=1
Thu 17:19: INFO    : Submitting job to cluster...
Thu 17:19: INFO    : Cluster job ID: 13375
Thu 17:19: INFO    : Waiting for MaxQ job 13375 to complete...
Thu 17:41: INFO    : quartus_map ended (17:41:45 23/04/15, time elapsed: 22 mins, 21 secs)
Thu 17:41: INFO    : quartus_map peak virtual memory: 5514
Thu 17:41: INFO    : Build pass 'QuartusMap' took 1348.09 s.
Thu 17:41: PROGRESS: (3/16) - Generate Incremental Netlist (QuartusCdb)
Thu 17:41: INFO    : quartus_sh prev smart_action = 'SOURCE' in scratch/altera_quartus/map/altera_quartus
Thu 17:41: INFO    : Starting quartus_cdb. (17:41:46 23/04/15)
Thu 17:41: INFO    : Running command: export LM_LICENSE_FILE="$LM_LICENSE_FILE:$MAXCOMPILERDIR/lib/MaxCompilerQuartusLicense.dat" ; source /network-raid/opt/quartus-13.1/quartus_path.sh; ulimit -v 6758400;quartus_cdb MAX4GALAVAPeripheryTop --64bit --write_settings_files=off --merge=on
Thu 17:43: INFO    : Warning (292006): Can't contact license server "1717@sliserver26" -- this server will be ignored
Thu 17:43: INFO    : Info: *******************************************************************
Thu 17:43: INFO    : Info: Running Quartus II 64-Bit Partition Merge
Thu 17:43: INFO    :     Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
Thu 17:43: INFO    :     Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
Thu 17:43: INFO    :     Info: Your use of Altera Corporation's design tools, logic functions 
Thu 17:43: INFO    :     Info: and other software and tools, and its AMPP partner logic 
Thu 17:43: INFO    :     Info: functions, and any output files from any of the foregoing 
Thu 17:43: INFO    :     Info: (including device programming or simulation files), and any 
Thu 17:43: INFO    :     Info: associated documentation or information are expressly subject 
Thu 17:43: INFO    :     Info: to the terms and conditions of the Altera Program License 
Thu 17:43: INFO    :     Info: Subscription Agreement, Altera MegaCore Function License 
Thu 17:43: INFO    :     Info: Agreement, or other applicable license agreement, including, 
Thu 17:43: INFO    :     Info: without limitation, that your use is for the sole purpose of 
Thu 17:43: INFO    :     Info: programming logic devices manufactured by Altera and sold by 
Thu 17:43: INFO    :     Info: Altera or its authorized distributors.  Please refer to the 
Thu 17:43: INFO    :     Info: applicable agreement for further details.
Thu 17:43: INFO    :     Info: Processing started: Thu Apr 23 17:42:06 2015
Thu 17:43: INFO    : Info: Command: quartus_cdb MAX4GALAVAPeripheryTop --write_settings_files=off --merge=on
Thu 17:43: INFO    : Info: Using INI file /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/map/altera_quartus/quartus.ini
Thu 17:43: INFO    : Info (35007): Using synthesis netlist for partition "Top"
Thu 17:43: INFO    : Info (35007): Using synthesis netlist for partition "MAX4FPGATop:MAX4GalavaFabricTop_i"
Thu 17:43: INFO    : Info (35002): Resolved and merged 2 partition(s)
Thu 17:43: INFO    : Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Thu 17:43: INFO    :     Info (16011): Adding 6311 node(s), including 1359 DDIO, 9 PLL, 0 transceiver and 0 LCELL
Thu 17:43: INFO    : Info (35048): Found 129 ports with constant drivers. For more information, refer to the Partition Merger report
Thu 17:43: INFO    : Info (35047): Found 200 ports with no fan-out. For more information, refer to the Partition Merger report
Thu 17:43: INFO    : Warning (35016): Found partition port(s) not driving logic, possibly wasting area
Thu 17:43: INFO    :     Warning (35018): Partition port "MAX4FPGATop:MAX4GalavaFabricTop_i|rx_st_bar[1]", driven by node "StratixPCIeBase:PCIeBase_i|StratixVHardIPPCIe:StratixVHardIPPCIe_i|pcie_SV_hard_ip:pcie_SV_hard_ip_i|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip", does not drive logic
Thu 17:43: INFO    :     Warning (35018): Partition port "MAX4FPGATop:MAX4GalavaFabricTop_i|rx_st_bar[3]", driven by node "StratixPCIeBase:PCIeBase_i|StratixVHardIPPCIe:StratixVHardIPPCIe_i|pcie_SV_hard_ip:pcie_SV_hard_ip_i|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip", does not drive logic
Thu 17:43: INFO    :     Warning (35018): Partition port "MAX4FPGATop:MAX4GalavaFabricTop_i|rx_st_bar[5]", driven by node "StratixPCIeBase:PCIeBase_i|StratixVHardIPPCIe:StratixVHardIPPCIe_i|pcie_SV_hard_ip:pcie_SV_hard_ip_i|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip", does not drive logic
Thu 17:43: INFO    :     Warning (35018): Partition port "MAX4FPGATop:MAX4GalavaFabricTop_i|rx_st_bar[6]", driven by node "StratixPCIeBase:PCIeBase_i|StratixVHardIPPCIe:StratixVHardIPPCIe_i|pcie_SV_hard_ip:pcie_SV_hard_ip_i|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip", does not drive logic
Thu 17:43: INFO    :     Warning (35018): Partition port "MAX4FPGATop:MAX4GalavaFabricTop_i|rx_st_bar[7]", driven by node "StratixPCIeBase:PCIeBase_i|StratixVHardIPPCIe:StratixVHardIPPCIe_i|pcie_SV_hard_ip:pcie_SV_hard_ip_i|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip", does not drive logic
Thu 17:43: INFO    :     Warning (35018): Partition port "MAX4FPGATop:MAX4GalavaFabricTop_i|rx_st_empty[1]", driven by node "StratixPCIeBase:PCIeBase_i|StratixVHardIPPCIe:StratixVHardIPPCIe_i|pcie_SV_hard_ip:pcie_SV_hard_ip_i|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip", does not drive logic
Thu 17:43: INFO    :     Warning (35018): Partition port "MAX4FPGATop:MAX4GalavaFabricTop_i|tl_cfg_ctl[13]", driven by node "StratixPCIeBase:PCIeBase_i|StratixVHardIPPCIe:StratixVHardIPPCIe_i|pcie_SV_hard_ip:pcie_SV_hard_ip_i|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip", does not drive logic
Thu 17:43: INFO    :     Warning (35018): Partition port "MAX4FPGATop:MAX4GalavaFabricTop_i|tl_cfg_ctl[14]", driven by node "StratixPCIeBase:PCIeBase_i|StratixVHardIPPCIe:StratixVHardIPPCIe_i|pcie_SV_hard_ip:pcie_SV_hard_ip_i|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip", does not drive logic
Thu 17:43: INFO    :     Warning (35018): Partition port "MAX4FPGATop:MAX4GalavaFabricTop_i|tl_cfg_ctl[15]", driven by node "StratixPCIeBase:PCIeBase_i|StratixVHardIPPCIe:StratixVHardIPPCIe_i|pcie_SV_hard_ip:pcie_SV_hard_ip_i|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip", does not drive logic
Thu 17:43: INFO    :     Warning (35018): Partition port "MAX4FPGATop:MAX4GalavaFabricTop_i|tl_cfg_ctl[16]", driven by node "StratixPCIeBase:PCIeBase_i|StratixVHardIPPCIe:StratixVHardIPPCIe_i|pcie_SV_hard_ip:pcie_SV_hard_ip_i|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip", does not drive logic
Thu 17:43: INFO    :     Warning (35018): Partition port "MAX4FPGATop:MAX4GalavaFabricTop_i|tl_cfg_ctl[17]", driven by node "StratixPCIeBase:PCIeBase_i|StratixVHardIPPCIe:StratixVHardIPPCIe_i|pcie_SV_hard_ip:pcie_SV_hard_ip_i|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip", does not drive logic
Thu 17:43: INFO    :     Warning (35018): Partition port "MAX4FPGATop:MAX4GalavaFabricTop_i|tl_cfg_ctl[18]", driven by node "StratixPCIeBase:PCIeBase_i|StratixVHardIPPCIe:StratixVHardIPPCIe_i|pcie_SV_hard_ip:pcie_SV_hard_ip_i|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip", does not drive logic
Thu 17:43: INFO    :     Warning (35018): Partition port "MAX4FPGATop:MAX4GalavaFabricTop_i|tl_cfg_ctl[19]", driven by node "StratixPCIeBase:PCIeBase_i|StratixVHardIPPCIe:StratixVHardIPPCIe_i|pcie_SV_hard_ip:pcie_SV_hard_ip_i|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip", does not drive logic
Thu 17:43: INFO    :     Warning (35018): Partition port "MAX4FPGATop:MAX4GalavaFabricTop_i|tl_cfg_ctl[20]", driven by node "StratixPCIeBase:PCIeBase_i|StratixVHardIPPCIe:StratixVHardIPPCIe_i|pcie_SV_hard_ip:pcie_SV_hard_ip_i|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip", does not drive logic
Thu 17:43: INFO    :     Warning (35018): Partition port "MAX4FPGATop:MAX4GalavaFabricTop_i|tl_cfg_ctl[21]", driven by node "StratixPCIeBase:PCIeBase_i|StratixVHardIPPCIe:StratixVHardIPPCIe_i|pcie_SV_hard_ip:pcie_SV_hard_ip_i|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip", does not drive logic
Thu 17:43: INFO    :     Warning (35018): Partition port "MAX4FPGATop:MAX4GalavaFabricTop_i|tl_cfg_ctl[22]", driven by node "StratixPCIeBase:PCIeBase_i|StratixVHardIPPCIe:StratixVHardIPPCIe_i|pcie_SV_hard_ip:pcie_SV_hard_ip_i|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip", does not drive logic
Thu 17:43: INFO    :     Warning (35018): Partition port "MAX4FPGATop:MAX4GalavaFabricTop_i|tl_cfg_ctl[23]", driven by node "StratixPCIeBase:PCIeBase_i|StratixVHardIPPCIe:StratixVHardIPPCIe_i|pcie_SV_hard_ip:pcie_SV_hard_ip_i|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip", does not drive logic
Thu 17:44: INFO    :     Warning (35018): Partition port "MAX4FPGATop:MAX4GalavaFabricTop_i|tl_cfg_ctl[24]", driven by node "StratixPCIeBase:PCIeBase_i|StratixVHardIPPCIe:StratixVHardIPPCIe_i|pcie_SV_hard_ip:pcie_SV_hard_ip_i|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip", does not drive logic
Thu 17:44: INFO    :     Warning (35018): Partition port "MAX4FPGATop:MAX4GalavaFabricTop_i|tl_cfg_ctl[25]", driven by node "StratixPCIeBase:PCIeBase_i|StratixVHardIPPCIe:StratixVHardIPPCIe_i|pcie_SV_hard_ip:pcie_SV_hard_ip_i|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip", does not drive logic
Thu 17:44: INFO    :     Warning (35018): Partition port "MAX4FPGATop:MAX4GalavaFabricTop_i|tl_cfg_ctl[26]", driven by node "StratixPCIeBase:PCIeBase_i|StratixVHardIPPCIe:StratixVHardIPPCIe_i|pcie_SV_hard_ip:pcie_SV_hard_ip_i|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|stratixv_hssi_gen3_pcie_hip", does not drive logic
Thu 17:44: INFO    :     Warning (35039): Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report
Thu 17:44: INFO    : Warning (21074): Design contains 1 input pin(s) that do not drive logic
Thu 17:44: INFO    :     Warning (15610): No output dependent on input pin "left_pll_ref_clk"
Thu 17:44: INFO    : Info (21057): Implemented 209300 device resources after synthesis - the final resource count might be different
Thu 17:44: INFO    :     Info (21058): Implemented 19 input pins
Thu 17:44: INFO    :     Info (21059): Implemented 106 output pins
Thu 17:44: INFO    :     Info (21060): Implemented 296 bidirectional pins
Thu 17:44: INFO    :     Info (21061): Implemented 179773 logic cells
Thu 17:44: INFO    :     Info (21064): Implemented 23974 RAM segments
Thu 17:44: INFO    :     Info (21065): Implemented 9 PLLs
Thu 17:44: INFO    :     Info (21066): Implemented 1 delay-locked loops
Thu 17:44: INFO    :     Info (21062): Implemented 216 DSP elements
Thu 17:44: INFO    : Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 25 warnings
Thu 17:44: INFO    :     Info: Peak virtual memory: 2094 megabytes
Thu 17:44: INFO    :     Info: Processing ended: Thu Apr 23 17:44:43 2015
Thu 17:44: INFO    :     Info: Elapsed time: 00:02:37
Thu 17:44: INFO    :     Info: Total CPU time (on all processors): 00:02:33
Thu 17:44: INFO    : quartus_cdb ended (17:44:43 23/04/15, time elapsed: 2 mins, 56 secs)
Thu 17:44: INFO    : quartus_cdb peak virtual memory: 2094
Thu 17:44: INFO    : Build pass 'QuartusCdb' took 176.916 s.
Thu 17:44: PROGRESS: (4/16) - Generate Resource Report (AlteraResourceUsageBuildPass)
Thu 17:44: INFO    : Build pass 'AlteraResourceUsageBuildPass' took 5.33194 s.
Thu 17:44: PROGRESS: (5/16) - Generate Annotated Source Code (AlteraResourceAnnotationBuildPass)
Thu 17:44: INFO    : Annotating source files (old source files in build directory will be removed first)...
Thu 17:44: INFO    : Not deleting directory (does not exist): src_annotated_preliminary_CompressorBufferKernel
Thu 17:44: INFO    : annotated 3 source files
Thu 17:44: INFO    : Annotating source files (old source files in build directory will be removed first)...
Thu 17:44: INFO    : Not deleting directory (does not exist): src_annotated_preliminary_LinearCorrelationKernel
Thu 17:44: INFO    : annotated 3 source files
Thu 17:44: INFO    : Annotating source files (old source files in build directory will be removed first)...
Thu 17:44: INFO    : Not deleting directory (does not exist): src_annotated_preliminary_ColumnMemoryControllerKernel
Thu 17:44: INFO    : annotated 3 source files
Thu 17:44: INFO    : Annotating source files (old source files in build directory will be removed first)...
Thu 17:44: INFO    : Not deleting directory (does not exist): src_annotated_preliminary
Thu 17:45: INFO    : annotated 5 source files
Thu 17:45: INFO    : Build pass 'AlteraResourceAnnotationBuildPass' took 19.0929 s.
Thu 17:45: PROGRESS: (6/16) - Analyse Resource Usage (AlteraResourceCounterPass)
Thu 17:45: PROGRESS: 
Thu 17:45: PROGRESS: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Thu 17:45: PROGRESS: For this compile, we estimate this process may take up to 1 hour.
Thu 17:45: PROGRESS: We recommend running in simulation to verify correctness before building hardware.
Thu 17:45: PROGRESS: 
Thu 17:45: PROGRESS: PRELIMINARY RESOURCE USAGE
Thu 17:45: PROGRESS: Logic utilization:      85392 / 185000   (46.16%)
Thu 17:45: PROGRESS: Multipliers (18x18):      432 / 512      (84.38%)
Thu 17:45: PROGRESS: Block memory (bits):  8946903 / 47185920 (18.96%)
Thu 17:45: PROGRESS: 
Thu 17:45: INFO    : Build pass 'AlteraResourceCounterPass' took 4.25376 ms.
Thu 17:45: PROGRESS: (7/16) - Place and Route DFE (AlteraMPPR)
Thu 17:45: PROGRESS: Executing MPPR with 1 cost table and 1 thread.
Thu 17:45: INFO    : MPPR retry-near-misses is enabled, builds with a timing score of less than 1000 on the first attempt will be re-run
Thu 17:45: PROGRESS: MPPR: Starting 1 cost table
Thu 17:45: INFO    : Created new sub build manager running in: /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/ct1
Thu 17:45: INFO    : For detailed output from this sub build manager see: /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/ct1/_build.log
Thu 19:27: PROGRESS: MPPR: Cost table 1 failed timing with score 24717 (best score 24717)
Thu 19:27: PROGRESS: MPPR: Failed to meet timing! Best score: 24717
Thu 19:27: INFO    : Build pass 'AlteraMPPR' took 6116.46 s.
Thu 19:27: PROGRESS: (8/16) - Generate Configuration (QuartusAsm)
Thu 19:27: INFO    : Running command: export LM_LICENSE_FILE="$LM_LICENSE_FILE:$MAXCOMPILERDIR/lib/MaxCompilerQuartusLicense.dat" ; source /network-raid/opt/quartus-13.1/quartus_path.sh; quartus_sh --determine_smart_action "MAX4GALAVAPeripheryTop" > smart.log || echo 'project "MAX4GALAVAPeripheryTop" not found' > smart.log
Thu 19:27: INFO    : Creating timing report for cost table(s): 1 
Thu 19:27: INFO    : quartus_sh curr smart_action = 'NULL' in scratch/altera_quartus/asm/altera_quartus
Thu 19:27: INFO    : Running command: cp -rf "/home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/ct1/altera_quartus/db" "/home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus"
Thu 19:27: INFO    : Timing report successfully written.
Thu 19:27: INFO    : Running command: cp -rf "/home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/ct1/altera_quartus/incremental_db" "/home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus"
Thu 19:27: INFO    : Running command: ln -sf "../../map/altera_quartus/MAX4GALAVAPeripheryTop.qpf"
Thu 19:27: INFO    : Running command: ln -sf "../../map/altera_quartus/MAX4GALAVAPeripheryTop.qsf"
Thu 19:27: INFO    : Running command: ln -sf "../../map/altera_quartus/quartus.ini"
Thu 19:27: INFO    : Running command: ln -sf "../../map/altera_quartus/MAX4GALAVAPeripheryTop.sdc"
Thu 19:27: INFO    : Starting quartus_asm. (19:27:30 23/04/15)
Thu 19:27: INFO    : Running command: export LM_LICENSE_FILE="$LM_LICENSE_FILE:$MAXCOMPILERDIR/lib/MaxCompilerQuartusLicense.dat" ; source /network-raid/opt/quartus-13.1/quartus_path.sh; ulimit -v 13516800;quartus_asm MAX4GALAVAPeripheryTop --64bit --write_settings_files=off
Thu 19:27: INFO    : Submitting job to cluster...
Thu 19:27: INFO    : Cluster job ID: 13431
Thu 19:27: INFO    : Waiting for MaxQ job 13431 to complete...
Thu 19:31: INFO    : quartus_asm ended (19:31:03 23/04/15, time elapsed: 3 mins, 33 secs)
Thu 19:31: INFO    : quartus_asm peak virtual memory: 3256
Thu 19:31: INFO    : Running command: cp -rf "/home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus/MAX4GALAVAPeripheryTop.asm.rpt" "MAX4GALAVAPeripheryTop.asm.stage1.rpt"
Thu 19:31: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus/MAX4GALAVAPeripheryTop.asm.rpt
Thu 19:31: INFO    : Running command: cp -rf "/home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus/MAX4GALAVAPeripheryTop.sof" "MAX4GALAVAPeripheryTop.stage1.sof"
Thu 19:31: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus/MAX4GALAVAPeripheryTop.sof
Thu 19:31: INFO    : Build pass 'QuartusAsm' took 239.760 s.
Thu 19:31: PROGRESS: (9/16) - Convert Programming File (QuartusCpf)
Thu 19:31: INFO    : Starting quartus_cpf for periphery/core split rbf. (19:31:04 23/04/15)
Thu 19:31: INFO    : Running command: export LM_LICENSE_FILE="$LM_LICENSE_FILE:$MAXCOMPILERDIR/lib/MaxCompilerQuartusLicense.dat" ; source /network-raid/opt/quartus-13.1/quartus_path.sh; ulimit -v 2306867;quartus_cpf --64bit -c "MAX4GALAVAPeripheryTop.cof"
Thu 19:31: INFO    : Submitting job to cluster...
Thu 19:31: INFO    : Cluster job ID: 13432
Thu 19:31: INFO    : Waiting for MaxQ job 13432 to complete...
Thu 19:31: INFO    : quartus_cpf ended (19:31:24 23/04/15, time elapsed: 19 secs)
Thu 19:31: INFO    : Running command: cp -rf "/home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus/MAX4GALAVAPeripheryTop.core.rbf" "MAX4GALAVAPeripheryTop.core.stage1.rbf"
Thu 19:31: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus/MAX4GALAVAPeripheryTop.core.rbf
Thu 19:31: INFO    : Running command: cp -rf "/home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus/MAX4GALAVAPeripheryTop.periph.rbf" "MAX4GALAVAPeripheryTop.periph.stage1.rbf"
Thu 19:31: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus/MAX4GALAVAPeripheryTop.periph.rbf
Thu 19:31: INFO    : Starting quartus_cpf for full rbf. (19:31:24 23/04/15)
Thu 19:31: INFO    : Running command: export LM_LICENSE_FILE="$LM_LICENSE_FILE:$MAXCOMPILERDIR/lib/MaxCompilerQuartusLicense.dat" ; source /network-raid/opt/quartus-13.1/quartus_path.sh; ulimit -v 2306867;quartus_cpf --64bit -c "MAX4GALAVAPeripheryTop_full.cof"
Thu 19:31: INFO    : Submitting job to cluster...
Thu 19:31: INFO    : Cluster job ID: 13433
Thu 19:31: INFO    : Waiting for MaxQ job 13433 to complete...
Thu 19:31: INFO    : quartus_cpf ended (19:31:44 23/04/15, time elapsed: 19 secs)
Thu 19:31: INFO    : Running command: cp -rf "/home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus/MAX4GALAVAPeripheryTop.rbf" "MAX4GALAVAPeripheryTop.stage1.rbf"
Thu 19:31: INFO    : Deleting /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus/MAX4GALAVAPeripheryTop.rbf
Thu 19:31: INFO    : Build pass 'QuartusCpf' took 40.4385 s.
Thu 19:31: PROGRESS: (10/16) - Update Checksum (UpdateChecksumBuildPass)
Thu 19:31: INFO    : Build pass 'UpdateChecksumBuildPass' took 309.828 ms.
Thu 19:31: PROGRESS: (11/16) - Generate Incremental Netlist (QuartusCdb)
Thu 19:31: INFO    : quartus_sh prev smart_action = 'NULL' in scratch/altera_quartus/asm/altera_quartus
Thu 19:31: INFO    : Starting quartus_cdb. (19:31:44 23/04/15)
Thu 19:31: INFO    : Running command: export LM_LICENSE_FILE="$LM_LICENSE_FILE:$MAXCOMPILERDIR/lib/MaxCompilerQuartusLicense.dat" ; source /network-raid/opt/quartus-13.1/quartus_path.sh; ulimit -v 6758400;quartus_cdb MAX4GALAVAPeripheryTop --64bit --write_settings_files=off --update_mif
Thu 19:33: INFO    : Warning (292006): Can't contact license server "1717@sliserver26" -- this server will be ignored
Thu 19:33: INFO    : Info: *******************************************************************
Thu 19:33: INFO    : Info: Running Quartus II 64-Bit MIF/HEX Update
Thu 19:33: INFO    :     Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
Thu 19:33: INFO    :     Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
Thu 19:33: INFO    :     Info: Your use of Altera Corporation's design tools, logic functions 
Thu 19:33: INFO    :     Info: and other software and tools, and its AMPP partner logic 
Thu 19:33: INFO    :     Info: functions, and any output files from any of the foregoing 
Thu 19:33: INFO    :     Info: (including device programming or simulation files), and any 
Thu 19:33: INFO    :     Info: associated documentation or information are expressly subject 
Thu 19:33: INFO    :     Info: to the terms and conditions of the Altera Program License 
Thu 19:33: INFO    :     Info: Subscription Agreement, Altera MegaCore Function License 
Thu 19:33: INFO    :     Info: Agreement, or other applicable license agreement, including, 
Thu 19:33: INFO    :     Info: without limitation, that your use is for the sole purpose of 
Thu 19:33: INFO    :     Info: programming logic devices manufactured by Altera and sold by 
Thu 19:33: INFO    :     Info: Altera or its authorized distributors.  Please refer to the 
Thu 19:33: INFO    :     Info: applicable agreement for further details.
Thu 19:33: INFO    :     Info: Processing started: Thu Apr 23 19:32:04 2015
Thu 19:33: INFO    : Info: Command: quartus_cdb MAX4GALAVAPeripheryTop --write_settings_files=off --update_mif
Thu 19:33: INFO    : Info: Using INI file /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus/quartus.ini
Thu 19:33: INFO    : Warning (39023): Can't find Memory Initialization File ddr3_72_400_sl_u_h_s0_inst_ROM.hex -- skipped updates for this file
Thu 19:33: INFO    : Warning (39023): Can't find Memory Initialization File ddr3_72_400_sl_u_h_s0_AC_ROM.hex -- skipped updates for this file
Thu 19:33: INFO    : Warning (39023): Can't find Memory Initialization File ddr3_72_400_sl_u_h_s0_sequencer_mem.hex -- skipped updates for this file
Thu 19:33: INFO    : Warning (39023): Can't find Memory Initialization File ddr3_72_400_m_u_h_s0_inst_ROM.hex -- skipped updates for this file
Thu 19:33: INFO    : Warning (39023): Can't find Memory Initialization File ddr3_72_400_m_u_h_s0_AC_ROM.hex -- skipped updates for this file
Thu 19:33: INFO    : Warning (39023): Can't find Memory Initialization File ddr3_72_400_m_u_h_s0_sequencer_mem.hex -- skipped updates for this file
Thu 19:33: INFO    : Warning (39023): Can't find Memory Initialization File alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif -- skipped updates for this file
Thu 19:33: INFO    : Warning (39023): Can't find Memory Initialization File alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif -- skipped updates for this file
Thu 19:33: INFO    : Warning (39023): Can't find Memory Initialization File alt_xcvr_reconfig_cpu_ram.hex -- skipped updates for this file
Thu 19:33: INFO    : Info (39024): Processed the following Memory Initialization File(s)
Thu 19:33: INFO    :     Info (39025): Processed Memory Initialization File /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus/32x512_ROM_SINGLE_PORT_ireg_checksum.mif
Thu 19:33: INFO    :     Info (39025): Processed Memory Initialization File /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus/db/MAX4GALAVAPeripheryTop.ram0_DualPortRAM_SyncRd_Altera_3ddb7337.hdl.mif
Thu 19:33: INFO    :     Info (39025): Processed Memory Initialization File /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus/db/MAX4GALAVAPeripheryTop.ram0_DualPortRAM_SyncRd_Altera_44069b11.hdl.mif
Thu 19:33: INFO    :     Info (39025): Processed Memory Initialization File /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus/db/MAX4GALAVAPeripheryTop.ram0_DualPortRAM_SyncRd_Altera_62007a4b.hdl.mif
Thu 19:33: INFO    :     Info (39025): Processed Memory Initialization File /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus/db/MAX4GALAVAPeripheryTop.ram0_DualPortRAM_SyncRd_Altera_64004cec.hdl.mif
Thu 19:33: INFO    :     Info (39025): Processed Memory Initialization File /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus/db/MAX4GALAVAPeripheryTop.ram0_DualPortRAM_SyncRd_Altera_a765f7aa.hdl.mif
Thu 19:33: INFO    :     Info (39025): Processed Memory Initialization File /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus/db/MAX4GALAVAPeripheryTop.ram0_DualPortRAM_SyncRd_Altera_dfd4db9b.hdl.mif
Thu 19:33: INFO    :     Info (39025): Processed Memory Initialization File /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/scratch/altera_quartus/asm/altera_quartus/db/MAX4GALAVAPeripheryTop.ram0_sv_xrbasic_l2p_rom_a2c9d7fe.hdl.mif
Thu 19:33: INFO    : Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 10 warnings
Thu 19:33: INFO    :     Info: Peak virtual memory: 2789 megabytes
Thu 19:33: INFO    :     Info: Processing ended: Thu Apr 23 19:33:52 2015
Thu 19:33: INFO    :     Info: Elapsed time: 00:01:48
Thu 19:33: INFO    :     Info: Total CPU time (on all processors): 00:01:47
Thu 19:33: INFO    : quartus_cdb ended (19:33:53 23/04/15, time elapsed: 2 mins, 8 secs)
Thu 19:33: INFO    : quartus_cdb peak virtual memory: 2789
Thu 19:33: INFO    : Build pass 'QuartusCdb' took 128.417 s.
Thu 19:33: PROGRESS: (12/16) - Generate Configuration (QuartusAsm)
Thu 19:33: INFO    : quartus_sh prev smart_action = 'NULL' in scratch/altera_quartus/asm/altera_quartus
Thu 19:33: INFO    : Starting quartus_asm. (19:33:53 23/04/15)
Thu 19:33: INFO    : Running command: export LM_LICENSE_FILE="$LM_LICENSE_FILE:$MAXCOMPILERDIR/lib/MaxCompilerQuartusLicense.dat" ; source /network-raid/opt/quartus-13.1/quartus_path.sh; ulimit -v 13516800;quartus_asm MAX4GALAVAPeripheryTop --64bit --write_settings_files=off
Thu 19:34: INFO    : Checking for file hash changes...
Thu 19:34: INFO    : Hash changed for file: 'db'
Thu 19:34: INFO    : Submitting job to cluster...
Thu 19:34: INFO    : Cluster job ID: 13434
Thu 19:34: INFO    : Waiting for MaxQ job 13434 to complete...
Thu 19:37: INFO    : quartus_asm ended (19:37:21 23/04/15, time elapsed: 3 mins, 28 secs)
Thu 19:37: INFO    : quartus_asm peak virtual memory: 3279
Thu 19:37: INFO    : Build pass 'QuartusAsm' took 208.491 s.
Thu 19:37: PROGRESS: (13/16) - Convert Programming File (QuartusCpf)
Thu 19:37: INFO    : Starting quartus_cpf for periphery/core split rbf. (19:37:21 23/04/15)
Thu 19:37: INFO    : Running command: export LM_LICENSE_FILE="$LM_LICENSE_FILE:$MAXCOMPILERDIR/lib/MaxCompilerQuartusLicense.dat" ; source /network-raid/opt/quartus-13.1/quartus_path.sh; ulimit -v 2306867;quartus_cpf --64bit -c "MAX4GALAVAPeripheryTop.cof"
Thu 19:37: INFO    : Checking for file hash changes...
Thu 19:37: INFO    : No hash for file: 'MAX4GALAVAPeripheryTop.sof'
Thu 19:37: INFO    : Hash changed for file: 'MAX4GALAVAPeripheryTop.cof'
Thu 19:37: INFO    : Submitting job to cluster...
Thu 19:37: INFO    : Cluster job ID: 13435
Thu 19:37: INFO    : Waiting for MaxQ job 13435 to complete...
Thu 19:37: INFO    : quartus_cpf ended (19:37:41 23/04/15, time elapsed: 20 secs)
Thu 19:37: INFO    : Starting quartus_cpf for full rbf. (19:37:41 23/04/15)
Thu 19:37: INFO    : Running command: export LM_LICENSE_FILE="$LM_LICENSE_FILE:$MAXCOMPILERDIR/lib/MaxCompilerQuartusLicense.dat" ; source /network-raid/opt/quartus-13.1/quartus_path.sh; ulimit -v 2306867;quartus_cpf --64bit -c "MAX4GALAVAPeripheryTop_full.cof"
Thu 19:37: INFO    : Checking for file hash changes...
Thu 19:37: INFO    : No hash for file: 'MAX4GALAVAPeripheryTop.sof'
Thu 19:37: INFO    : Hash changed for file: 'MAX4GALAVAPeripheryTop_full.cof'
Thu 19:37: INFO    : Submitting job to cluster...
Thu 19:37: INFO    : Cluster job ID: 13436
Thu 19:37: INFO    : Waiting for MaxQ job 13436 to complete...
Thu 19:38: INFO    : quartus_cpf ended (19:38:02 23/04/15, time elapsed: 20 secs)
Thu 19:38: INFO    : Build pass 'QuartusCpf' took 40.2824 s.
Thu 19:38: PROGRESS: (14/16) - Generate Resource Report (AlteraResourceUsageBuildPass)
Thu 19:38: INFO    : Build pass 'AlteraResourceUsageBuildPass' took 8.39168 s.
Thu 19:38: PROGRESS: (15/16) - Generate Annotated Source Code (AlteraResourceAnnotationBuildPass)
Thu 19:38: INFO    : Annotating source files (old source files in build directory will be removed first)...
Thu 19:38: INFO    : Not deleting directory (does not exist): src_annotated_CompressorBufferKernel
Thu 19:38: INFO    : annotated 3 source files
Thu 19:38: INFO    : Annotating source files (old source files in build directory will be removed first)...
Thu 19:38: INFO    : Not deleting directory (does not exist): src_annotated_LinearCorrelationKernel
Thu 19:38: INFO    : annotated 3 source files
Thu 19:38: INFO    : Annotating source files (old source files in build directory will be removed first)...
Thu 19:38: INFO    : Not deleting directory (does not exist): src_annotated_ColumnMemoryControllerKernel
Thu 19:38: INFO    : annotated 3 source files
Thu 19:38: INFO    : Annotating source files (old source files in build directory will be removed first)...
Thu 19:38: INFO    : Not deleting directory (does not exist): src_annotated
Thu 19:38: INFO    : annotated 5 source files
Thu 19:38: INFO    : Build pass 'AlteraResourceAnnotationBuildPass' took 24.4019 s.
Thu 19:38: PROGRESS: (16/16) - Generate MaxFile (GenerateMaxFileAltera)
Thu 19:38: INFO    : Running command: "/network-raid/opt/maxcompiler-2014.2/bin/maxfilestitch" -a -w -m 1 -b 20150423 "../MaxCompilerDesignData.dat" "asm/altera_quartus/MAX4GALAVAPeripheryTop.periph.rbf" "asm/altera_quartus/MAX4GALAVAPeripheryTop.core.rbf" "BrainNetwork.max" ac0179eaeac64e26d522a00e05a53248c919e434c1c406dd9145de480af1fefd 24717 2>&1 | tee maxfilestitch.log ; exit ${PIPESTATUS[0]}
Thu 19:38: INFO    : Input files:
Thu 19:38: INFO    : 	DAT:     ../MaxCompilerDesignData.dat
Thu 19:38: INFO    : 	Periph RBF:	asm/altera_quartus/MAX4GALAVAPeripheryTop.periph.rbf
Thu 19:38: INFO    : 	Core RBF:	asm/altera_quartus/MAX4GALAVAPeripheryTop.core.rbf
Thu 19:38: INFO    : Output files:
Thu 19:38: INFO    : 	MAX:     BrainNetwork.max
Thu 19:38: INFO    : Hash: ac0179eaeac64e26d522a00e05a53248c919e434c1c406dd9145de480af1fefd
Thu 19:38: INFO    : Timing score: 24717
Thu 19:38: INFO    : Build pass 'GenerateMaxFileAltera' took 5.43060 s.
Thu 19:38: INFO    : Final result files after build: 
Thu 19:38: INFO    : Running command: ln -sf "../scratch/BrainNetwork-ColumnMemoryControllerKernel-original.pxg"
Thu 19:38: INFO    : BrainNetwork-ColumnMemoryControllerKernel-original.pxg (BuildFilePXG)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/ColumnMemoryControllerKernel_Configuration.txt"
Thu 19:38: INFO    : ColumnMemoryControllerKernel_Configuration.txt (BuildFile)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/ColumnMemoryControllerKernel_NodeDiary.txt"
Thu 19:38: INFO    : ColumnMemoryControllerKernel_NodeDiary.txt (BuildFile)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/BrainNetwork-ColumnMemoryControllerKernel-final-hardware.pxg"
Thu 19:38: INFO    : BrainNetwork-ColumnMemoryControllerKernel-final-hardware.pxg (BuildFilePXG)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/BrainNetwork-LinearCorrelationKernel-original.pxg"
Thu 19:38: INFO    : BrainNetwork-LinearCorrelationKernel-original.pxg (BuildFilePXG)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/LinearCorrelationKernel_Configuration.txt"
Thu 19:38: INFO    : LinearCorrelationKernel_Configuration.txt (BuildFile)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/LinearCorrelationKernel_NodeDiary.txt"
Thu 19:38: INFO    : LinearCorrelationKernel_NodeDiary.txt (BuildFile)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/BrainNetwork-LinearCorrelationKernel-final-hardware.pxg"
Thu 19:38: INFO    : BrainNetwork-LinearCorrelationKernel-final-hardware.pxg (BuildFilePXG)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/BrainNetwork-CompressorBufferKernel-original.pxg"
Thu 19:38: INFO    : BrainNetwork-CompressorBufferKernel-original.pxg (BuildFilePXG)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/CompressorBufferKernel_Configuration.txt"
Thu 19:38: INFO    : CompressorBufferKernel_Configuration.txt (BuildFile)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/CompressorBufferKernel_NodeDiary.txt"
Thu 19:38: INFO    : CompressorBufferKernel_NodeDiary.txt (BuildFile)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/BrainNetwork-CompressorBufferKernel-final-hardware.pxg"
Thu 19:38: INFO    : BrainNetwork-CompressorBufferKernel-final-hardware.pxg (BuildFilePXG)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/BrainNetwork.xml"
Thu 19:38: INFO    : BrainNetwork.xml (BuildFile)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/BrainNetwork.h"
Thu 19:38: INFO    : BrainNetwork.h (BuildFileSlicH)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/altera_quartus/BrainNetwork_map.mxru"
Thu 19:38: INFO    : BrainNetwork_map.mxru (BuildFileMXRU)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/altera_quartus/ct1/altera_quartus/MAX4GALAVAPeripheryTop.sta.rpt.tns"
Thu 19:38: INFO    : MAX4GALAVAPeripheryTop.sta.rpt.tns (BuildFileStaTns)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/altera_quartus/asm/altera_quartus/MAX4GALAVAPeripheryTop.sof"
Thu 19:38: INFO    : MAX4GALAVAPeripheryTop.sof (BuildFileStage2SOF)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/altera_quartus/asm/altera_quartus/MAX4GALAVAPeripheryTop.core.rbf"
Thu 19:38: INFO    : MAX4GALAVAPeripheryTop.core.rbf (BuildFileStage2CoreRBF)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/altera_quartus/asm/altera_quartus/MAX4GALAVAPeripheryTop.periph.rbf"
Thu 19:38: INFO    : MAX4GALAVAPeripheryTop.periph.rbf (BuildFileStage2PeriphRBF)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/altera_quartus/asm/altera_quartus/MAX4GALAVAPeripheryTop.rbf"
Thu 19:38: INFO    : MAX4GALAVAPeripheryTop.rbf (BuildFileStage2FullRBF)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/altera_quartus/BrainNetwork_fit.mxru"
Thu 19:38: INFO    : BrainNetwork_fit.mxru (BuildFileMXRU)
Thu 19:38: INFO    : Running command: ln -sf "../scratch/altera_quartus/BrainNetwork.max"
Thu 19:38: INFO    : BrainNetwork.max (BuildFileMaxFile)
Thu 19:38: PROGRESS: 
Thu 19:38: PROGRESS: FINAL RESOURCE USAGE
Thu 19:38: PROGRESS: Logic utilization:    69194 / 185000 (37.40%)
Thu 19:38: PROGRESS:   Primary FFs:       127177 / 370000 (34.37%)
Thu 19:38: PROGRESS:   Secondary FFs:       6007 / 370000 (1.62%)
Thu 19:38: PROGRESS: Multipliers (18x18):    432 / 512    (84.38%)
Thu 19:38: PROGRESS:   DSP blocks:           216 / 256    (84.38%)
Thu 19:38: PROGRESS: Block memory (M20K):    820 / 2304   (35.59%)
Thu 19:38: PROGRESS: 
Thu 19:38: PROGRESS: MaxFile: /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/results/BrainNetwork.max (MD5Sum: 1c4e4c4203634d520410d4393e17b938)
Thu 19:38: ERROR   : FAILED TO MEET TIMING! Best timing score: 24717. We strongly recommend you do not use this .max file.
Thu 19:38: ERROR   : Please see the timing report for more information and consult the MaxCompiler optimization cheat sheet for ideas on how to improve your design.
Thu 19:38: ERROR   : Timing report: /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/timingreport/index.html
Thu 19:38: ERROR   : MaxCompiler documentation: /network-raid/opt/maxcompiler-2014.2/docs/maxcompiler-optimization-cheat-sheet.pdf
Thu 19:38: INFO    : Waiting for any outstanding jobs to finish... 
Thu 19:38: INFO    : Timing Analyser shutting down.
Thu 19:38: INFO    : Timing Report: /home/imilankovic/builds/23-04-15/BrainNetwork_p12_DFE_f200_ce3_GALAVA_w30/timingreport/index.html
Thu 19:38: ERROR   : ----------------------------
Thu 19:38: ERROR   : Exception in thread "main":
Thu 19:38: ERROR   :  
Thu 19:38: ERROR   :   Build failed to meet timing (best timing score 24717)
Thu 19:38: ERROR   : 
Thu 19:38: ERROR   : Exception Stack Trace com.maxeler.maxdc.BuildFailedTimingException: 
Thu 19:38: ERROR   :    at com.maxeler.maxdc.BuildManager.finalizeBuild(BuildManager.java:1739)
Thu 19:38: ERROR   :    at com.maxeler.maxdc.BuildManager.build(BuildManager.java:1590)
Thu 19:38: ERROR   :    at com.maxeler.maxcompiler.v2.managers.DFEManager.runBuild(DFEManager.java:383)
Thu 19:38: ERROR   :    at com.maxeler.maxcompiler.v2.managers._Managers.runBuild(_Managers.java:16)
Thu 19:38: ERROR   :    at com.maxeler.maxcompiler.v2.managers.custom.CustomManager.realBuild(CustomManager.java:1473)
Thu 19:38: ERROR   :    at com.maxeler.maxcompiler.v2.managers.DFEManager.build(DFEManager.java:361)
Thu 19:38: ERROR   :    at com.maxeler.publicdemos.brainnetwork.BrainNetworkBuilder.main(BrainNetworkBuilder.java:47)
Thu 19:38: ERROR   : ----------------------------
