<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v</a>
defines: 
time_elapsed: 0.232s
ram usage: 27176 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp_7pjxfnv/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:21</a>: No timescale set for &#34;sctag_slow_rptr&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:21</a>: Compile module &#34;work@sctag_slow_rptr&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:23</a>: Implicit port type (wire) for &#34;areset_l_0_buf&#34;,
there are 15 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:21</a>: Top level module &#34;work@sctag_slow_rptr&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp_7pjxfnv/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sctag_slow_rptr
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp_7pjxfnv/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp_7pjxfnv/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_sctag_slow_rptr&#39;.
Warning: reg &#39;\areset_l_0_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:71</a>.0-71.0.
Warning: reg &#39;\areset_l_1_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-72" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:72</a>.0-72.0.
Warning: reg &#39;\greset_l_0_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:73</a>.0-73.0.
Warning: reg &#39;\greset_l_1_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:74</a>.0-74.0.
Warning: reg &#39;\scan_enable_0_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:75</a>.0-75.0.
Warning: reg &#39;\scan_enable_1_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:76</a>.0-76.0.
Warning: reg &#39;\sehold_0_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:77</a>.0-77.0.
Warning: reg &#39;\sehold_1_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:78</a>.0-78.0.
Warning: reg &#39;\mux_drive_disable_0_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-79" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:79</a>.0-79.0.
Warning: reg &#39;\mux_drive_disable_1_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:80</a>.0-80.0.
Warning: reg &#39;\mem_write_disable_0_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-81" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:81</a>.0-81.0.
Warning: reg &#39;\mem_write_disable_1_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:82</a>.0-82.0.
Warning: reg &#39;\sig0_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:83</a>.0-83.0.
Warning: reg &#39;\sig1_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:84</a>.0-84.0.
Warning: reg &#39;\sig2_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-85" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:85</a>.0-85.0.
Warning: reg &#39;\sig3_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-86" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:86</a>.0-86.0.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_sctag_slow_rptr

2.2. Analyzing design hierarchy..
Top module:  \work_sctag_slow_rptr
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_sctag_slow_rptr..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_sctag_slow_rptr ===

   Number of wires:                 32
   Number of wire bits:             32
   Number of public wires:          32
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_sctag_slow_rptr..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_sctag_slow_rptr&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:21</a>.0-21.0&#34;
      },
      &#34;ports&#34;: {
        &#34;areset_l_0_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;areset_l_1_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;greset_l_0_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;greset_l_1_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;scan_enable_0_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;scan_enable_1_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 7 ]
        },
        &#34;sehold_0_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 8 ]
        },
        &#34;sehold_1_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 9 ]
        },
        &#34;mux_drive_disable_0_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 10 ]
        },
        &#34;mux_drive_disable_1_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 11 ]
        },
        &#34;mem_write_disable_0_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 12 ]
        },
        &#34;mem_write_disable_1_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 13 ]
        },
        &#34;sig0_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 14 ]
        },
        &#34;sig1_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 15 ]
        },
        &#34;sig2_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 16 ]
        },
        &#34;sig3_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 17 ]
        },
        &#34;areset_l_0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;areset_l_1&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;greset_l_0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;greset_l_1&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;scan_enable_0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;scan_enable_1&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 7 ]
        },
        &#34;sehold_0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 8 ]
        },
        &#34;sehold_1&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 9 ]
        },
        &#34;mux_drive_disable_0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 10 ]
        },
        &#34;mux_drive_disable_1&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 11 ]
        },
        &#34;mem_write_disable_0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 12 ]
        },
        &#34;mem_write_disable_1&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 13 ]
        },
        &#34;sig0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 14 ]
        },
        &#34;sig1&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 15 ]
        },
        &#34;sig2&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 16 ]
        },
        &#34;sig3&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 17 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;areset_l_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:29</a>.0-29.0&#34;
          }
        },
        &#34;areset_l_0_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:23</a>.0-23.0&#34;
          }
        },
        &#34;areset_l_1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:29</a>.0-29.0&#34;
          }
        },
        &#34;areset_l_1_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:23</a>.0-23.0&#34;
          }
        },
        &#34;greset_l_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:29</a>.0-29.0&#34;
          }
        },
        &#34;greset_l_0_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:23</a>.0-23.0&#34;
          }
        },
        &#34;greset_l_1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:29</a>.0-29.0&#34;
          }
        },
        &#34;greset_l_1_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:23</a>.0-23.0&#34;
          }
        },
        &#34;mem_write_disable_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:31</a>.0-31.0&#34;
          }
        },
        &#34;mem_write_disable_0_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:26</a>.0-26.0&#34;
          }
        },
        &#34;mem_write_disable_1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:31</a>.0-31.0&#34;
          }
        },
        &#34;mem_write_disable_1_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:26</a>.0-26.0&#34;
          }
        },
        &#34;mux_drive_disable_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:30</a>.0-30.0&#34;
          }
        },
        &#34;mux_drive_disable_0_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:25</a>.0-25.0&#34;
          }
        },
        &#34;mux_drive_disable_1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:31</a>.0-31.0&#34;
          }
        },
        &#34;mux_drive_disable_1_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:25</a>.0-25.0&#34;
          }
        },
        &#34;scan_enable_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:29</a>.0-29.0&#34;
          }
        },
        &#34;scan_enable_0_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:24</a>.0-24.0&#34;
          }
        },
        &#34;scan_enable_1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:30</a>.0-30.0&#34;
          }
        },
        &#34;scan_enable_1_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:24</a>.0-24.0&#34;
          }
        },
        &#34;sehold_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:30</a>.0-30.0&#34;
          }
        },
        &#34;sehold_0_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:24</a>.0-24.0&#34;
          }
        },
        &#34;sehold_1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:30</a>.0-30.0&#34;
          }
        },
        &#34;sehold_1_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:24</a>.0-24.0&#34;
          }
        },
        &#34;sig0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:32</a>.0-32.0&#34;
          }
        },
        &#34;sig0_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:26</a>.0-26.0&#34;
          }
        },
        &#34;sig1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:32</a>.0-32.0&#34;
          }
        },
        &#34;sig1_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:27</a>.0-27.0&#34;
          }
        },
        &#34;sig2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:32</a>.0-32.0&#34;
          }
        },
        &#34;sig2_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:27</a>.0-27.0&#34;
          }
        },
        &#34;sig3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:32</a>.0-32.0&#34;
          }
        },
        &#34;sig3_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:27</a>.0-27.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_sctag_slow_rptr&#39;.

(* top =  1  *)
(* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:21</a>.0-21.0&#34; *)
module work_sctag_slow_rptr(areset_l_0_buf, areset_l_1_buf, greset_l_0_buf, greset_l_1_buf, scan_enable_0_buf, scan_enable_1_buf, sehold_0_buf, sehold_1_buf, mux_drive_disable_0_buf, mux_drive_disable_1_buf, mem_write_disable_0_buf, mem_write_disable_1_buf, sig0_buf, sig1_buf, sig2_buf, sig3_buf, areset_l_0, areset_l_1, greset_l_0, greset_l_1, scan_enable_0, scan_enable_1, sehold_0, sehold_1, mux_drive_disable_0, mux_drive_disable_1, mem_write_disable_0, mem_write_disable_1, sig0, sig1, sig2, sig3);
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:29</a>.0-29.0&#34; *)
  input areset_l_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:23</a>.0-23.0&#34; *)
  output areset_l_0_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:29</a>.0-29.0&#34; *)
  input areset_l_1;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:23</a>.0-23.0&#34; *)
  output areset_l_1_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:29</a>.0-29.0&#34; *)
  input greset_l_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:23</a>.0-23.0&#34; *)
  output greset_l_0_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:29</a>.0-29.0&#34; *)
  input greset_l_1;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:23</a>.0-23.0&#34; *)
  output greset_l_1_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:31</a>.0-31.0&#34; *)
  input mem_write_disable_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:26</a>.0-26.0&#34; *)
  output mem_write_disable_0_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:31</a>.0-31.0&#34; *)
  input mem_write_disable_1;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:26</a>.0-26.0&#34; *)
  output mem_write_disable_1_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:30</a>.0-30.0&#34; *)
  input mux_drive_disable_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:25</a>.0-25.0&#34; *)
  output mux_drive_disable_0_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:31</a>.0-31.0&#34; *)
  input mux_drive_disable_1;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:25</a>.0-25.0&#34; *)
  output mux_drive_disable_1_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:29</a>.0-29.0&#34; *)
  input scan_enable_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:24</a>.0-24.0&#34; *)
  output scan_enable_0_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:30</a>.0-30.0&#34; *)
  input scan_enable_1;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:24</a>.0-24.0&#34; *)
  output scan_enable_1_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:30</a>.0-30.0&#34; *)
  input sehold_0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:24</a>.0-24.0&#34; *)
  output sehold_0_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:30</a>.0-30.0&#34; *)
  input sehold_1;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:24</a>.0-24.0&#34; *)
  output sehold_1_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:32</a>.0-32.0&#34; *)
  input sig0;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:26</a>.0-26.0&#34; *)
  output sig0_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:32</a>.0-32.0&#34; *)
  input sig1;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:27</a>.0-27.0&#34; *)
  output sig1_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:32</a>.0-32.0&#34; *)
  input sig2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:27</a>.0-27.0&#34; *)
  output sig2_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:32</a>.0-32.0&#34; *)
  input sig3;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v:27</a>.0-27.0&#34; *)
  output sig3_buf;
  assign areset_l_0_buf = areset_l_0;
  assign areset_l_1_buf = areset_l_1;
  assign greset_l_0_buf = greset_l_0;
  assign greset_l_1_buf = greset_l_1;
  assign scan_enable_0_buf = scan_enable_0;
  assign scan_enable_1_buf = scan_enable_1;
  assign sehold_0_buf = sehold_0;
  assign sehold_1_buf = sehold_1;
  assign mux_drive_disable_0_buf = mux_drive_disable_0;
  assign mux_drive_disable_1_buf = mux_drive_disable_1;
  assign mem_write_disable_0_buf = mem_write_disable_0;
  assign mem_write_disable_1_buf = mem_write_disable_1;
  assign sig0_buf = sig0;
  assign sig1_buf = sig1;
  assign sig2_buf = sig2;
  assign sig3_buf = sig3;
endmodule

Warnings: 16 unique messages, 16 total
End of script. Logfile hash: b4a3d7fd8e, CPU: user 0.01s system 0.00s, MEM: 13.80 MB peak
Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 43% 2x write_verilog (0 sec), 42% 2x read_uhdm (0 sec), ...

</pre>
</body>