/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [12:0] _03_;
  wire [5:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [20:0] celloutsig_0_22z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  reg [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[18] ? in_data[77] : in_data[14]);
  assign celloutsig_1_4z = celloutsig_1_2z[2] | ~(in_data[122]);
  assign celloutsig_1_17z = celloutsig_1_0z | ~(celloutsig_1_13z);
  assign celloutsig_1_18z = celloutsig_1_17z | ~(celloutsig_1_0z);
  assign celloutsig_0_10z = celloutsig_0_6z | ~(celloutsig_0_7z[9]);
  assign celloutsig_0_11z = celloutsig_0_7z[3] | ~(_01_);
  reg [12:0] _11_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _11_ <= 13'h0000;
    else _11_ <= { celloutsig_1_3z[9:3], celloutsig_1_5z };
  assign { _03_[12:10], _00_, _03_[8:0] } = _11_;
  reg [5:0] _12_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _12_ <= 6'h00;
    else _12_ <= { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign { _04_[5:3], _02_, _04_[1], _01_ } = _12_;
  assign celloutsig_1_3z = in_data[133:124] & { celloutsig_1_2z[2:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_9z = celloutsig_0_7z & { celloutsig_0_7z[11:1], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_14z = celloutsig_1_3z[2:0] / { 1'h1, celloutsig_1_2z[0], celloutsig_1_13z };
  assign celloutsig_0_22z = { in_data[23:4], celloutsig_0_1z } / { 1'h1, celloutsig_0_13z[4:0], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_3z = { in_data[9:3], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } > { in_data[67:60], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_13z = { _03_[10], _00_, _03_[8:4], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z } > { in_data[129:113], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_0z = ! in_data[153:140];
  assign celloutsig_1_1z = ! in_data[115:103];
  assign celloutsig_0_17z = ! { celloutsig_0_12z[5:1], celloutsig_0_5z, celloutsig_0_15z };
  assign celloutsig_1_6z = in_data[141:136] || in_data[138:133];
  assign celloutsig_1_15z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_5z } || { in_data[151:125], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_14z };
  assign celloutsig_0_8z = celloutsig_0_5z[5:3] || celloutsig_0_5z[5:3];
  assign celloutsig_0_15z = in_data[21:14] || { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_1_19z = { celloutsig_1_2z[4:3], celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_15z } < { celloutsig_1_5z[1:0], celloutsig_1_1z, _03_[12:10], _00_, _03_[8:0], celloutsig_1_6z };
  assign celloutsig_1_5z = { celloutsig_1_3z[7:4], celloutsig_1_4z, celloutsig_1_4z } % { 1'h1, celloutsig_1_3z[8:4] };
  assign celloutsig_0_31z = { celloutsig_0_9z[7:1], celloutsig_0_17z } % { 1'h1, celloutsig_0_22z[12:7], celloutsig_0_10z };
  assign celloutsig_1_11z = { celloutsig_1_2z[3:2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z } % { 1'h1, celloutsig_1_7z[2:0], celloutsig_1_5z[5:1], in_data[96] };
  assign celloutsig_0_13z = celloutsig_0_8z ? { celloutsig_0_12z, celloutsig_0_10z } : { celloutsig_0_5z[6:3], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[184:182], celloutsig_1_1z, celloutsig_1_0z } | { in_data[142:140], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_7z = celloutsig_1_5z[4:1] | { celloutsig_1_2z[3:1], celloutsig_1_0z };
  assign celloutsig_0_12z = celloutsig_0_7z[8:1] | { celloutsig_0_9z[6:1], celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_6z = | { celloutsig_0_5z[5:1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_14z = ~^ celloutsig_0_9z[11:5];
  assign celloutsig_1_12z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z } <<< in_data[172:162];
  assign celloutsig_0_7z = { in_data[21:18], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z } >>> in_data[14:2];
  assign celloutsig_0_32z = ~((celloutsig_0_27z & celloutsig_0_13z[5]) | celloutsig_0_5z[0]);
  assign celloutsig_0_1z = ~((in_data[65] & celloutsig_0_0z) | in_data[21]);
  assign celloutsig_0_27z = ~((celloutsig_0_0z & celloutsig_0_13z[0]) | celloutsig_0_0z);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_5z = 7'h00;
    else if (clkin_data[96]) celloutsig_0_5z = { _04_[4:3], _02_, _04_[1], _01_, celloutsig_0_0z, celloutsig_0_3z };
  assign _03_[9] = _00_;
  assign { _04_[2], _04_[0] } = { _02_, _01_ };
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
