C:\Synopsys\fpga_E201103\bin64\m_altera.exe  -prodtype synplify_pro -encrypt  -pro  -part EP3C16FC484-6   -maxfan 30       -fixgatedclocks 3 -fixgeneratedclocks 3 -syn_altera_model on   -reporting_ctd 0   -ovhdl "ladder_fpga.vhm" -resolveMultipleDriver -top_level_module  ladder_fpga  -map -flow mapping  -bamode  -mp 1 -prjfile  D:\renard\star_upgrade\ladder_fpga\rev_1\scratchproject.prs  -implementation rev_1 -licensetype  synplifypremierdp  -ta_num_paths 10  -ta_num_points 10  -vqm41  -ovqm  D:\renard\star_upgrade\ladder_fpga\rev_1\ladder_fpga.vqm  -autoconstraint  -freq 1.000  -tcl  D:\renard\star_upgrade\ladder_fpga\ladder_fpga.sdc  -tcl  D:\renard\star_upgrade\ladder_fpga\rev_1\pin_assign.sdc  D:\renard\star_upgrade\ladder_fpga\rev_1\synwork\ladder_fpga_premapping.srd  -tcl  D:\renard\star_upgrade\ladder_fpga\rev_1\ladder_fpga_fsm.sdc  -sap  D:\renard\star_upgrade\ladder_fpga\rev_1\ladder_fpga.sap  -otap  D:\renard\star_upgrade\ladder_fpga\rev_1\ladder_fpga.tap  -omap  D:\renard\star_upgrade\ladder_fpga\rev_1\ladder_fpga.map  -devicelib  C:\Synopsys\fpga_E201103\lib\altera\altera.v  -devicelib  C:\Synopsys\fpga_E201103\lib\altera\quartus_II101\cycloneiii.v  -devicelib  C:\Synopsys\fpga_E201103\lib\altera\quartus_II101\altera_mf.v  -devicelib  C:\Synopsys\fpga_E201103\lib\altera\quartus_II101\altera_lpm.v  -devicelib  C:\Synopsys\fpga_E201103\lib\altera\quartus_II101\altera_primitives.v  -ena_vif  D:\renard\star_upgrade\ladder_fpga\rev_1\verif\ladder_fpga.vif  -sap  D:\renard\star_upgrade\ladder_fpga\rev_1\ladder_fpga.sap  -ologparam  D:\renard\star_upgrade\ladder_fpga\rev_1\syntmp\ladder_fpga.plg  -osyn  D:\renard\star_upgrade\ladder_fpga\rev_1\ladder_fpga.srm  -prjdir D:\renard\star_upgrade\ladder_fpga\  -log  D:\renard\star_upgrade\ladder_fpga\rev_1\synlog\ladder_fpga_CYCLONEIII_Mapper.srr 
rc:1 success:1
D:\renard\star_upgrade\ladder_fpga\rev_1\scratchproject.prs|o|1316523946|4469
D:\renard\star_upgrade\ladder_fpga\rev_1\ladder_fpga.vqm|o|1316778374|1308585
D:\renard\star_upgrade\ladder_fpga\ladder_fpga.sdc|i|1315582008|9957
D:\renard\star_upgrade\ladder_fpga\rev_1\pin_assign.sdc|i|1315582008|21021
D:\renard\star_upgrade\ladder_fpga\rev_1\synwork\ladder_fpga_premapping.srd|i|1316778360|169038
D:\renard\star_upgrade\ladder_fpga\rev_1\ladder_fpga_fsm.sdc|i|1315582008|0
D:\renard\star_upgrade\ladder_fpga\rev_1\ladder_fpga.sap|o|1316778360|334085
D:\renard\star_upgrade\ladder_fpga\rev_1\ladder_fpga.tap|o|0|0
D:\renard\star_upgrade\ladder_fpga\rev_1\ladder_fpga.map|o|1316778376|28
C:\Synopsys\fpga_E201103\lib\altera\altera.v|i|1298468536|799
C:\Synopsys\fpga_E201103\lib\altera\quartus_II101\cycloneiii.v|i|1298468572|30740
C:\Synopsys\fpga_E201103\lib\altera\quartus_II101\altera_mf.v|i|1298468572|194873
C:\Synopsys\fpga_E201103\lib\altera\quartus_II101\altera_lpm.v|i|1298468572|14912
C:\Synopsys\fpga_E201103\lib\altera\quartus_II101\altera_primitives.v|i|1298468572|8315
D:\renard\star_upgrade\ladder_fpga\rev_1\verif\ladder_fpga.vif|o|1316778376|3186
D:\renard\star_upgrade\ladder_fpga\rev_1\ladder_fpga.sap|o|1316778360|334085
D:\renard\star_upgrade\ladder_fpga\rev_1\syntmp\ladder_fpga.plg|o|1316778376|15007
D:\renard\star_upgrade\ladder_fpga\rev_1\ladder_fpga.srm|o|1316778373|2853465
D:\renard\star_upgrade\ladder_fpga\rev_1\synlog\ladder_fpga_CYCLONEIII_Mapper.srr|o|1316778376|947407
C:\Synopsys\fpga_E201103\bin64\m_altera.exe|i|1298982816|18129408
C:\Synopsys\fpga_E201103\bin\m_altera.exe|i|1298979202|13557760
