module Word_Memory
(
	input wire 							clk,

	input wire							PCRam_WriteEnable,
	
	input wire [DataBits:0] InputData,
	input wire [AddrBits:0] Addr,
	
	input wire [DataBits:0] OutputData,
);




localparam AddrBits 	= 8;
localparam DataBits   = 8;



//				WIRES & REGS
reg  [DataBits   - 1 :0] RAM[((2^AddrBits) - 1):0];
	
	
//				DESCRIPTION
always @ (posedge clk)
begin
	if (PCRam_WriteEnable)
	begin
		RAM[PCRam_Addr] <= PCRam_InputData;
	end
end
	
assign PCRAM_OutputData = RAM[PCRam_Addr];


//				TESTBENCH
initial
begin
	integer i;
	
	for (i=0; i<(2^AddrBits); i=i+1)
	begin
		RAM[i] = {(DataBits-1) {1'b0}};
	end

