diff --git a/Zcache_Benchmarks.log b/Zcache_Benchmarks.log
deleted file mode 100644
index a352725..0000000
--- a/Zcache_Benchmarks.log
+++ /dev/null
@@ -1,61 +0,0 @@
-----------------------------------
-mcf_s
-----------------------------------
-system.l2.overallMissRate::total             0.763635                       # miss rate for overall accesses (Ratio)
-system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
-system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
-system.switch_cpus.exec_context.thread_0.numInsts    700000000                       # Number of instructions committed (Count)
-system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
-system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
-system.switch_cpus.numCycles               6298685529                       # Number of cpu cycles simulated (Cycle)
-----------------------------------
-
-
-
-
-----------------------------------
-lbm_s
-----------------------------------
-system.l2.overallMissRate::total             0.994719                       # miss rate for overall accesses (Ratio)
-system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
-system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
-system.switch_cpus.exec_context.thread_0.numInsts    700000000                       # Number of instructions committed (Count)
-system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
-system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
-system.switch_cpus.numCycles               6659710078                       # Number of cpu cycles simulated (Cycle)
-----------------------------------
-
-
-
-
-----------------------------------
-cactuBSSN_s
-----------------------------------
-system.l2.overallMissRate::total             0.455678                       # miss rate for overall accesses (Ratio)
-system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
-system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
-system.switch_cpus.exec_context.thread_0.numInsts    700000000                       # Number of instructions committed (Count)
-system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
-system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
-system.switch_cpus.numCycles               3001419296                       # Number of cpu cycles simulated (Cycle)
-----------------------------------
-
-
-
-
-
-----------------------------------
-cam4_s
-----------------------------------
-system.l2.overallMissRate::total             0.994571                       # miss rate for overall accesses (Ratio)
-system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
-system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
-system.switch_cpus.exec_context.thread_0.numInsts    700000000                       # Number of instructions committed (Count)
-system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
-system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
-system.switch_cpus.numCycles               2835445138                       # Number of cpu cycles simulated (Cycle)
-----------------------------------
-
-
-
-
diff --git a/a.out b/a.out
deleted file mode 100755
index 5b4b659..0000000
Binary files a/a.out and /dev/null differ
diff --git a/configs/common/CacheConfig.py b/configs/common/CacheConfig.py
index e227a74..61c6a30 100644
--- a/configs/common/CacheConfig.py
+++ b/configs/common/CacheConfig.py
@@ -118,10 +118,8 @@ def config_cache(options, system):
         # Provide a clock for the L2 and the L1-to-L2 bus here as they
         # are not connected using addTwoLevelCacheHierarchy. Use the
         # same clock as the CPUs.
-        # system.l2 = l2_cache_class(clk_domain=system.cpu_clk_domain,
-                                #    **_get_cache_opts('l2', options))
-        system.l2 = l2_cache_class(clk_domain=system.cpu_clk_domain, tags=ZcacheTags(indexing_policy=Zcache()), **_get_cache_opts('l2', options))
-        # system.l2 = l2_cache_class(clk_domain=system.cpu_clk_domain, tags=BaseSetAssoc(indexing_policy=SkewedAssociative()), **_get_cache_opts('l2', options))
+        system.l2 = l2_cache_class(clk_domain=system.cpu_clk_domain,
+                                   **_get_cache_opts('l2', options))
 
         system.tol2bus = L2XBar(clk_domain = system.cpu_clk_domain)
         system.l2.cpu_side = system.tol2bus.mem_side_ports
diff --git a/configs/common/Caches.py b/configs/common/Caches.py
index 4729007..1468b95 100644
--- a/configs/common/Caches.py
+++ b/configs/common/Caches.py
@@ -47,26 +47,22 @@ from m5.objects import *
 # specific instantiations.
 
 class L1Cache(Cache):
-    assoc = 8
+    assoc = 2
     tag_latency = 2
     data_latency = 2
     response_latency = 2
     mshrs = 4
     tgts_per_mshr = 20
-    writeback_clean = True
 
 class L1_ICache(L1Cache):
-    size = '1kB'
     is_read_only = True
     # Writeback clean lines as well
     writeback_clean = True
 
 class L1_DCache(L1Cache):
-    size = '1kB'
-
+    pass
 
 class L2Cache(Cache):
-    size = '256kB' # used to be size 256
     assoc = 8
     tag_latency = 20
     data_latency = 20
@@ -75,7 +71,6 @@ class L2Cache(Cache):
     tgts_per_mshr = 12
     write_buffers = 8
 
-
 class IOCache(Cache):
     assoc = 8
     tag_latency = 50
@@ -85,7 +80,6 @@ class IOCache(Cache):
     size = '1kB'
     tgts_per_mshr = 12
 
-
 class PageTableWalkerCache(Cache):
     assoc = 2
     tag_latency = 2
diff --git a/configs/spec/spec_se.py b/configs/spec/spec_se.py
index 2728a8e..7c9b800 100644
--- a/configs/spec/spec_se.py
+++ b/configs/spec/spec_se.py
@@ -131,8 +131,6 @@ parser.add_argument("-b", "--benchmark", default="",
 
 
 args = parser.parse_args()
-print("Arguments found!!!\n")
-print(args)
 
 # for glibcxx_3.4.20 and libgfotran.5.so
 args.redirects = ['/lib64=/package/gcc/8.3.0/lib64']
diff --git a/configs/zcachetest/cache_config.py b/configs/zcachetest/cache_config.py
deleted file mode 100644
index ceaff3a..0000000
--- a/configs/zcachetest/cache_config.py
+++ /dev/null
@@ -1,92 +0,0 @@
-from m5.objects import Cache
-
-# Base implementations of L1, L2, IO and TLB-walker caches. There are
-# used in the regressions and also as base components in the
-# system-configuration scripts. The values are meant to serve as a
-# starting point, and specific parameters can be overridden in the
-# specific instantiations.
-
-class L1Cache(Cache):
-    assoc = 2
-    tag_latency = 2
-    data_latency = 2
-    response_latency = 2
-    mshrs = 4
-    tgts_per_mshr = 20
-
-    def connectCPU(self, cpu):
-        raise NotImplementedError
-    
-    def connectBus(self, bus):
-        self.mem_side = bus.cpu_side_ports
-
-class L1_ICache(L1Cache):
-    size = '16kB'
-    is_read_only = True
-    writeback_clean = True
-
-    def connectCPU(self, cpu):
-        self.cpu_side = cpu.icache_port
-
-class L1_DCache(L1Cache):
-    size = '64kB'
-
-    def connectCPU(self, cpu):
-        self.cpu_side = cpu.dcache_port
-
-
-class L2Cache(Cache):
-    size = '256kB' # used to be size 256
-    assoc = 8
-    tag_latency = 20
-    data_latency = 20
-    response_latency = 20
-    mshrs = 20
-    tgts_per_mshr = 12
-    write_buffers = 8
-    def connectCPUSideBus(self, bus):
-        self.cpu_side = bus.mem_side_ports
-    def connectMemSideBus(self, bus):
-        self.mem_side = bus.cpu_side_ports
-
-class L3Cache(Cache):
-    size = '4MB'
-    assoc = 8
-    tag_latency = 39
-    data_latency = 39
-    response_latency = 39
-    mshrs = 20
-    tgts_per_mshr = 12
-    
-    def connectCPUSideBus(self, bus):
-        self.cpu_side = bus.mem_side_ports
-    def connectMemSideBus(self, bus):
-        self.mem_side = bus.cpu_side_ports
-
-
-class IOCache(Cache):
-    assoc = 8
-    tag_latency = 50
-    data_latency = 50
-    response_latency = 50
-    mshrs = 20
-    size = '1kB'
-    tgts_per_mshr = 12
-
-
-class PageTableWalkerCache(Cache):
-    assoc = 2
-    tag_latency = 2
-    data_latency = 2
-    response_latency = 2
-    mshrs = 10
-    size = '1kB'
-    tgts_per_mshr = 12
-
-    # the x86 table walker actually writes to the table-walker cache
-    if buildEnv['TARGET_ISA'] in ['x86', 'riscv']:
-        is_read_only = False
-    else:
-        is_read_only = True
-        # Writeback clean lines as well
-        writeback_clean = True
diff --git a/configs/zcachetest/three_levels.py b/configs/zcachetest/three_levels.py
deleted file mode 100644
index b28b04f..0000000
--- a/configs/zcachetest/three_levels.py
+++ /dev/null
@@ -1,3 +0,0 @@
-
-
-
diff --git a/filename b/filename
deleted file mode 100644
index 6810ce1..0000000
--- a/filename
+++ /dev/null
@@ -1,7 +0,0 @@
-
-
-
-----------------------------------
-----------------------------------
-mcf_s
-----------------------------------
diff --git a/gcc_s.txt b/gcc_s.txt
deleted file mode 100644
index 0fe636b..0000000
--- a/gcc_s.txt
+++ /dev/null
@@ -1,1055 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-simSeconds                                   1.563557                       # Number of seconds simulated (Second)
-simTicks                                 1563557423000                       # Number of ticks simulated (Tick)
-finalTick                                1799757669500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
-simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
-hostSeconds                                    703.78                       # Real time elapsed on the host (Second)
-hostTickRate                               2221663518                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
-hostMemory                                    9023220                       # Number of bytes of host memory used (Byte)
-simInsts                                    900000001                       # Number of instructions simulated (Count)
-simOps                                     1862974474                       # Number of ops (including micro ops) simulated (Count)
-hostInstRate                                  1278812                       # Simulator instruction rate (inst/s) ((Count/Second))
-hostOpRate                                    2647105                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
-system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
-system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
-system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
-system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
-system.cpu.dcache.demandHits::switch_cpus.data    326116940                       # number of demand (read+write) hits (Count)
-system.cpu.dcache.demandHits::total         326116940                       # number of demand (read+write) hits (Count)
-system.cpu.dcache.overallHits::switch_cpus.data    326116940                       # number of overall hits (Count)
-system.cpu.dcache.overallHits::total        326116940                       # number of overall hits (Count)
-system.cpu.dcache.demandMisses::switch_cpus.data      5584434                       # number of demand (read+write) misses (Count)
-system.cpu.dcache.demandMisses::total         5584434                       # number of demand (read+write) misses (Count)
-system.cpu.dcache.overallMisses::switch_cpus.data      5588086                       # number of overall misses (Count)
-system.cpu.dcache.overallMisses::total        5588086                       # number of overall misses (Count)
-system.cpu.dcache.demandMissLatency::switch_cpus.data 139944401500                       # number of demand (read+write) miss ticks (Tick)
-system.cpu.dcache.demandMissLatency::total 139944401500                       # number of demand (read+write) miss ticks (Tick)
-system.cpu.dcache.overallMissLatency::switch_cpus.data 139944401500                       # number of overall miss ticks (Tick)
-system.cpu.dcache.overallMissLatency::total 139944401500                       # number of overall miss ticks (Tick)
-system.cpu.dcache.demandAccesses::switch_cpus.data    331701374                       # number of demand (read+write) accesses (Count)
-system.cpu.dcache.demandAccesses::total     331701374                       # number of demand (read+write) accesses (Count)
-system.cpu.dcache.overallAccesses::switch_cpus.data    331705026                       # number of overall (read+write) accesses (Count)
-system.cpu.dcache.overallAccesses::total    331705026                       # number of overall (read+write) accesses (Count)
-system.cpu.dcache.demandMissRate::switch_cpus.data     0.016836                       # miss rate for demand accesses (Ratio)
-system.cpu.dcache.demandMissRate::total      0.016836                       # miss rate for demand accesses (Ratio)
-system.cpu.dcache.overallMissRate::switch_cpus.data     0.016847                       # miss rate for overall accesses (Ratio)
-system.cpu.dcache.overallMissRate::total     0.016847                       # miss rate for overall accesses (Ratio)
-system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 25059.728793                       # average overall miss latency in ticks ((Tick/Count))
-system.cpu.dcache.demandAvgMissLatency::total 25059.728793                       # average overall miss latency in ticks ((Tick/Count))
-system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 25043.351427                       # average overall miss latency ((Tick/Count))
-system.cpu.dcache.overallAvgMissLatency::total 25043.351427                       # average overall miss latency ((Tick/Count))
-system.cpu.dcache.blockedCycles::no_mshrs        46800                       # number of cycles access was blocked (Cycle)
-system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
-system.cpu.dcache.blockedCauses::no_mshrs          717                       # number of times access was blocked (Count)
-system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
-system.cpu.dcache.avgBlocked::no_mshrs      65.271967                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.dcache.writebacks::writebacks      5588316                       # number of writebacks (Count)
-system.cpu.dcache.writebacks::total           5588316                       # number of writebacks (Count)
-system.cpu.dcache.demandMshrMisses::switch_cpus.data      5584434                       # number of demand (read+write) MSHR misses (Count)
-system.cpu.dcache.demandMshrMisses::total      5584434                       # number of demand (read+write) MSHR misses (Count)
-system.cpu.dcache.overallMshrMisses::switch_cpus.data      5588086                       # number of overall MSHR misses (Count)
-system.cpu.dcache.overallMshrMisses::total      5588086                       # number of overall MSHR misses (Count)
-system.cpu.dcache.demandMshrMissLatency::switch_cpus.data 134359967500                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.cpu.dcache.demandMshrMissLatency::total 134359967500                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.cpu.dcache.overallMshrMissLatency::switch_cpus.data 134669259996                       # number of overall MSHR miss ticks (Tick)
-system.cpu.dcache.overallMshrMissLatency::total 134669259996                       # number of overall MSHR miss ticks (Tick)
-system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.016836                       # mshr miss ratio for demand accesses (Ratio)
-system.cpu.dcache.demandMshrMissRate::total     0.016836                       # mshr miss ratio for demand accesses (Ratio)
-system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.016847                       # mshr miss ratio for overall accesses (Ratio)
-system.cpu.dcache.overallMshrMissRate::total     0.016847                       # mshr miss ratio for overall accesses (Ratio)
-system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 24059.728793                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.dcache.demandAvgMshrMissLatency::total 24059.728793                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 24099.353517                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.dcache.overallAvgMshrMissLatency::total 24099.353517                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.dcache.replacements                5588316                       # number of replacements (Count)
-system.cpu.dcache.LockedRMWReadReq.hits::switch_cpus.data        17440                       # number of LockedRMWReadReq hits (Count)
-system.cpu.dcache.LockedRMWReadReq.hits::total        17440                       # number of LockedRMWReadReq hits (Count)
-system.cpu.dcache.LockedRMWReadReq.misses::switch_cpus.data          230                       # number of LockedRMWReadReq misses (Count)
-system.cpu.dcache.LockedRMWReadReq.misses::total          230                       # number of LockedRMWReadReq misses (Count)
-system.cpu.dcache.LockedRMWReadReq.missLatency::switch_cpus.data      3020000                       # number of LockedRMWReadReq miss ticks (Tick)
-system.cpu.dcache.LockedRMWReadReq.missLatency::total      3020000                       # number of LockedRMWReadReq miss ticks (Tick)
-system.cpu.dcache.LockedRMWReadReq.accesses::switch_cpus.data        17670                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
-system.cpu.dcache.LockedRMWReadReq.accesses::total        17670                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
-system.cpu.dcache.LockedRMWReadReq.missRate::switch_cpus.data     0.013016                       # miss rate for LockedRMWReadReq accesses (Ratio)
-system.cpu.dcache.LockedRMWReadReq.missRate::total     0.013016                       # miss rate for LockedRMWReadReq accesses (Ratio)
-system.cpu.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus.data 13130.434783                       # average LockedRMWReadReq miss latency ((Tick/Count))
-system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 13130.434783                       # average LockedRMWReadReq miss latency ((Tick/Count))
-system.cpu.dcache.LockedRMWReadReq.mshrMisses::switch_cpus.data          230                       # number of LockedRMWReadReq MSHR misses (Count)
-system.cpu.dcache.LockedRMWReadReq.mshrMisses::total          230                       # number of LockedRMWReadReq MSHR misses (Count)
-system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus.data     23250000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
-system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total     23250000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
-system.cpu.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus.data     0.013016                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
-system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.013016                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
-system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus.data 101086.956522                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 101086.956522                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.LockedRMWWriteReq.hits::switch_cpus.data        17670                       # number of LockedRMWWriteReq hits (Count)
-system.cpu.dcache.LockedRMWWriteReq.hits::total        17670                       # number of LockedRMWWriteReq hits (Count)
-system.cpu.dcache.LockedRMWWriteReq.accesses::switch_cpus.data        17670                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
-system.cpu.dcache.LockedRMWWriteReq.accesses::total        17670                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
-system.cpu.dcache.ReadReq.hits::switch_cpus.data    203610997                       # number of ReadReq hits (Count)
-system.cpu.dcache.ReadReq.hits::total       203610997                       # number of ReadReq hits (Count)
-system.cpu.dcache.ReadReq.misses::switch_cpus.data      4069388                       # number of ReadReq misses (Count)
-system.cpu.dcache.ReadReq.misses::total       4069388                       # number of ReadReq misses (Count)
-system.cpu.dcache.ReadReq.missLatency::switch_cpus.data  82714844000                       # number of ReadReq miss ticks (Tick)
-system.cpu.dcache.ReadReq.missLatency::total  82714844000                       # number of ReadReq miss ticks (Tick)
-system.cpu.dcache.ReadReq.accesses::switch_cpus.data    207680385                       # number of ReadReq accesses(hits+misses) (Count)
-system.cpu.dcache.ReadReq.accesses::total    207680385                       # number of ReadReq accesses(hits+misses) (Count)
-system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.019594                       # miss rate for ReadReq accesses (Ratio)
-system.cpu.dcache.ReadReq.missRate::total     0.019594                       # miss rate for ReadReq accesses (Ratio)
-system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 20326.113902                       # average ReadReq miss latency ((Tick/Count))
-system.cpu.dcache.ReadReq.avgMissLatency::total 20326.113902                       # average ReadReq miss latency ((Tick/Count))
-system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data      4069388                       # number of ReadReq MSHR misses (Count)
-system.cpu.dcache.ReadReq.mshrMisses::total      4069388                       # number of ReadReq MSHR misses (Count)
-system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data  78645456000                       # number of ReadReq MSHR miss ticks (Tick)
-system.cpu.dcache.ReadReq.mshrMissLatency::total  78645456000                       # number of ReadReq MSHR miss ticks (Tick)
-system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.019594                       # mshr miss rate for ReadReq accesses (Ratio)
-system.cpu.dcache.ReadReq.mshrMissRate::total     0.019594                       # mshr miss rate for ReadReq accesses (Ratio)
-system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 19326.113902                       # average ReadReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.ReadReq.avgMshrMissLatency::total 19326.113902                       # average ReadReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.SoftPFReq.misses::switch_cpus.data         3652                       # number of SoftPFReq misses (Count)
-system.cpu.dcache.SoftPFReq.misses::total         3652                       # number of SoftPFReq misses (Count)
-system.cpu.dcache.SoftPFReq.accesses::switch_cpus.data         3652                       # number of SoftPFReq accesses(hits+misses) (Count)
-system.cpu.dcache.SoftPFReq.accesses::total         3652                       # number of SoftPFReq accesses(hits+misses) (Count)
-system.cpu.dcache.SoftPFReq.missRate::switch_cpus.data            1                       # miss rate for SoftPFReq accesses (Ratio)
-system.cpu.dcache.SoftPFReq.missRate::total            1                       # miss rate for SoftPFReq accesses (Ratio)
-system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus.data         3652                       # number of SoftPFReq MSHR misses (Count)
-system.cpu.dcache.SoftPFReq.mshrMisses::total         3652                       # number of SoftPFReq MSHR misses (Count)
-system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus.data    309292496                       # number of SoftPFReq MSHR miss ticks (Tick)
-system.cpu.dcache.SoftPFReq.mshrMissLatency::total    309292496                       # number of SoftPFReq MSHR miss ticks (Tick)
-system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus.data            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
-system.cpu.dcache.SoftPFReq.mshrMissRate::total            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
-system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus.data 84691.263965                       # average SoftPFReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 84691.263965                       # average SoftPFReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.WriteReq.hits::switch_cpus.data    122505943                       # number of WriteReq hits (Count)
-system.cpu.dcache.WriteReq.hits::total      122505943                       # number of WriteReq hits (Count)
-system.cpu.dcache.WriteReq.misses::switch_cpus.data      1515046                       # number of WriteReq misses (Count)
-system.cpu.dcache.WriteReq.misses::total      1515046                       # number of WriteReq misses (Count)
-system.cpu.dcache.WriteReq.missLatency::switch_cpus.data  57229557500                       # number of WriteReq miss ticks (Tick)
-system.cpu.dcache.WriteReq.missLatency::total  57229557500                       # number of WriteReq miss ticks (Tick)
-system.cpu.dcache.WriteReq.accesses::switch_cpus.data    124020989                       # number of WriteReq accesses(hits+misses) (Count)
-system.cpu.dcache.WriteReq.accesses::total    124020989                       # number of WriteReq accesses(hits+misses) (Count)
-system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.012216                       # miss rate for WriteReq accesses (Ratio)
-system.cpu.dcache.WriteReq.missRate::total     0.012216                       # miss rate for WriteReq accesses (Ratio)
-system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 37774.138541                       # average WriteReq miss latency ((Tick/Count))
-system.cpu.dcache.WriteReq.avgMissLatency::total 37774.138541                       # average WriteReq miss latency ((Tick/Count))
-system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data      1515046                       # number of WriteReq MSHR misses (Count)
-system.cpu.dcache.WriteReq.mshrMisses::total      1515046                       # number of WriteReq MSHR misses (Count)
-system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data  55714511500                       # number of WriteReq MSHR miss ticks (Tick)
-system.cpu.dcache.WriteReq.mshrMissLatency::total  55714511500                       # number of WriteReq MSHR miss ticks (Tick)
-system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.012216                       # mshr miss rate for WriteReq accesses (Ratio)
-system.cpu.dcache.WriteReq.mshrMissRate::total     0.012216                       # mshr miss rate for WriteReq accesses (Ratio)
-system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 36774.138541                       # average WriteReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.WriteReq.avgMshrMissLatency::total 36774.138541                       # average WriteReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.dcache.tags.tagsInUse                  384                       # Average ticks per tags in use ((Tick/Count))
-system.cpu.dcache.tags.totalRefs            332643915                       # Total number of references to valid blocks. (Count)
-system.cpu.dcache.tags.sampledRefs            5588700                       # Sample count of references to valid blocks. (Count)
-system.cpu.dcache.tags.avgRefs              59.520804                       # Average number of references to valid blocks. ((Count/Count))
-system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
-system.cpu.dcache.tags.occupancies::cpu.data     0.147210                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.cpu.dcache.tags.occupancies::switch_cpus.data   383.852790                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.cpu.dcache.tags.avgOccs::cpu.data     0.000383                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.999617                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.dcache.tags.occupanciesTaskId::1024          384                       # Occupied blocks per task id (Count)
-system.cpu.dcache.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
-system.cpu.dcache.tags.ageTaskId_1024::1          150                       # Occupied blocks per task id, per block age (Count)
-system.cpu.dcache.tags.ageTaskId_1024::2          165                       # Occupied blocks per task id, per block age (Count)
-system.cpu.dcache.tags.ageTaskId_1024::3           28                       # Occupied blocks per task id, per block age (Count)
-system.cpu.dcache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
-system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
-system.cpu.dcache.tags.tagAccesses         1996030512                       # Number of tag accesses (Count)
-system.cpu.dcache.tags.dataAccesses        1996030512                       # Number of data accesses (Count)
-system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
-system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
-system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
-system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
-system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
-system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
-system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
-system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
-system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
-system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
-system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
-system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
-system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
-system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
-system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
-system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
-system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
-system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
-system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
-system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
-system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
-system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
-system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
-system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
-system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
-system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
-system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
-system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
-system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
-system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
-system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
-system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
-system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
-system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
-system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
-system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
-system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
-system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
-system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
-system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
-system.cpu.icache.demandHits::switch_cpus.inst    892729213                       # number of demand (read+write) hits (Count)
-system.cpu.icache.demandHits::total         892729213                       # number of demand (read+write) hits (Count)
-system.cpu.icache.overallHits::switch_cpus.inst    892729213                       # number of overall hits (Count)
-system.cpu.icache.overallHits::total        892729213                       # number of overall hits (Count)
-system.cpu.icache.demandMisses::switch_cpus.inst     14316703                       # number of demand (read+write) misses (Count)
-system.cpu.icache.demandMisses::total        14316703                       # number of demand (read+write) misses (Count)
-system.cpu.icache.overallMisses::switch_cpus.inst     14316703                       # number of overall misses (Count)
-system.cpu.icache.overallMisses::total       14316703                       # number of overall misses (Count)
-system.cpu.icache.demandMissLatency::switch_cpus.inst 204739186000                       # number of demand (read+write) miss ticks (Tick)
-system.cpu.icache.demandMissLatency::total 204739186000                       # number of demand (read+write) miss ticks (Tick)
-system.cpu.icache.overallMissLatency::switch_cpus.inst 204739186000                       # number of overall miss ticks (Tick)
-system.cpu.icache.overallMissLatency::total 204739186000                       # number of overall miss ticks (Tick)
-system.cpu.icache.demandAccesses::switch_cpus.inst    907045916                       # number of demand (read+write) accesses (Count)
-system.cpu.icache.demandAccesses::total     907045916                       # number of demand (read+write) accesses (Count)
-system.cpu.icache.overallAccesses::switch_cpus.inst    907045916                       # number of overall (read+write) accesses (Count)
-system.cpu.icache.overallAccesses::total    907045916                       # number of overall (read+write) accesses (Count)
-system.cpu.icache.demandMissRate::switch_cpus.inst     0.015784                       # miss rate for demand accesses (Ratio)
-system.cpu.icache.demandMissRate::total      0.015784                       # miss rate for demand accesses (Ratio)
-system.cpu.icache.overallMissRate::switch_cpus.inst     0.015784                       # miss rate for overall accesses (Ratio)
-system.cpu.icache.overallMissRate::total     0.015784                       # miss rate for overall accesses (Ratio)
-system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 14300.721751                       # average overall miss latency in ticks ((Tick/Count))
-system.cpu.icache.demandAvgMissLatency::total 14300.721751                       # average overall miss latency in ticks ((Tick/Count))
-system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 14300.721751                       # average overall miss latency ((Tick/Count))
-system.cpu.icache.overallAvgMissLatency::total 14300.721751                       # average overall miss latency ((Tick/Count))
-system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
-system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
-system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
-system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
-system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.icache.writebacks::writebacks     14316703                       # number of writebacks (Count)
-system.cpu.icache.writebacks::total          14316703                       # number of writebacks (Count)
-system.cpu.icache.demandMshrMisses::switch_cpus.inst     14316703                       # number of demand (read+write) MSHR misses (Count)
-system.cpu.icache.demandMshrMisses::total     14316703                       # number of demand (read+write) MSHR misses (Count)
-system.cpu.icache.overallMshrMisses::switch_cpus.inst     14316703                       # number of overall MSHR misses (Count)
-system.cpu.icache.overallMshrMisses::total     14316703                       # number of overall MSHR misses (Count)
-system.cpu.icache.demandMshrMissLatency::switch_cpus.inst 190422483000                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.cpu.icache.demandMshrMissLatency::total 190422483000                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.cpu.icache.overallMshrMissLatency::switch_cpus.inst 190422483000                       # number of overall MSHR miss ticks (Tick)
-system.cpu.icache.overallMshrMissLatency::total 190422483000                       # number of overall MSHR miss ticks (Tick)
-system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.015784                       # mshr miss ratio for demand accesses (Ratio)
-system.cpu.icache.demandMshrMissRate::total     0.015784                       # mshr miss ratio for demand accesses (Ratio)
-system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.015784                       # mshr miss ratio for overall accesses (Ratio)
-system.cpu.icache.overallMshrMissRate::total     0.015784                       # mshr miss ratio for overall accesses (Ratio)
-system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 13300.721751                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.icache.demandAvgMshrMissLatency::total 13300.721751                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 13300.721751                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.icache.overallAvgMshrMissLatency::total 13300.721751                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.icache.replacements               14316703                       # number of replacements (Count)
-system.cpu.icache.ReadReq.hits::switch_cpus.inst    892729213                       # number of ReadReq hits (Count)
-system.cpu.icache.ReadReq.hits::total       892729213                       # number of ReadReq hits (Count)
-system.cpu.icache.ReadReq.misses::switch_cpus.inst     14316703                       # number of ReadReq misses (Count)
-system.cpu.icache.ReadReq.misses::total      14316703                       # number of ReadReq misses (Count)
-system.cpu.icache.ReadReq.missLatency::switch_cpus.inst 204739186000                       # number of ReadReq miss ticks (Tick)
-system.cpu.icache.ReadReq.missLatency::total 204739186000                       # number of ReadReq miss ticks (Tick)
-system.cpu.icache.ReadReq.accesses::switch_cpus.inst    907045916                       # number of ReadReq accesses(hits+misses) (Count)
-system.cpu.icache.ReadReq.accesses::total    907045916                       # number of ReadReq accesses(hits+misses) (Count)
-system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.015784                       # miss rate for ReadReq accesses (Ratio)
-system.cpu.icache.ReadReq.missRate::total     0.015784                       # miss rate for ReadReq accesses (Ratio)
-system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 14300.721751                       # average ReadReq miss latency ((Tick/Count))
-system.cpu.icache.ReadReq.avgMissLatency::total 14300.721751                       # average ReadReq miss latency ((Tick/Count))
-system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst     14316703                       # number of ReadReq MSHR misses (Count)
-system.cpu.icache.ReadReq.mshrMisses::total     14316703                       # number of ReadReq MSHR misses (Count)
-system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst 190422483000                       # number of ReadReq MSHR miss ticks (Tick)
-system.cpu.icache.ReadReq.mshrMissLatency::total 190422483000                       # number of ReadReq MSHR miss ticks (Tick)
-system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.015784                       # mshr miss rate for ReadReq accesses (Ratio)
-system.cpu.icache.ReadReq.mshrMissRate::total     0.015784                       # mshr miss rate for ReadReq accesses (Ratio)
-system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 13300.721751                       # average ReadReq mshr miss latency ((Tick/Count))
-system.cpu.icache.ReadReq.avgMshrMissLatency::total 13300.721751                       # average ReadReq mshr miss latency ((Tick/Count))
-system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
-system.cpu.icache.tags.totalRefs            908117076                       # Total number of references to valid blocks. (Count)
-system.cpu.icache.tags.sampledRefs           14317215                       # Sample count of references to valid blocks. (Count)
-system.cpu.icache.tags.avgRefs              63.428333                       # Average number of references to valid blocks. ((Count/Count))
-system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
-system.cpu.icache.tags.occupancies::cpu.inst     0.707192                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.cpu.icache.tags.occupancies::switch_cpus.inst   511.292808                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.cpu.icache.tags.avgOccs::cpu.inst     0.001381                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.998619                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
-system.cpu.icache.tags.ageTaskId_1024::0           59                       # Occupied blocks per task id, per block age (Count)
-system.cpu.icache.tags.ageTaskId_1024::1          332                       # Occupied blocks per task id, per block age (Count)
-system.cpu.icache.tags.ageTaskId_1024::2           82                       # Occupied blocks per task id, per block age (Count)
-system.cpu.icache.tags.ageTaskId_1024::3           29                       # Occupied blocks per task id, per block age (Count)
-system.cpu.icache.tags.ageTaskId_1024::4           10                       # Occupied blocks per task id, per block age (Count)
-system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
-system.cpu.icache.tags.tagAccesses         7270684031                       # Number of tag accesses (Count)
-system.cpu.icache.tags.dataAccesses        7270684031                       # Number of data accesses (Count)
-system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
-system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
-system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
-system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
-system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
-system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
-system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
-system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
-system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
-system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
-system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
-system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
-system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
-system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.mmu.dtb.rdAccesses                       0                       # TLB accesses on read requests (Count)
-system.cpu.mmu.dtb.wrAccesses                       0                       # TLB accesses on write requests (Count)
-system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
-system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
-system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
-system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
-system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
-system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
-system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.power_state.pwrStateResidencyTicks::OFF 1563557423000                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
-system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
-system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
-system.cpu.workload.numSyscalls                   442                       # Number of system calls (Count)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
-system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
-system.l2.demandHits::switch_cpus.inst       14073155                       # number of demand (read+write) hits (Count)
-system.l2.demandHits::switch_cpus.data        4686089                       # number of demand (read+write) hits (Count)
-system.l2.demandHits::total                  18759244                       # number of demand (read+write) hits (Count)
-system.l2.overallHits::switch_cpus.inst      14073155                       # number of overall hits (Count)
-system.l2.overallHits::switch_cpus.data       4686089                       # number of overall hits (Count)
-system.l2.overallHits::total                 18759244                       # number of overall hits (Count)
-system.l2.demandMisses::switch_cpus.inst       243548                       # number of demand (read+write) misses (Count)
-system.l2.demandMisses::switch_cpus.data       902227                       # number of demand (read+write) misses (Count)
-system.l2.demandMisses::total                 1145775                       # number of demand (read+write) misses (Count)
-system.l2.overallMisses::switch_cpus.inst       243548                       # number of overall misses (Count)
-system.l2.overallMisses::switch_cpus.data       902227                       # number of overall misses (Count)
-system.l2.overallMisses::total                1145775                       # number of overall misses (Count)
-system.l2.demandMissLatency::switch_cpus.inst  20842916000                       # number of demand (read+write) miss ticks (Tick)
-system.l2.demandMissLatency::switch_cpus.data  76905781000                       # number of demand (read+write) miss ticks (Tick)
-system.l2.demandMissLatency::total        97748697000                       # number of demand (read+write) miss ticks (Tick)
-system.l2.overallMissLatency::switch_cpus.inst  20842916000                       # number of overall miss ticks (Tick)
-system.l2.overallMissLatency::switch_cpus.data  76905781000                       # number of overall miss ticks (Tick)
-system.l2.overallMissLatency::total       97748697000                       # number of overall miss ticks (Tick)
-system.l2.demandAccesses::switch_cpus.inst     14316703                       # number of demand (read+write) accesses (Count)
-system.l2.demandAccesses::switch_cpus.data      5588316                       # number of demand (read+write) accesses (Count)
-system.l2.demandAccesses::total              19905019                       # number of demand (read+write) accesses (Count)
-system.l2.overallAccesses::switch_cpus.inst     14316703                       # number of overall (read+write) accesses (Count)
-system.l2.overallAccesses::switch_cpus.data      5588316                       # number of overall (read+write) accesses (Count)
-system.l2.overallAccesses::total             19905019                       # number of overall (read+write) accesses (Count)
-system.l2.demandMissRate::switch_cpus.inst     0.017011                       # miss rate for demand accesses (Ratio)
-system.l2.demandMissRate::switch_cpus.data     0.161449                       # miss rate for demand accesses (Ratio)
-system.l2.demandMissRate::total              0.057562                       # miss rate for demand accesses (Ratio)
-system.l2.overallMissRate::switch_cpus.inst     0.017011                       # miss rate for overall accesses (Ratio)
-system.l2.overallMissRate::switch_cpus.data     0.161449                       # miss rate for overall accesses (Ratio)
-system.l2.overallMissRate::total             0.057562                       # miss rate for overall accesses (Ratio)
-system.l2.demandAvgMissLatency::switch_cpus.inst 85580.320922                       # average overall miss latency in ticks ((Tick/Count))
-system.l2.demandAvgMissLatency::switch_cpus.data 85239.946266                       # average overall miss latency in ticks ((Tick/Count))
-system.l2.demandAvgMissLatency::total    85312.296917                       # average overall miss latency in ticks ((Tick/Count))
-system.l2.overallAvgMissLatency::switch_cpus.inst 85580.320922                       # average overall miss latency ((Tick/Count))
-system.l2.overallAvgMissLatency::switch_cpus.data 85239.946266                       # average overall miss latency ((Tick/Count))
-system.l2.overallAvgMissLatency::total   85312.296917                       # average overall miss latency ((Tick/Count))
-system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
-system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
-system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
-system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
-system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.l2.writebacks::writebacks               613015                       # number of writebacks (Count)
-system.l2.writebacks::total                    613015                       # number of writebacks (Count)
-system.l2.demandMshrMisses::switch_cpus.inst       243548                       # number of demand (read+write) MSHR misses (Count)
-system.l2.demandMshrMisses::switch_cpus.data       902227                       # number of demand (read+write) MSHR misses (Count)
-system.l2.demandMshrMisses::total             1145775                       # number of demand (read+write) MSHR misses (Count)
-system.l2.overallMshrMisses::switch_cpus.inst       243548                       # number of overall MSHR misses (Count)
-system.l2.overallMshrMisses::switch_cpus.data       902227                       # number of overall MSHR misses (Count)
-system.l2.overallMshrMisses::total            1145775                       # number of overall MSHR misses (Count)
-system.l2.demandMshrMissLatency::switch_cpus.inst  18407436000                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.l2.demandMshrMissLatency::switch_cpus.data  67883511000                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.l2.demandMshrMissLatency::total    86290947000                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.l2.overallMshrMissLatency::switch_cpus.inst  18407436000                       # number of overall MSHR miss ticks (Tick)
-system.l2.overallMshrMissLatency::switch_cpus.data  67883511000                       # number of overall MSHR miss ticks (Tick)
-system.l2.overallMshrMissLatency::total   86290947000                       # number of overall MSHR miss ticks (Tick)
-system.l2.demandMshrMissRate::switch_cpus.inst     0.017011                       # mshr miss ratio for demand accesses (Ratio)
-system.l2.demandMshrMissRate::switch_cpus.data     0.161449                       # mshr miss ratio for demand accesses (Ratio)
-system.l2.demandMshrMissRate::total          0.057562                       # mshr miss ratio for demand accesses (Ratio)
-system.l2.overallMshrMissRate::switch_cpus.inst     0.017011                       # mshr miss ratio for overall accesses (Ratio)
-system.l2.overallMshrMissRate::switch_cpus.data     0.161449                       # mshr miss ratio for overall accesses (Ratio)
-system.l2.overallMshrMissRate::total         0.057562                       # mshr miss ratio for overall accesses (Ratio)
-system.l2.demandAvgMshrMissLatency::switch_cpus.inst 75580.320922                       # average overall mshr miss latency ((Tick/Count))
-system.l2.demandAvgMshrMissLatency::switch_cpus.data 75239.946266                       # average overall mshr miss latency ((Tick/Count))
-system.l2.demandAvgMshrMissLatency::total 75312.296917                       # average overall mshr miss latency ((Tick/Count))
-system.l2.overallAvgMshrMissLatency::switch_cpus.inst 75580.320922                       # average overall mshr miss latency ((Tick/Count))
-system.l2.overallAvgMshrMissLatency::switch_cpus.data 75239.946266                       # average overall mshr miss latency ((Tick/Count))
-system.l2.overallAvgMshrMissLatency::total 75312.296917                       # average overall mshr miss latency ((Tick/Count))
-system.l2.replacements                        1242801                       # number of replacements (Count)
-system.l2.ReadCleanReq.hits::switch_cpus.inst     14073155                       # number of ReadCleanReq hits (Count)
-system.l2.ReadCleanReq.hits::total           14073155                       # number of ReadCleanReq hits (Count)
-system.l2.ReadCleanReq.misses::switch_cpus.inst       243548                       # number of ReadCleanReq misses (Count)
-system.l2.ReadCleanReq.misses::total           243548                       # number of ReadCleanReq misses (Count)
-system.l2.ReadCleanReq.missLatency::switch_cpus.inst  20842916000                       # number of ReadCleanReq miss ticks (Tick)
-system.l2.ReadCleanReq.missLatency::total  20842916000                       # number of ReadCleanReq miss ticks (Tick)
-system.l2.ReadCleanReq.accesses::switch_cpus.inst     14316703                       # number of ReadCleanReq accesses(hits+misses) (Count)
-system.l2.ReadCleanReq.accesses::total       14316703                       # number of ReadCleanReq accesses(hits+misses) (Count)
-system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.017011                       # miss rate for ReadCleanReq accesses (Ratio)
-system.l2.ReadCleanReq.missRate::total       0.017011                       # miss rate for ReadCleanReq accesses (Ratio)
-system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 85580.320922                       # average ReadCleanReq miss latency ((Tick/Count))
-system.l2.ReadCleanReq.avgMissLatency::total 85580.320922                       # average ReadCleanReq miss latency ((Tick/Count))
-system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst       243548                       # number of ReadCleanReq MSHR misses (Count)
-system.l2.ReadCleanReq.mshrMisses::total       243548                       # number of ReadCleanReq MSHR misses (Count)
-system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst  18407436000                       # number of ReadCleanReq MSHR miss ticks (Tick)
-system.l2.ReadCleanReq.mshrMissLatency::total  18407436000                       # number of ReadCleanReq MSHR miss ticks (Tick)
-system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.017011                       # mshr miss rate for ReadCleanReq accesses (Ratio)
-system.l2.ReadCleanReq.mshrMissRate::total     0.017011                       # mshr miss rate for ReadCleanReq accesses (Ratio)
-system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 75580.320922                       # average ReadCleanReq mshr miss latency ((Tick/Count))
-system.l2.ReadCleanReq.avgMshrMissLatency::total 75580.320922                       # average ReadCleanReq mshr miss latency ((Tick/Count))
-system.l2.ReadExReq.hits::switch_cpus.data       999882                       # number of ReadExReq hits (Count)
-system.l2.ReadExReq.hits::total                999882                       # number of ReadExReq hits (Count)
-system.l2.ReadExReq.misses::switch_cpus.data       515394                       # number of ReadExReq misses (Count)
-system.l2.ReadExReq.misses::total              515394                       # number of ReadExReq misses (Count)
-system.l2.ReadExReq.missLatency::switch_cpus.data  42929246000                       # number of ReadExReq miss ticks (Tick)
-system.l2.ReadExReq.missLatency::total    42929246000                       # number of ReadExReq miss ticks (Tick)
-system.l2.ReadExReq.accesses::switch_cpus.data      1515276                       # number of ReadExReq accesses(hits+misses) (Count)
-system.l2.ReadExReq.accesses::total           1515276                       # number of ReadExReq accesses(hits+misses) (Count)
-system.l2.ReadExReq.missRate::switch_cpus.data     0.340132                       # miss rate for ReadExReq accesses (Ratio)
-system.l2.ReadExReq.missRate::total          0.340132                       # miss rate for ReadExReq accesses (Ratio)
-system.l2.ReadExReq.avgMissLatency::switch_cpus.data 83294.035243                       # average ReadExReq miss latency ((Tick/Count))
-system.l2.ReadExReq.avgMissLatency::total 83294.035243                       # average ReadExReq miss latency ((Tick/Count))
-system.l2.ReadExReq.mshrMisses::switch_cpus.data       515394                       # number of ReadExReq MSHR misses (Count)
-system.l2.ReadExReq.mshrMisses::total          515394                       # number of ReadExReq MSHR misses (Count)
-system.l2.ReadExReq.mshrMissLatency::switch_cpus.data  37775306000                       # number of ReadExReq MSHR miss ticks (Tick)
-system.l2.ReadExReq.mshrMissLatency::total  37775306000                       # number of ReadExReq MSHR miss ticks (Tick)
-system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.340132                       # mshr miss rate for ReadExReq accesses (Ratio)
-system.l2.ReadExReq.mshrMissRate::total      0.340132                       # mshr miss rate for ReadExReq accesses (Ratio)
-system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 73294.035243                       # average ReadExReq mshr miss latency ((Tick/Count))
-system.l2.ReadExReq.avgMshrMissLatency::total 73294.035243                       # average ReadExReq mshr miss latency ((Tick/Count))
-system.l2.ReadSharedReq.hits::switch_cpus.data      3686207                       # number of ReadSharedReq hits (Count)
-system.l2.ReadSharedReq.hits::total           3686207                       # number of ReadSharedReq hits (Count)
-system.l2.ReadSharedReq.misses::switch_cpus.data       386833                       # number of ReadSharedReq misses (Count)
-system.l2.ReadSharedReq.misses::total          386833                       # number of ReadSharedReq misses (Count)
-system.l2.ReadSharedReq.missLatency::switch_cpus.data  33976535000                       # number of ReadSharedReq miss ticks (Tick)
-system.l2.ReadSharedReq.missLatency::total  33976535000                       # number of ReadSharedReq miss ticks (Tick)
-system.l2.ReadSharedReq.accesses::switch_cpus.data      4073040                       # number of ReadSharedReq accesses(hits+misses) (Count)
-system.l2.ReadSharedReq.accesses::total       4073040                       # number of ReadSharedReq accesses(hits+misses) (Count)
-system.l2.ReadSharedReq.missRate::switch_cpus.data     0.094974                       # miss rate for ReadSharedReq accesses (Ratio)
-system.l2.ReadSharedReq.missRate::total      0.094974                       # miss rate for ReadSharedReq accesses (Ratio)
-system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 87832.565991                       # average ReadSharedReq miss latency ((Tick/Count))
-system.l2.ReadSharedReq.avgMissLatency::total 87832.565991                       # average ReadSharedReq miss latency ((Tick/Count))
-system.l2.ReadSharedReq.mshrMisses::switch_cpus.data       386833                       # number of ReadSharedReq MSHR misses (Count)
-system.l2.ReadSharedReq.mshrMisses::total       386833                       # number of ReadSharedReq MSHR misses (Count)
-system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data  30108205000                       # number of ReadSharedReq MSHR miss ticks (Tick)
-system.l2.ReadSharedReq.mshrMissLatency::total  30108205000                       # number of ReadSharedReq MSHR miss ticks (Tick)
-system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.094974                       # mshr miss rate for ReadSharedReq accesses (Ratio)
-system.l2.ReadSharedReq.mshrMissRate::total     0.094974                       # mshr miss rate for ReadSharedReq accesses (Ratio)
-system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 77832.565991                       # average ReadSharedReq mshr miss latency ((Tick/Count))
-system.l2.ReadSharedReq.avgMshrMissLatency::total 77832.565991                       # average ReadSharedReq mshr miss latency ((Tick/Count))
-system.l2.WritebackClean.hits::writebacks     17335246                       # number of WritebackClean hits (Count)
-system.l2.WritebackClean.hits::total         17335246                       # number of WritebackClean hits (Count)
-system.l2.WritebackClean.accesses::writebacks     17335246                       # number of WritebackClean accesses(hits+misses) (Count)
-system.l2.WritebackClean.accesses::total     17335246                       # number of WritebackClean accesses(hits+misses) (Count)
-system.l2.WritebackDirty.hits::writebacks      2569773                       # number of WritebackDirty hits (Count)
-system.l2.WritebackDirty.hits::total          2569773                       # number of WritebackDirty hits (Count)
-system.l2.WritebackDirty.accesses::writebacks      2569773                       # number of WritebackDirty accesses(hits+misses) (Count)
-system.l2.WritebackDirty.accesses::total      2569773                       # number of WritebackDirty accesses(hits+misses) (Count)
-system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
-system.l2.tags.tagsInUse                         8192                       # Average ticks per tags in use ((Tick/Count))
-system.l2.tags.totalRefs                     40058376                       # Total number of references to valid blocks. (Count)
-system.l2.tags.sampledRefs                    1250993                       # Sample count of references to valid blocks. (Count)
-system.l2.tags.avgRefs                      32.021263                       # Average number of references to valid blocks. ((Count/Count))
-system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
-system.l2.tags.occupancies::writebacks     799.695517                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.l2.tags.occupancies::cpu.inst        12.402035                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.l2.tags.occupancies::cpu.data        28.298416                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.l2.tags.occupancies::switch_cpus.inst  1824.223704                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.l2.tags.occupancies::switch_cpus.data  5527.380329                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.l2.tags.avgOccs::writebacks           0.097619                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2.tags.avgOccs::cpu.inst             0.001514                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2.tags.avgOccs::cpu.data             0.003454                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2.tags.avgOccs::switch_cpus.inst     0.222684                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2.tags.avgOccs::switch_cpus.data     0.674729                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2.tags.occupanciesTaskId::1024           8192                       # Occupied blocks per task id (Count)
-system.l2.tags.ageTaskId_1024::0                    1                       # Occupied blocks per task id, per block age (Count)
-system.l2.tags.ageTaskId_1024::1                   28                       # Occupied blocks per task id, per block age (Count)
-system.l2.tags.ageTaskId_1024::2                  370                       # Occupied blocks per task id, per block age (Count)
-system.l2.tags.ageTaskId_1024::3                 2997                       # Occupied blocks per task id, per block age (Count)
-system.l2.tags.ageTaskId_1024::4                 4796                       # Occupied blocks per task id, per block age (Count)
-system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
-system.l2.tags.tagAccesses                  319723105                       # Number of tag accesses (Count)
-system.l2.tags.dataAccesses                 319723105                       # Number of data accesses (Count)
-system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
-system.mem_ctrls.avgPriority_writebacks::samples    613006.00                       # Average QoS priority value for accepted requests (Count)
-system.mem_ctrls.avgPriority_switch_cpus.inst::samples    243548.00                       # Average QoS priority value for accepted requests (Count)
-system.mem_ctrls.avgPriority_switch_cpus.data::samples    897026.00                       # Average QoS priority value for accepted requests (Count)
-system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
-system.mem_ctrls.priorityMaxLatency      0.001304496500                       # per QoS priority maximum request to response latency (Second)
-system.mem_ctrls.numReadWriteTurnArounds        35164                       # Number of turnarounds from READ to WRITE (Count)
-system.mem_ctrls.numWriteReadTurnArounds        35164                       # Number of turnarounds from WRITE to READ (Count)
-system.mem_ctrls.numStayReadState             3283048                       # Number of times bus staying in READ state (Count)
-system.mem_ctrls.numStayWriteState             578238                       # Number of times bus staying in WRITE state (Count)
-system.mem_ctrls.readReqs                     1145775                       # Number of read requests accepted (Count)
-system.mem_ctrls.writeReqs                     613015                       # Number of write requests accepted (Count)
-system.mem_ctrls.readBursts                   1145775                       # Number of controller read bursts, including those serviced by the write queue (Count)
-system.mem_ctrls.writeBursts                   613015                       # Number of controller write bursts, including those merged in the write queue (Count)
-system.mem_ctrls.servicedByWrQ                   5201                       # Number of controller read bursts serviced by the write queue (Count)
-system.mem_ctrls.mergedWrBursts                     9                       # Number of controller write bursts merged with an existing one (Count)
-system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
-system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
-system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing ((Count/Tick))
-system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
-system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
-system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
-system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
-system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
-system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
-system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
-system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
-system.mem_ctrls.readPktSize::6               1145775                       # Read request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::6               613015                       # Write request sizes (log2) (Count)
-system.mem_ctrls.rdQLenPdf::0                 1138215                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::1                    1713                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::2                     567                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::3                      79                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::15                  24856                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::16                  25105                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::17                  35062                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::18                  35221                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::19                  35198                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::20                  35206                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::21                  35204                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::22                  35181                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::23                  35185                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::24                  35192                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::25                  35242                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::26                  35311                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::27                  35183                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::28                  35172                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::29                  35167                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::30                  35165                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::31                  35164                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::32                  35164                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.rdPerTurnAround::samples        35164                       # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::mean      32.435673                       # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::gmean     31.066376                       # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::stdev      9.610921                       # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::4-7               1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::8-11             27      0.08%      0.08% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::12-15           213      0.61%      0.69% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::16-19          1779      5.06%      5.74% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::20-23          4738     13.47%     19.22% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::24-27          5307     15.09%     34.31% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::28-31          5383     15.31%     49.62% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::32-35          5447     15.49%     65.11% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::36-39          4653     13.23%     78.34% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::40-43          3229      9.18%     87.52% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::44-47          2077      5.91%     93.43% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::48-51          1095      3.11%     96.54% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::52-55           572      1.63%     98.17% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::56-59           296      0.84%     99.01% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::60-63           153      0.44%     99.45% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::64-67            81      0.23%     99.68% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::68-71            49      0.14%     99.82% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::72-75            20      0.06%     99.87% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::76-79            18      0.05%     99.93% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::80-83             6      0.02%     99.94% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::84-87            10      0.03%     99.97% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::88-91             4      0.01%     99.98% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::92-95             3      0.01%     99.99% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::96-99             3      0.01%    100.00% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::total         35164                       # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.wrPerTurnAround::samples        35164                       # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::mean      17.432147                       # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::gmean     17.407303                       # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::stdev      0.915897                       # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::16            10049     28.58%     28.58% # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::17              247      0.70%     29.28% # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::18            24496     69.66%     98.94% # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::19              369      1.05%     99.99% # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::20                2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::total         35164                       # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.bytesReadWrQ                  332864                       # Total number of bytes read from write queue (Byte)
-system.mem_ctrls.bytesReadSys                73329600                       # Total read bytes from the system interface side (Byte)
-system.mem_ctrls.bytesWrittenSys             39232960                       # Total written bytes from the system interface side (Byte)
-system.mem_ctrls.avgRdBWSys              46899204.92929667                       # Average system read bandwidth in Byte/s ((Byte/Second))
-system.mem_ctrls.avgWrBWSys              25092113.29426179                       # Average system write bandwidth in Byte/s ((Byte/Second))
-system.mem_ctrls.totGap                  1563550254500                       # Total gap between requests (Tick)
-system.mem_ctrls.avgGap                     888992.01                       # Average gap between requests ((Tick/Count))
-system.mem_ctrls.requestorReadBytes::switch_cpus.inst     15587072                       # Per-requestor bytes read from memory (Byte)
-system.mem_ctrls.requestorReadBytes::switch_cpus.data     57409664                       # Per-requestor bytes read from memory (Byte)
-system.mem_ctrls.requestorWriteBytes::writebacks     39230976                       # Per-requestor bytes write to memory (Byte)
-system.mem_ctrls.requestorReadRate::switch_cpus.inst 9968979.565901111811                       # Per-requestor bytes read from memory rate ((Byte/Second))
-system.mem_ctrls.requestorReadRate::switch_cpus.data 36717336.476103313267                       # Per-requestor bytes read from memory rate ((Byte/Second))
-system.mem_ctrls.requestorWriteRate::writebacks 25090844.392991635948                       # Per-requestor bytes write to memory rate ((Byte/Second))
-system.mem_ctrls.requestorReadAccesses::switch_cpus.inst       243548                       # Per-requestor read serviced memory accesses (Count)
-system.mem_ctrls.requestorReadAccesses::switch_cpus.data       902227                       # Per-requestor read serviced memory accesses (Count)
-system.mem_ctrls.requestorWriteAccesses::writebacks       613015                       # Per-requestor write serviced memory accesses (Count)
-system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst   8404353750                       # Per-requestor read total memory access latency (Tick)
-system.mem_ctrls.requestorReadTotalLat::switch_cpus.data  30913289250                       # Per-requestor read total memory access latency (Tick)
-system.mem_ctrls.requestorWriteTotalLat::writebacks 37007914507750                       # Per-requestor write total memory access latency (Tick)
-system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     34508.00                       # Per-requestor read average memory access latency ((Tick/Count))
-system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     34263.32                       # Per-requestor read average memory access latency ((Tick/Count))
-system.mem_ctrls.requestorWriteAvgLat::writebacks  60370324.56                       # Per-requestor write average memory access latency ((Tick/Count))
-system.mem_ctrls.dram.bytesRead::switch_cpus.inst     15587072                       # Number of bytes read from this memory (Byte)
-system.mem_ctrls.dram.bytesRead::switch_cpus.data     57742528                       # Number of bytes read from this memory (Byte)
-system.mem_ctrls.dram.bytesRead::total       73329600                       # Number of bytes read from this memory (Byte)
-system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst     15587072                       # Number of instructions bytes read from this memory (Byte)
-system.mem_ctrls.dram.bytesInstRead::total     15587072                       # Number of instructions bytes read from this memory (Byte)
-system.mem_ctrls.dram.bytesWritten::writebacks     39232960                       # Number of bytes written to this memory (Byte)
-system.mem_ctrls.dram.bytesWritten::total     39232960                       # Number of bytes written to this memory (Byte)
-system.mem_ctrls.dram.numReads::switch_cpus.inst       243548                       # Number of read requests responded to by this memory (Count)
-system.mem_ctrls.dram.numReads::switch_cpus.data       902227                       # Number of read requests responded to by this memory (Count)
-system.mem_ctrls.dram.numReads::total         1145775                       # Number of read requests responded to by this memory (Count)
-system.mem_ctrls.dram.numWrites::writebacks       613015                       # Number of write requests responded to by this memory (Count)
-system.mem_ctrls.dram.numWrites::total         613015                       # Number of write requests responded to by this memory (Count)
-system.mem_ctrls.dram.bwRead::switch_cpus.inst      9968980                       # Total read bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwRead::switch_cpus.data     36930225                       # Total read bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwRead::total          46899205                       # Total read bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwInstRead::switch_cpus.inst      9968980                       # Instruction read bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwInstRead::total       9968980                       # Instruction read bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwWrite::writebacks     25092113                       # Write bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwWrite::total         25092113                       # Write bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwTotal::writebacks     25092113                       # Total bandwidth to/from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwTotal::switch_cpus.inst      9968980                       # Total bandwidth to/from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwTotal::switch_cpus.data     36930225                       # Total bandwidth to/from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwTotal::total         71991318                       # Total bandwidth to/from this memory ((Byte/Second))
-system.mem_ctrls.dram.readBursts              1140574                       # Number of DRAM read bursts (Count)
-system.mem_ctrls.dram.writeBursts              612984                       # Number of DRAM write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::0        65821                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::1        63329                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::2        60857                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::3        69674                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::4        77020                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::5        74477                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::6        65359                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::7        71407                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::8        76191                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::9        84176                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::10        64781                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::11        80356                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::12        70040                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::13        72178                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::14        78778                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::15        66130                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::0        38419                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::1        36968                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::2        38068                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::3        40107                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::4        36491                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::5        39480                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::6        36715                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::7        37934                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::8        43746                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::9        42432                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::10        35292                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::11        37963                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::12        35835                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::13        35659                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::14        41950                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::15        35925                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.totQLat             17931880500                       # Total ticks spent queuing (Tick)
-system.mem_ctrls.dram.totBusLat            5702870000                       # Total ticks spent in databus transfers (Tick)
-system.mem_ctrls.dram.totMemAccLat        39317643000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
-system.mem_ctrls.dram.avgQLat                15721.80                       # Average queueing delay per DRAM burst ((Tick/Count))
-system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
-system.mem_ctrls.dram.avgMemAccLat           34471.80                       # Average memory access latency per DRAM burst ((Tick/Count))
-system.mem_ctrls.dram.readRowHits              379218                       # Number of row buffer hits during reads (Count)
-system.mem_ctrls.dram.writeRowHits             194023                       # Number of row buffer hits during writes (Count)
-system.mem_ctrls.dram.readRowHitRate            33.25                       # Row buffer hit rate for reads (Ratio)
-system.mem_ctrls.dram.writeRowHitRate           31.65                       # Row buffer hit rate for writes (Ratio)
-system.mem_ctrls.dram.bytesPerActivate::samples      1180317                       # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::mean    95.082687                       # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::gmean    83.197262                       # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::stdev    69.896551                       # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::0-127       839163     71.10%     71.10% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::128-255       291505     24.70%     95.79% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::256-383        37734      3.20%     98.99% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::384-511         7146      0.61%     99.60% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::512-639         1880      0.16%     99.76% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::640-767          866      0.07%     99.83% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::768-895          589      0.05%     99.88% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::896-1023          376      0.03%     99.91% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::1024-1151         1058      0.09%    100.00% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::total      1180317                       # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesRead              72996736                       # Total bytes read (Byte)
-system.mem_ctrls.dram.bytesWritten           39230976                       # Total bytes written (Byte)
-system.mem_ctrls.dram.avgRdBW               46.686316                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
-system.mem_ctrls.dram.avgWrBW               25.090844                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
-system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
-system.mem_ctrls.dram.busUtil                    0.56                       # Data bus utilization in percentage (Ratio)
-system.mem_ctrls.dram.busUtilRead                0.36                       # Data bus utilization in percentage for reads (Ratio)
-system.mem_ctrls.dram.busUtilWrite               0.20                       # Data bus utilization in percentage for writes (Ratio)
-system.mem_ctrls.dram.pageHitRate               32.69                       # Row buffer hit rate, read and write combined (Ratio)
-system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
-system.mem_ctrls.dram.rank0.actEnergy      4128426540                       # Energy for activate commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.preEnergy      2194310745                       # Energy for precharge commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.readEnergy     3912320160                       # Energy for read commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.writeEnergy    1587830040                       # Energy for write commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.refreshEnergy 123425858400.000015                       # Energy for refresh commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.actBackEnergy 377683474590                       # Energy for active background per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.preBackEnergy 282356766240                       # Energy for precharge background per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.totalEnergy  795288986715                       # Total energy per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.averagePower   508.640729                       # Core power per rank (mW) (Watt)
-system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
-system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 730434162500                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank0.pwrStateTime::REF  52210600000                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank0.pwrStateTime::ACT 780912660500                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank1.actEnergy      4299036840                       # Energy for activate commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.preEnergy      2284992270                       # Energy for precharge commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.readEnergy     4231378200                       # Energy for read commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.writeEnergy    1611946440                       # Energy for write commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.refreshEnergy 123425858400.000015                       # Energy for refresh commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.actBackEnergy 391073440920                       # Energy for active background per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.preBackEnergy 271079282880                       # Energy for precharge background per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.totalEnergy  798005935950                       # Total energy per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.averagePower   510.378400                       # Core power per rank (mW) (Watt)
-system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
-system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 701000232500                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank1.pwrStateTime::REF  52210600000                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank1.pwrStateTime::ACT 810346590500                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
-system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
-system.membus.transDist::ReadResp              630381                       # Transaction distribution (Count)
-system.membus.transDist::WritebackDirty        613015                       # Transaction distribution (Count)
-system.membus.transDist::CleanEvict            532807                       # Transaction distribution (Count)
-system.membus.transDist::ReadExReq             515394                       # Transaction distribution (Count)
-system.membus.transDist::ReadExResp            515394                       # Transaction distribution (Count)
-system.membus.transDist::ReadSharedReq         630381                       # Transaction distribution (Count)
-system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      3437372                       # Packet count per connected requestor and responder (Count)
-system.membus.pktCount_system.l2.mem_side_port::total      3437372                       # Packet count per connected requestor and responder (Count)
-system.membus.pktCount::total                 3437372                       # Packet count per connected requestor and responder (Count)
-system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    112562560                       # Cumulative packet size per connected requestor and responder (Byte)
-system.membus.pktSize_system.l2.mem_side_port::total    112562560                       # Cumulative packet size per connected requestor and responder (Byte)
-system.membus.pktSize::total                112562560                       # Cumulative packet size per connected requestor and responder (Byte)
-system.membus.snoops                                0                       # Total snoops (Count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
-system.membus.snoopFanout::samples            1145775                       # Request fanout histogram (Count)
-system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
-system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
-system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
-system.membus.snoopFanout::0                  1145775    100.00%    100.00% # Request fanout histogram (Count)
-system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
-system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
-system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
-system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
-system.membus.snoopFanout::total              1145775                       # Request fanout histogram (Count)
-system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
-system.membus.reqLayer2.occupancy          4871807000                       # Layer occupancy (ticks) (Tick)
-system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
-system.membus.respLayer1.occupancy         6232628750                       # Layer occupancy (ticks) (Tick)
-system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
-system.membus.snoop_filter.totRequests        2291597                       # Total number of requests made to the snoop filter. (Count)
-system.membus.snoop_filter.hitSingleRequests      1145822                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
-system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
-system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
-system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
-system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
-system.switch_cpus.numCycles               3127114846                       # Number of cpu cycles simulated (Cycle)
-system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
-system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
-system.switch_cpus.exec_context.thread_0.numInsts    700000000                       # Number of instructions committed (Count)
-system.switch_cpus.exec_context.thread_0.numOps   1449888849                       # Number of ops (including micro ops) committed (Count)
-system.switch_cpus.exec_context.thread_0.numIntAluAccesses   1444678000                       # Number of integer alu accesses (Count)
-system.switch_cpus.exec_context.thread_0.numFpAluAccesses     14501334                       # Number of float alu accesses (Count)
-system.switch_cpus.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
-system.switch_cpus.exec_context.thread_0.numCallsReturns     33031013                       # Number of times a function call or return occured (Count)
-system.switch_cpus.exec_context.thread_0.numCondCtrlInsts    105518543                       # Number of instructions that are conditional controls (Count)
-system.switch_cpus.exec_context.thread_0.numIntInsts   1444678000                       # Number of integer instructions (Count)
-system.switch_cpus.exec_context.thread_0.numFpInsts     14501334                       # Number of float instructions (Count)
-system.switch_cpus.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
-system.switch_cpus.exec_context.thread_0.numIntRegReads   1923247294                       # Number of times the integer registers were read (Count)
-system.switch_cpus.exec_context.thread_0.numIntRegWrites   1058107218                       # Number of times the integer registers were written (Count)
-system.switch_cpus.exec_context.thread_0.numFpRegReads     14689991                       # Number of times the floating registers were read (Count)
-system.switch_cpus.exec_context.thread_0.numFpRegWrites      6939733                       # Number of times the floating registers were written (Count)
-system.switch_cpus.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
-system.switch_cpus.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
-system.switch_cpus.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
-system.switch_cpus.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
-system.switch_cpus.exec_context.thread_0.numCCRegReads    652693639                       # Number of times the CC registers were read (Count)
-system.switch_cpus.exec_context.thread_0.numCCRegWrites    363850308                       # Number of times the CC registers were written (Count)
-system.switch_cpus.exec_context.thread_0.numMiscRegReads    633270040                       # Number of times the Misc registers were read (Count)
-system.switch_cpus.exec_context.thread_0.numMiscRegWrites            9                       # Number of times the Misc registers were written (Count)
-system.switch_cpus.exec_context.thread_0.numMemRefs    331710601                       # Number of memory refs (Count)
-system.switch_cpus.exec_context.thread_0.numLoadInsts    207684907                       # Number of load instructions (Count)
-system.switch_cpus.exec_context.thread_0.numStoreInsts    124025694                       # Number of store instructions (Count)
-system.switch_cpus.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
-system.switch_cpus.exec_context.thread_0.numBusyCycles   3127114846                       # Number of busy cycles (Cycle)
-system.switch_cpus.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
-system.switch_cpus.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
-system.switch_cpus.exec_context.thread_0.numBranches    154512496                       # Number of branches fetched (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::No_OpClass      1208713      0.08%      0.08% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::IntAlu   1110468467     76.59%     76.67% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::IntMult      1914691      0.13%     76.80% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::IntDiv       873271      0.06%     76.87% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatAdd       518988      0.04%     76.90% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     76.90% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatCvt           16      0.00%     76.90% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     76.90% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     76.90% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     76.90% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     76.90% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     76.90% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAdd         1198      0.00%     76.90% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     76.90% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAlu       879647      0.06%     76.96% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     76.96% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdCvt       254088      0.02%     76.98% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdMisc      2067325      0.14%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShift          990      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     77.12% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::MemRead    204571112     14.11%     91.23% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::MemWrite    116717006      8.05%     99.28% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMemRead      3113795      0.21%     99.50% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMemWrite      7308688      0.50%    100.00% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::total   1449897995                       # Class of executed instruction. (Count)
-system.switch_cpus.mmu.dtb.rdAccesses       207702372                       # TLB accesses on read requests (Count)
-system.switch_cpus.mmu.dtb.wrAccesses       124046703                       # TLB accesses on write requests (Count)
-system.switch_cpus.mmu.dtb.rdMisses           2682938                       # TLB misses on read requests (Count)
-system.switch_cpus.mmu.dtb.wrMisses            263638                       # TLB misses on write requests (Count)
-system.switch_cpus.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
-system.switch_cpus.mmu.itb.rdAccesses               0                       # TLB accesses on read requests (Count)
-system.switch_cpus.mmu.itb.wrAccesses       907045918                       # TLB accesses on write requests (Count)
-system.switch_cpus.mmu.itb.rdMisses                 0                       # TLB misses on read requests (Count)
-system.switch_cpus.mmu.itb.wrMisses           2320432                       # TLB misses on write requests (Count)
-system.switch_cpus.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
-system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
-system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
-system.switch_cpus.thread_0.numOps                  0                       # Number of Ops committed (Count)
-system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
-system.tol2bus.transDist::ReadResp           18389743                       # Transaction distribution (Count)
-system.tol2bus.transDist::WritebackDirty      3182788                       # Transaction distribution (Count)
-system.tol2bus.transDist::WritebackClean     17335246                       # Transaction distribution (Count)
-system.tol2bus.transDist::CleanEvict           629786                       # Transaction distribution (Count)
-system.tol2bus.transDist::ReadExReq           1515276                       # Transaction distribution (Count)
-system.tol2bus.transDist::ReadExResp          1515276                       # Transaction distribution (Count)
-system.tol2bus.transDist::ReadCleanReq       14316703                       # Transaction distribution (Count)
-system.tol2bus.transDist::ReadSharedReq       4073040                       # Transaction distribution (Count)
-system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     42950109                       # Packet count per connected requestor and responder (Count)
-system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     16764948                       # Packet count per connected requestor and responder (Count)
-system.tol2bus.pktCount::total               59715057                       # Packet count per connected requestor and responder (Count)
-system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port   1832537984                       # Cumulative packet size per connected requestor and responder (Byte)
-system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    715304448                       # Cumulative packet size per connected requestor and responder (Byte)
-system.tol2bus.pktSize::total              2547842432                       # Cumulative packet size per connected requestor and responder (Byte)
-system.tol2bus.snoops                         1242801                       # Total snoops (Count)
-system.tol2bus.snoopTraffic                  39232960                       # Total snoop traffic (Byte)
-system.tol2bus.snoopFanout::samples          21147820                       # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::mean             0.004586                       # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::stdev            0.067563                       # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::0                21050841     99.54%     99.54% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::1                   96979      0.46%    100.00% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::total            21147820                       # Request fanout histogram (Count)
-system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
-system.tol2bus.reqLayer0.occupancy        39810038000                       # Layer occupancy (ticks) (Tick)
-system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
-system.tol2bus.respLayer0.occupancy       21475054500                       # Layer occupancy (ticks) (Tick)
-system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
-system.tol2bus.respLayer1.occupancy        8382474000                       # Layer occupancy (ticks) (Tick)
-system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
-system.tol2bus.snoop_filter.totRequests      39810038                       # Total number of requests made to the snoop filter. (Count)
-system.tol2bus.snoop_filter.hitSingleRequests     19905019                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
-system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
-system.tol2bus.snoop_filter.totSnoops           96979                       # Total number of snoops made to the snoop filter. (Count)
-system.tol2bus.snoop_filter.hitSingleSnoops        96979                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
-system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
-system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
-system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
-system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
-
----------- End Simulation Statistics   ----------
diff --git a/gem5_output.log b/gem5_output.log
deleted file mode 100644
index 74feba4..0000000
--- a/gem5_output.log
+++ /dev/null
@@ -1,26 +0,0 @@
-Global frequency set at 1000000000000 ticks per second
-build/ECE565-X86/mem/cache/tags/indexing_policies/zcache.cc:51: warn: Associativity higher than number of skewing functions. Expect sub-optimal skewing.
-0: system.remote_gdb: listening for remote gdb on port 7000
-gem5 Simulator System.  https://www.gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 version 22.0.0.2
-gem5 compiled Dec 12 2024 04:44:09
-gem5 started Dec 12 2024 11:08:33
-gem5 executing on ececomp2.ecn.purdue.edu, pid 80666
-command line: ./build/ECE565-X86/gem5.fast configs/spec/spec_se.py -b mcf_s -F 2000 --maxinsts=4000 --l2cache --caches --cpu-type=TimingSimpleCPU --l1d_size=32kB --l1i_size=32kB --l2_size=6MB --l1d_assoc=8 --l1i_assoc=8 --l2_assoc=24
-
-Arguments found!!!
-
-Namespace(abs_max_tick=18446744073709551615, arm_iset='arm', at_instruction=False, bench=None, benchmark='mcf_s', bp_type=None, cacheline_size=64, caches=True, checker=False, checkpoint_at_end=False, checkpoint_dir=None, checkpoint_restore=None, chroot=None, cmd='', cpu_clock='2GHz', cpu_type='TimingSimpleCPU', data_trace_file='', dist=False, dist_rank=0, dist_server_name='127.0.0.1', dist_server_port=2200, dist_size=0, dist_sync_on_pseudo_op=False, dist_sync_repeat='0us', dist_sync_start='5200000000000t', elastic_trace_en=False, enable_dram_powerdown=False, env='', errout='', ethernet_linkdelay='10us', ethernet_linkspeed='10Gbps', external_memory_system=None, fast_forward='2000', indirect_bp_type=None, init_param=0, initialize_only=False, input='', inst_trace_file='', interp_dir=None, is_switch=False, l1d_assoc=8, l1d_hwp_type=None, l1d_size='32kB', l1i_assoc=8, l1i_hwp_type=None, l1i_size='32kB', l2_assoc=24, l2_hwp_type=None, l2_size='6MB', l2cache=True, l3_assoc=16, l3_size='16MB', list_bp_types=None, list_cpu_types=None, list_hwp_types=None, list_indirect_bp_types=None, list_mem_types=None, list_rp_types=None, max_checkpoints=5, maxinsts=4000, maxtime=None, mem_channels=1, mem_channels_intlv=0, mem_ranks=None, mem_size='8GB', mem_type='DDR3_1600_8x8', memchecker=False, num_cpus=1, num_dirs=1, num_l2caches=1, num_l3caches=1, num_work_ids=None, options='', output='', param=[], prog_interval=None, redirects=[], rel_max_tick=None, repeat_switch=None, restore_simpoint_checkpoint=False, restore_with_cpu='AtomicSimpleCPU', ruby=False, simpoint=False, simpoint_interval=10000000, simpoint_profile=False, smt=False, spec_input='ref', standard_switch=None, stats_root=[], sys_clock='1GHz', sys_voltage='1.0V', take_checkpoints=None, take_simpoint_checkpoints=None, tlm_memory=None, wait_gdb=False, warmup_insts=None, work_begin_checkpoint_count=None, work_begin_cpu_id_exit=None, work_begin_exit_count=None, work_cpus_checkpoint_count=None, work_end_checkpoint_count=None, work_end_exit_count=None, work_item_id=None)
-Switch at instruction count:2000
-warn: No dot file generated. Please install pydot to generate the dot file and pdf.
-build/ECE565-X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
-build/ECE565-X86/sim/mem_state.cc:443: info: Increasing stack size by one page.
-build/ECE565-X86/sim/simulate.cc:194: info: Entering event queue @ 2163500.  Starting simulation...
-build/ECE565-X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
-Switched CPUS @ tick 2163500
-switching cpus
-**** REAL SIMULATION ****
-build/ECE565-X86/sim/simulate.cc:194: info: Entering event queue @ 2164000.  Starting simulation...
-Exiting @ tick 28455500 because a thread reached the max instruction count
diff --git a/generate_data.bash b/generate_data.bash
deleted file mode 100644
index 7bc772e..0000000
--- a/generate_data.bash
+++ /dev/null
@@ -1,36 +0,0 @@
-#!/bin/bash
-
-benches=("mcf_s" "lbm_s" "cactuBSSN_s" "cam4_s")
-
-filename="Zcache_Benchmarks.log"
-
-
-rm $filename
-
-for benchmark in "${benches[@]}"; do
-    echo "----------------------------------" >> $filename
-    echo $benchmark >> $filename
-    echo "----------------------------------" >> $filename
-
-    ./build/ECE565-X86/gem5.fast configs/spec/spec_se.py -b $benchmark  -F=200000000 --maxinsts=700000000 --l2cache --caches --cpu-type=TimingSimpleCPU  --l1d_size=24kB --l1i_size=32kB --l2_size=512kB --l1d_assoc=6 --l1i_assoc=8 --l2_assoc=8
-    ./build/ECE565-X86/gem5.fast configs/spec/spec_se.py -b omnetpp_s -F=200000000 --maxinsts=700000000 --l2cache --caches --cpu-type=TimingSimpleCPU  --l1d_size=24kB --l1i_size=32kB --l2_size=512kB --l1d_assoc=6 --l1i_assoc=8 --l2_assoc=8
-    wait
-    grep "l2.overallMissRate::total" m5out/stats.txt >> $filename
-    grep "numInsts" m5out/stats.txt >> $filename
-    grep "numCycles" m5out/stats.txt >> $filename
-    echo "----------------------------------" >> $filename
-    echo "" >> $filename
-    echo "" >> $filename
-    echo "" >> $filename
-    echo "" >> $filename
-done
-
-
-
-# ./build/ECE565-X86/gem5.opt configs/spec/spec_se.py -b  --maxinsts=700000000 --l2cache --caches --cpu-type=TimingSimpleCPU -F=200000000 --l1d_size=32kB --l1i_size=32kB --l2_size=6MB --l1d_assoc=8 --l1i_assoc=8 --l2_assoc=24
-
-
-
-# for i in {1..5}; do
-#     ./build/ECE565-X86/gem5.fast configs/spec/spec_se.py -b mcf_s  -F 2000 --maxinsts=4000 --l2cache --caches --cpu-type=TimingSimpleCPU  --l1d_size=32kB --l1i_size=32kB --l2_size=6MB --l1d_assoc=8 --l1i_assoc=8 --l2_assoc=24
-# done
diff --git a/nab_s.txt b/nab_s.txt
deleted file mode 100644
index 9d4ea7d..0000000
--- a/nab_s.txt
+++ /dev/null
@@ -1,993 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-simSeconds                                   1.273062                       # Number of seconds simulated (Second)
-simTicks                                 1273062412500                       # Number of ticks simulated (Tick)
-finalTick                                1503209885500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
-simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
-hostSeconds                                    591.30                       # Real time elapsed on the host (Second)
-hostTickRate                               2152983848                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
-hostMemory                                    8755060                       # Number of bytes of host memory used (Byte)
-simInsts                                    900000001                       # Number of instructions simulated (Count)
-simOps                                     1830465965                       # Number of ops (including micro ops) simulated (Count)
-hostInstRate                                  1522065                       # Simulator instruction rate (inst/s) ((Count/Second))
-hostOpRate                                    3095653                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
-system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
-system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
-system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
-system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
-system.cpu.dcache.demandHits::switch_cpus.data    302380577                       # number of demand (read+write) hits (Count)
-system.cpu.dcache.demandHits::total         302380577                       # number of demand (read+write) hits (Count)
-system.cpu.dcache.overallHits::switch_cpus.data    302380577                       # number of overall hits (Count)
-system.cpu.dcache.overallHits::total        302380577                       # number of overall hits (Count)
-system.cpu.dcache.demandMisses::switch_cpus.data       166279                       # number of demand (read+write) misses (Count)
-system.cpu.dcache.demandMisses::total          166279                       # number of demand (read+write) misses (Count)
-system.cpu.dcache.overallMisses::switch_cpus.data       166279                       # number of overall misses (Count)
-system.cpu.dcache.overallMisses::total         166279                       # number of overall misses (Count)
-system.cpu.dcache.demandMissLatency::switch_cpus.data  11286975500                       # number of demand (read+write) miss ticks (Tick)
-system.cpu.dcache.demandMissLatency::total  11286975500                       # number of demand (read+write) miss ticks (Tick)
-system.cpu.dcache.overallMissLatency::switch_cpus.data  11286975500                       # number of overall miss ticks (Tick)
-system.cpu.dcache.overallMissLatency::total  11286975500                       # number of overall miss ticks (Tick)
-system.cpu.dcache.demandAccesses::switch_cpus.data    302546856                       # number of demand (read+write) accesses (Count)
-system.cpu.dcache.demandAccesses::total     302546856                       # number of demand (read+write) accesses (Count)
-system.cpu.dcache.overallAccesses::switch_cpus.data    302546856                       # number of overall (read+write) accesses (Count)
-system.cpu.dcache.overallAccesses::total    302546856                       # number of overall (read+write) accesses (Count)
-system.cpu.dcache.demandMissRate::switch_cpus.data     0.000550                       # miss rate for demand accesses (Ratio)
-system.cpu.dcache.demandMissRate::total      0.000550                       # miss rate for demand accesses (Ratio)
-system.cpu.dcache.overallMissRate::switch_cpus.data     0.000550                       # miss rate for overall accesses (Ratio)
-system.cpu.dcache.overallMissRate::total     0.000550                       # miss rate for overall accesses (Ratio)
-system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 67879.741278                       # average overall miss latency in ticks ((Tick/Count))
-system.cpu.dcache.demandAvgMissLatency::total 67879.741278                       # average overall miss latency in ticks ((Tick/Count))
-system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 67879.741278                       # average overall miss latency ((Tick/Count))
-system.cpu.dcache.overallAvgMissLatency::total 67879.741278                       # average overall miss latency ((Tick/Count))
-system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
-system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
-system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
-system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
-system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.dcache.writebacks::writebacks       166279                       # number of writebacks (Count)
-system.cpu.dcache.writebacks::total            166279                       # number of writebacks (Count)
-system.cpu.dcache.demandMshrMisses::switch_cpus.data       166279                       # number of demand (read+write) MSHR misses (Count)
-system.cpu.dcache.demandMshrMisses::total       166279                       # number of demand (read+write) MSHR misses (Count)
-system.cpu.dcache.overallMshrMisses::switch_cpus.data       166279                       # number of overall MSHR misses (Count)
-system.cpu.dcache.overallMshrMisses::total       166279                       # number of overall MSHR misses (Count)
-system.cpu.dcache.demandMshrMissLatency::switch_cpus.data  11120696500                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.cpu.dcache.demandMshrMissLatency::total  11120696500                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.cpu.dcache.overallMshrMissLatency::switch_cpus.data  11120696500                       # number of overall MSHR miss ticks (Tick)
-system.cpu.dcache.overallMshrMissLatency::total  11120696500                       # number of overall MSHR miss ticks (Tick)
-system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.000550                       # mshr miss ratio for demand accesses (Ratio)
-system.cpu.dcache.demandMshrMissRate::total     0.000550                       # mshr miss ratio for demand accesses (Ratio)
-system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.000550                       # mshr miss ratio for overall accesses (Ratio)
-system.cpu.dcache.overallMshrMissRate::total     0.000550                       # mshr miss ratio for overall accesses (Ratio)
-system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 66879.741278                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.dcache.demandAvgMshrMissLatency::total 66879.741278                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 66879.741278                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.dcache.overallAvgMshrMissLatency::total 66879.741278                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.dcache.replacements                 166279                       # number of replacements (Count)
-system.cpu.dcache.ReadReq.hits::switch_cpus.data    194678912                       # number of ReadReq hits (Count)
-system.cpu.dcache.ReadReq.hits::total       194678912                       # number of ReadReq hits (Count)
-system.cpu.dcache.ReadReq.misses::switch_cpus.data        34375                       # number of ReadReq misses (Count)
-system.cpu.dcache.ReadReq.misses::total         34375                       # number of ReadReq misses (Count)
-system.cpu.dcache.ReadReq.missLatency::switch_cpus.data    547683500                       # number of ReadReq miss ticks (Tick)
-system.cpu.dcache.ReadReq.missLatency::total    547683500                       # number of ReadReq miss ticks (Tick)
-system.cpu.dcache.ReadReq.accesses::switch_cpus.data    194713287                       # number of ReadReq accesses(hits+misses) (Count)
-system.cpu.dcache.ReadReq.accesses::total    194713287                       # number of ReadReq accesses(hits+misses) (Count)
-system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.000177                       # miss rate for ReadReq accesses (Ratio)
-system.cpu.dcache.ReadReq.missRate::total     0.000177                       # miss rate for ReadReq accesses (Ratio)
-system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 15932.610909                       # average ReadReq miss latency ((Tick/Count))
-system.cpu.dcache.ReadReq.avgMissLatency::total 15932.610909                       # average ReadReq miss latency ((Tick/Count))
-system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data        34375                       # number of ReadReq MSHR misses (Count)
-system.cpu.dcache.ReadReq.mshrMisses::total        34375                       # number of ReadReq MSHR misses (Count)
-system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data    513308500                       # number of ReadReq MSHR miss ticks (Tick)
-system.cpu.dcache.ReadReq.mshrMissLatency::total    513308500                       # number of ReadReq MSHR miss ticks (Tick)
-system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.000177                       # mshr miss rate for ReadReq accesses (Ratio)
-system.cpu.dcache.ReadReq.mshrMissRate::total     0.000177                       # mshr miss rate for ReadReq accesses (Ratio)
-system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 14932.610909                       # average ReadReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.ReadReq.avgMshrMissLatency::total 14932.610909                       # average ReadReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.WriteReq.hits::switch_cpus.data    107701665                       # number of WriteReq hits (Count)
-system.cpu.dcache.WriteReq.hits::total      107701665                       # number of WriteReq hits (Count)
-system.cpu.dcache.WriteReq.misses::switch_cpus.data       131904                       # number of WriteReq misses (Count)
-system.cpu.dcache.WriteReq.misses::total       131904                       # number of WriteReq misses (Count)
-system.cpu.dcache.WriteReq.missLatency::switch_cpus.data  10739292000                       # number of WriteReq miss ticks (Tick)
-system.cpu.dcache.WriteReq.missLatency::total  10739292000                       # number of WriteReq miss ticks (Tick)
-system.cpu.dcache.WriteReq.accesses::switch_cpus.data    107833569                       # number of WriteReq accesses(hits+misses) (Count)
-system.cpu.dcache.WriteReq.accesses::total    107833569                       # number of WriteReq accesses(hits+misses) (Count)
-system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.001223                       # miss rate for WriteReq accesses (Ratio)
-system.cpu.dcache.WriteReq.missRate::total     0.001223                       # miss rate for WriteReq accesses (Ratio)
-system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 81417.485444                       # average WriteReq miss latency ((Tick/Count))
-system.cpu.dcache.WriteReq.avgMissLatency::total 81417.485444                       # average WriteReq miss latency ((Tick/Count))
-system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data       131904                       # number of WriteReq MSHR misses (Count)
-system.cpu.dcache.WriteReq.mshrMisses::total       131904                       # number of WriteReq MSHR misses (Count)
-system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data  10607388000                       # number of WriteReq MSHR miss ticks (Tick)
-system.cpu.dcache.WriteReq.mshrMissLatency::total  10607388000                       # number of WriteReq MSHR miss ticks (Tick)
-system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.001223                       # mshr miss rate for WriteReq accesses (Ratio)
-system.cpu.dcache.WriteReq.mshrMissRate::total     0.001223                       # mshr miss rate for WriteReq accesses (Ratio)
-system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 80417.485444                       # average WriteReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.WriteReq.avgMshrMissLatency::total 80417.485444                       # average WriteReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1503209885500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.dcache.tags.tagsInUse                  384                       # Average ticks per tags in use ((Tick/Count))
-system.cpu.dcache.tags.totalRefs            355317702                       # Total number of references to valid blocks. (Count)
-system.cpu.dcache.tags.sampledRefs             166663                       # Sample count of references to valid blocks. (Count)
-system.cpu.dcache.tags.avgRefs            2131.953115                       # Average number of references to valid blocks. ((Count/Count))
-system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
-system.cpu.dcache.tags.occupancies::cpu.data    26.331394                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.cpu.dcache.tags.occupancies::switch_cpus.data   357.668606                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.cpu.dcache.tags.avgOccs::cpu.data     0.068571                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.931429                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.dcache.tags.occupanciesTaskId::1024          384                       # Occupied blocks per task id (Count)
-system.cpu.dcache.tags.ageTaskId_1024::4          384                       # Occupied blocks per task id, per block age (Count)
-system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
-system.cpu.dcache.tags.tagAccesses         1815447415                       # Number of tag accesses (Count)
-system.cpu.dcache.tags.dataAccesses        1815447415                       # Number of data accesses (Count)
-system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1503209885500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
-system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
-system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
-system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
-system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
-system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1503209885500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
-system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
-system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
-system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
-system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
-system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
-system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
-system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1503209885500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
-system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
-system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
-system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
-system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
-system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
-system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
-system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
-system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
-system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
-system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
-system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
-system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
-system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
-system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
-system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
-system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
-system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
-system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
-system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
-system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
-system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
-system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
-system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
-system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
-system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
-system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
-system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
-system.cpu.icache.demandHits::switch_cpus.inst    959350147                       # number of demand (read+write) hits (Count)
-system.cpu.icache.demandHits::total         959350147                       # number of demand (read+write) hits (Count)
-system.cpu.icache.overallHits::switch_cpus.inst    959350147                       # number of overall hits (Count)
-system.cpu.icache.overallHits::total        959350147                       # number of overall hits (Count)
-system.cpu.icache.demandMisses::switch_cpus.inst         1782                       # number of demand (read+write) misses (Count)
-system.cpu.icache.demandMisses::total            1782                       # number of demand (read+write) misses (Count)
-system.cpu.icache.overallMisses::switch_cpus.inst         1782                       # number of overall misses (Count)
-system.cpu.icache.overallMisses::total           1782                       # number of overall misses (Count)
-system.cpu.icache.demandMissLatency::switch_cpus.inst     60048500                       # number of demand (read+write) miss ticks (Tick)
-system.cpu.icache.demandMissLatency::total     60048500                       # number of demand (read+write) miss ticks (Tick)
-system.cpu.icache.overallMissLatency::switch_cpus.inst     60048500                       # number of overall miss ticks (Tick)
-system.cpu.icache.overallMissLatency::total     60048500                       # number of overall miss ticks (Tick)
-system.cpu.icache.demandAccesses::switch_cpus.inst    959351929                       # number of demand (read+write) accesses (Count)
-system.cpu.icache.demandAccesses::total     959351929                       # number of demand (read+write) accesses (Count)
-system.cpu.icache.overallAccesses::switch_cpus.inst    959351929                       # number of overall (read+write) accesses (Count)
-system.cpu.icache.overallAccesses::total    959351929                       # number of overall (read+write) accesses (Count)
-system.cpu.icache.demandMissRate::switch_cpus.inst     0.000002                       # miss rate for demand accesses (Ratio)
-system.cpu.icache.demandMissRate::total      0.000002                       # miss rate for demand accesses (Ratio)
-system.cpu.icache.overallMissRate::switch_cpus.inst     0.000002                       # miss rate for overall accesses (Ratio)
-system.cpu.icache.overallMissRate::total     0.000002                       # miss rate for overall accesses (Ratio)
-system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 33697.250281                       # average overall miss latency in ticks ((Tick/Count))
-system.cpu.icache.demandAvgMissLatency::total 33697.250281                       # average overall miss latency in ticks ((Tick/Count))
-system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 33697.250281                       # average overall miss latency ((Tick/Count))
-system.cpu.icache.overallAvgMissLatency::total 33697.250281                       # average overall miss latency ((Tick/Count))
-system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
-system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
-system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
-system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
-system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.icache.writebacks::writebacks         1782                       # number of writebacks (Count)
-system.cpu.icache.writebacks::total              1782                       # number of writebacks (Count)
-system.cpu.icache.demandMshrMisses::switch_cpus.inst         1782                       # number of demand (read+write) MSHR misses (Count)
-system.cpu.icache.demandMshrMisses::total         1782                       # number of demand (read+write) MSHR misses (Count)
-system.cpu.icache.overallMshrMisses::switch_cpus.inst         1782                       # number of overall MSHR misses (Count)
-system.cpu.icache.overallMshrMisses::total         1782                       # number of overall MSHR misses (Count)
-system.cpu.icache.demandMshrMissLatency::switch_cpus.inst     58266500                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.cpu.icache.demandMshrMissLatency::total     58266500                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.cpu.icache.overallMshrMissLatency::switch_cpus.inst     58266500                       # number of overall MSHR miss ticks (Tick)
-system.cpu.icache.overallMshrMissLatency::total     58266500                       # number of overall MSHR miss ticks (Tick)
-system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000002                       # mshr miss ratio for demand accesses (Ratio)
-system.cpu.icache.demandMshrMissRate::total     0.000002                       # mshr miss ratio for demand accesses (Ratio)
-system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000002                       # mshr miss ratio for overall accesses (Ratio)
-system.cpu.icache.overallMshrMissRate::total     0.000002                       # mshr miss ratio for overall accesses (Ratio)
-system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 32697.250281                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.icache.demandAvgMshrMissLatency::total 32697.250281                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 32697.250281                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.icache.overallAvgMshrMissLatency::total 32697.250281                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.icache.replacements                   1782                       # number of replacements (Count)
-system.cpu.icache.ReadReq.hits::switch_cpus.inst    959350147                       # number of ReadReq hits (Count)
-system.cpu.icache.ReadReq.hits::total       959350147                       # number of ReadReq hits (Count)
-system.cpu.icache.ReadReq.misses::switch_cpus.inst         1782                       # number of ReadReq misses (Count)
-system.cpu.icache.ReadReq.misses::total          1782                       # number of ReadReq misses (Count)
-system.cpu.icache.ReadReq.missLatency::switch_cpus.inst     60048500                       # number of ReadReq miss ticks (Tick)
-system.cpu.icache.ReadReq.missLatency::total     60048500                       # number of ReadReq miss ticks (Tick)
-system.cpu.icache.ReadReq.accesses::switch_cpus.inst    959351929                       # number of ReadReq accesses(hits+misses) (Count)
-system.cpu.icache.ReadReq.accesses::total    959351929                       # number of ReadReq accesses(hits+misses) (Count)
-system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses (Ratio)
-system.cpu.icache.ReadReq.missRate::total     0.000002                       # miss rate for ReadReq accesses (Ratio)
-system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 33697.250281                       # average ReadReq miss latency ((Tick/Count))
-system.cpu.icache.ReadReq.avgMissLatency::total 33697.250281                       # average ReadReq miss latency ((Tick/Count))
-system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst         1782                       # number of ReadReq MSHR misses (Count)
-system.cpu.icache.ReadReq.mshrMisses::total         1782                       # number of ReadReq MSHR misses (Count)
-system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst     58266500                       # number of ReadReq MSHR miss ticks (Tick)
-system.cpu.icache.ReadReq.mshrMissLatency::total     58266500                       # number of ReadReq MSHR miss ticks (Tick)
-system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
-system.cpu.icache.ReadReq.mshrMissRate::total     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
-system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 32697.250281                       # average ReadReq mshr miss latency ((Tick/Count))
-system.cpu.icache.ReadReq.avgMshrMissLatency::total 32697.250281                       # average ReadReq mshr miss latency ((Tick/Count))
-system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1503209885500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
-system.cpu.icache.tags.totalRefs           1220214832                       # Total number of references to valid blocks. (Count)
-system.cpu.icache.tags.sampledRefs               2294                       # Sample count of references to valid blocks. (Count)
-system.cpu.icache.tags.avgRefs           531915.794246                       # Average number of references to valid blocks. ((Count/Count))
-system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
-system.cpu.icache.tags.occupancies::cpu.inst   219.729289                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.cpu.icache.tags.occupancies::switch_cpus.inst   292.270711                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.cpu.icache.tags.avgOccs::cpu.inst     0.429159                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.570841                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
-system.cpu.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
-system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
-system.cpu.icache.tags.tagAccesses         7674817214                       # Number of tag accesses (Count)
-system.cpu.icache.tags.dataAccesses        7674817214                       # Number of data accesses (Count)
-system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1503209885500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
-system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
-system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
-system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
-system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
-system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
-system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1503209885500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
-system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
-system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
-system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
-system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
-system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
-system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
-system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1503209885500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.mmu.dtb.rdAccesses                       0                       # TLB accesses on read requests (Count)
-system.cpu.mmu.dtb.wrAccesses                       0                       # TLB accesses on write requests (Count)
-system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
-system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
-system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1503209885500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
-system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
-system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
-system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
-system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1503209885500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.power_state.pwrStateResidencyTicks::OFF 1273062412500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
-system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
-system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
-system.cpu.workload.numSyscalls                  1280                       # Number of system calls (Count)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
-system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
-system.l2.demandHits::switch_cpus.inst           1296                       # number of demand (read+write) hits (Count)
-system.l2.demandHits::switch_cpus.data          37344                       # number of demand (read+write) hits (Count)
-system.l2.demandHits::total                     38640                       # number of demand (read+write) hits (Count)
-system.l2.overallHits::switch_cpus.inst          1296                       # number of overall hits (Count)
-system.l2.overallHits::switch_cpus.data         37344                       # number of overall hits (Count)
-system.l2.overallHits::total                    38640                       # number of overall hits (Count)
-system.l2.demandMisses::switch_cpus.inst          486                       # number of demand (read+write) misses (Count)
-system.l2.demandMisses::switch_cpus.data       128935                       # number of demand (read+write) misses (Count)
-system.l2.demandMisses::total                  129421                       # number of demand (read+write) misses (Count)
-system.l2.overallMisses::switch_cpus.inst          486                       # number of overall misses (Count)
-system.l2.overallMisses::switch_cpus.data       128935                       # number of overall misses (Count)
-system.l2.overallMisses::total                 129421                       # number of overall misses (Count)
-system.l2.demandMissLatency::switch_cpus.inst     41962000                       # number of demand (read+write) miss ticks (Tick)
-system.l2.demandMissLatency::switch_cpus.data  10479141500                       # number of demand (read+write) miss ticks (Tick)
-system.l2.demandMissLatency::total        10521103500                       # number of demand (read+write) miss ticks (Tick)
-system.l2.overallMissLatency::switch_cpus.inst     41962000                       # number of overall miss ticks (Tick)
-system.l2.overallMissLatency::switch_cpus.data  10479141500                       # number of overall miss ticks (Tick)
-system.l2.overallMissLatency::total       10521103500                       # number of overall miss ticks (Tick)
-system.l2.demandAccesses::switch_cpus.inst         1782                       # number of demand (read+write) accesses (Count)
-system.l2.demandAccesses::switch_cpus.data       166279                       # number of demand (read+write) accesses (Count)
-system.l2.demandAccesses::total                168061                       # number of demand (read+write) accesses (Count)
-system.l2.overallAccesses::switch_cpus.inst         1782                       # number of overall (read+write) accesses (Count)
-system.l2.overallAccesses::switch_cpus.data       166279                       # number of overall (read+write) accesses (Count)
-system.l2.overallAccesses::total               168061                       # number of overall (read+write) accesses (Count)
-system.l2.demandMissRate::switch_cpus.inst     0.272727                       # miss rate for demand accesses (Ratio)
-system.l2.demandMissRate::switch_cpus.data     0.775414                       # miss rate for demand accesses (Ratio)
-system.l2.demandMissRate::total              0.770083                       # miss rate for demand accesses (Ratio)
-system.l2.overallMissRate::switch_cpus.inst     0.272727                       # miss rate for overall accesses (Ratio)
-system.l2.overallMissRate::switch_cpus.data     0.775414                       # miss rate for overall accesses (Ratio)
-system.l2.overallMissRate::total             0.770083                       # miss rate for overall accesses (Ratio)
-system.l2.demandAvgMissLatency::switch_cpus.inst 86341.563786                       # average overall miss latency in ticks ((Tick/Count))
-system.l2.demandAvgMissLatency::switch_cpus.data 81274.607360                       # average overall miss latency in ticks ((Tick/Count))
-system.l2.demandAvgMissLatency::total    81293.634727                       # average overall miss latency in ticks ((Tick/Count))
-system.l2.overallAvgMissLatency::switch_cpus.inst 86341.563786                       # average overall miss latency ((Tick/Count))
-system.l2.overallAvgMissLatency::switch_cpus.data 81274.607360                       # average overall miss latency ((Tick/Count))
-system.l2.overallAvgMissLatency::total   81293.634727                       # average overall miss latency ((Tick/Count))
-system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
-system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
-system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
-system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
-system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.l2.writebacks::writebacks               127828                       # number of writebacks (Count)
-system.l2.writebacks::total                    127828                       # number of writebacks (Count)
-system.l2.demandMshrMisses::switch_cpus.inst          486                       # number of demand (read+write) MSHR misses (Count)
-system.l2.demandMshrMisses::switch_cpus.data       128935                       # number of demand (read+write) MSHR misses (Count)
-system.l2.demandMshrMisses::total              129421                       # number of demand (read+write) MSHR misses (Count)
-system.l2.overallMshrMisses::switch_cpus.inst          486                       # number of overall MSHR misses (Count)
-system.l2.overallMshrMisses::switch_cpus.data       128935                       # number of overall MSHR misses (Count)
-system.l2.overallMshrMisses::total             129421                       # number of overall MSHR misses (Count)
-system.l2.demandMshrMissLatency::switch_cpus.inst     37102000                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.l2.demandMshrMissLatency::switch_cpus.data   9189791500                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.l2.demandMshrMissLatency::total     9226893500                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.l2.overallMshrMissLatency::switch_cpus.inst     37102000                       # number of overall MSHR miss ticks (Tick)
-system.l2.overallMshrMissLatency::switch_cpus.data   9189791500                       # number of overall MSHR miss ticks (Tick)
-system.l2.overallMshrMissLatency::total    9226893500                       # number of overall MSHR miss ticks (Tick)
-system.l2.demandMshrMissRate::switch_cpus.inst     0.272727                       # mshr miss ratio for demand accesses (Ratio)
-system.l2.demandMshrMissRate::switch_cpus.data     0.775414                       # mshr miss ratio for demand accesses (Ratio)
-system.l2.demandMshrMissRate::total          0.770083                       # mshr miss ratio for demand accesses (Ratio)
-system.l2.overallMshrMissRate::switch_cpus.inst     0.272727                       # mshr miss ratio for overall accesses (Ratio)
-system.l2.overallMshrMissRate::switch_cpus.data     0.775414                       # mshr miss ratio for overall accesses (Ratio)
-system.l2.overallMshrMissRate::total         0.770083                       # mshr miss ratio for overall accesses (Ratio)
-system.l2.demandAvgMshrMissLatency::switch_cpus.inst 76341.563786                       # average overall mshr miss latency ((Tick/Count))
-system.l2.demandAvgMshrMissLatency::switch_cpus.data 71274.607360                       # average overall mshr miss latency ((Tick/Count))
-system.l2.demandAvgMshrMissLatency::total 71293.634727                       # average overall mshr miss latency ((Tick/Count))
-system.l2.overallAvgMshrMissLatency::switch_cpus.inst 76341.563786                       # average overall mshr miss latency ((Tick/Count))
-system.l2.overallAvgMshrMissLatency::switch_cpus.data 71274.607360                       # average overall mshr miss latency ((Tick/Count))
-system.l2.overallAvgMshrMissLatency::total 71293.634727                       # average overall mshr miss latency ((Tick/Count))
-system.l2.replacements                         131559                       # number of replacements (Count)
-system.l2.ReadCleanReq.hits::switch_cpus.inst         1296                       # number of ReadCleanReq hits (Count)
-system.l2.ReadCleanReq.hits::total               1296                       # number of ReadCleanReq hits (Count)
-system.l2.ReadCleanReq.misses::switch_cpus.inst          486                       # number of ReadCleanReq misses (Count)
-system.l2.ReadCleanReq.misses::total              486                       # number of ReadCleanReq misses (Count)
-system.l2.ReadCleanReq.missLatency::switch_cpus.inst     41962000                       # number of ReadCleanReq miss ticks (Tick)
-system.l2.ReadCleanReq.missLatency::total     41962000                       # number of ReadCleanReq miss ticks (Tick)
-system.l2.ReadCleanReq.accesses::switch_cpus.inst         1782                       # number of ReadCleanReq accesses(hits+misses) (Count)
-system.l2.ReadCleanReq.accesses::total           1782                       # number of ReadCleanReq accesses(hits+misses) (Count)
-system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.272727                       # miss rate for ReadCleanReq accesses (Ratio)
-system.l2.ReadCleanReq.missRate::total       0.272727                       # miss rate for ReadCleanReq accesses (Ratio)
-system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 86341.563786                       # average ReadCleanReq miss latency ((Tick/Count))
-system.l2.ReadCleanReq.avgMissLatency::total 86341.563786                       # average ReadCleanReq miss latency ((Tick/Count))
-system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst          486                       # number of ReadCleanReq MSHR misses (Count)
-system.l2.ReadCleanReq.mshrMisses::total          486                       # number of ReadCleanReq MSHR misses (Count)
-system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst     37102000                       # number of ReadCleanReq MSHR miss ticks (Tick)
-system.l2.ReadCleanReq.mshrMissLatency::total     37102000                       # number of ReadCleanReq MSHR miss ticks (Tick)
-system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.272727                       # mshr miss rate for ReadCleanReq accesses (Ratio)
-system.l2.ReadCleanReq.mshrMissRate::total     0.272727                       # mshr miss rate for ReadCleanReq accesses (Ratio)
-system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 76341.563786                       # average ReadCleanReq mshr miss latency ((Tick/Count))
-system.l2.ReadCleanReq.avgMshrMissLatency::total 76341.563786                       # average ReadCleanReq mshr miss latency ((Tick/Count))
-system.l2.ReadExReq.hits::switch_cpus.data         4235                       # number of ReadExReq hits (Count)
-system.l2.ReadExReq.hits::total                  4235                       # number of ReadExReq hits (Count)
-system.l2.ReadExReq.misses::switch_cpus.data       127669                       # number of ReadExReq misses (Count)
-system.l2.ReadExReq.misses::total              127669                       # number of ReadExReq misses (Count)
-system.l2.ReadExReq.missLatency::switch_cpus.data  10365063000                       # number of ReadExReq miss ticks (Tick)
-system.l2.ReadExReq.missLatency::total    10365063000                       # number of ReadExReq miss ticks (Tick)
-system.l2.ReadExReq.accesses::switch_cpus.data       131904                       # number of ReadExReq accesses(hits+misses) (Count)
-system.l2.ReadExReq.accesses::total            131904                       # number of ReadExReq accesses(hits+misses) (Count)
-system.l2.ReadExReq.missRate::switch_cpus.data     0.967893                       # miss rate for ReadExReq accesses (Ratio)
-system.l2.ReadExReq.missRate::total          0.967893                       # miss rate for ReadExReq accesses (Ratio)
-system.l2.ReadExReq.avgMissLatency::switch_cpus.data 81186.999193                       # average ReadExReq miss latency ((Tick/Count))
-system.l2.ReadExReq.avgMissLatency::total 81186.999193                       # average ReadExReq miss latency ((Tick/Count))
-system.l2.ReadExReq.mshrMisses::switch_cpus.data       127669                       # number of ReadExReq MSHR misses (Count)
-system.l2.ReadExReq.mshrMisses::total          127669                       # number of ReadExReq MSHR misses (Count)
-system.l2.ReadExReq.mshrMissLatency::switch_cpus.data   9088373000                       # number of ReadExReq MSHR miss ticks (Tick)
-system.l2.ReadExReq.mshrMissLatency::total   9088373000                       # number of ReadExReq MSHR miss ticks (Tick)
-system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.967893                       # mshr miss rate for ReadExReq accesses (Ratio)
-system.l2.ReadExReq.mshrMissRate::total      0.967893                       # mshr miss rate for ReadExReq accesses (Ratio)
-system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 71186.999193                       # average ReadExReq mshr miss latency ((Tick/Count))
-system.l2.ReadExReq.avgMshrMissLatency::total 71186.999193                       # average ReadExReq mshr miss latency ((Tick/Count))
-system.l2.ReadSharedReq.hits::switch_cpus.data        33109                       # number of ReadSharedReq hits (Count)
-system.l2.ReadSharedReq.hits::total             33109                       # number of ReadSharedReq hits (Count)
-system.l2.ReadSharedReq.misses::switch_cpus.data         1266                       # number of ReadSharedReq misses (Count)
-system.l2.ReadSharedReq.misses::total            1266                       # number of ReadSharedReq misses (Count)
-system.l2.ReadSharedReq.missLatency::switch_cpus.data    114078500                       # number of ReadSharedReq miss ticks (Tick)
-system.l2.ReadSharedReq.missLatency::total    114078500                       # number of ReadSharedReq miss ticks (Tick)
-system.l2.ReadSharedReq.accesses::switch_cpus.data        34375                       # number of ReadSharedReq accesses(hits+misses) (Count)
-system.l2.ReadSharedReq.accesses::total         34375                       # number of ReadSharedReq accesses(hits+misses) (Count)
-system.l2.ReadSharedReq.missRate::switch_cpus.data     0.036829                       # miss rate for ReadSharedReq accesses (Ratio)
-system.l2.ReadSharedReq.missRate::total      0.036829                       # miss rate for ReadSharedReq accesses (Ratio)
-system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 90109.399684                       # average ReadSharedReq miss latency ((Tick/Count))
-system.l2.ReadSharedReq.avgMissLatency::total 90109.399684                       # average ReadSharedReq miss latency ((Tick/Count))
-system.l2.ReadSharedReq.mshrMisses::switch_cpus.data         1266                       # number of ReadSharedReq MSHR misses (Count)
-system.l2.ReadSharedReq.mshrMisses::total         1266                       # number of ReadSharedReq MSHR misses (Count)
-system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data    101418500                       # number of ReadSharedReq MSHR miss ticks (Tick)
-system.l2.ReadSharedReq.mshrMissLatency::total    101418500                       # number of ReadSharedReq MSHR miss ticks (Tick)
-system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.036829                       # mshr miss rate for ReadSharedReq accesses (Ratio)
-system.l2.ReadSharedReq.mshrMissRate::total     0.036829                       # mshr miss rate for ReadSharedReq accesses (Ratio)
-system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 80109.399684                       # average ReadSharedReq mshr miss latency ((Tick/Count))
-system.l2.ReadSharedReq.avgMshrMissLatency::total 80109.399684                       # average ReadSharedReq mshr miss latency ((Tick/Count))
-system.l2.WritebackClean.hits::writebacks        34495                       # number of WritebackClean hits (Count)
-system.l2.WritebackClean.hits::total            34495                       # number of WritebackClean hits (Count)
-system.l2.WritebackClean.accesses::writebacks        34495                       # number of WritebackClean accesses(hits+misses) (Count)
-system.l2.WritebackClean.accesses::total        34495                       # number of WritebackClean accesses(hits+misses) (Count)
-system.l2.WritebackDirty.hits::writebacks       133566                       # number of WritebackDirty hits (Count)
-system.l2.WritebackDirty.hits::total           133566                       # number of WritebackDirty hits (Count)
-system.l2.WritebackDirty.accesses::writebacks       133566                       # number of WritebackDirty accesses(hits+misses) (Count)
-system.l2.WritebackDirty.accesses::total       133566                       # number of WritebackDirty accesses(hits+misses) (Count)
-system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1503209885500                       # Cumulative time (in ticks) in various power states (Tick)
-system.l2.tags.tagsInUse                         8192                       # Average ticks per tags in use ((Tick/Count))
-system.l2.tags.totalRefs                       359739                       # Total number of references to valid blocks. (Count)
-system.l2.tags.sampledRefs                     139751                       # Sample count of references to valid blocks. (Count)
-system.l2.tags.avgRefs                       2.574143                       # Average number of references to valid blocks. ((Count/Count))
-system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
-system.l2.tags.occupancies::writebacks     186.023476                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.l2.tags.occupancies::cpu.inst         0.021640                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.l2.tags.occupancies::cpu.data       107.053123                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.l2.tags.occupancies::switch_cpus.inst    75.481519                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.l2.tags.occupancies::switch_cpus.data  7823.420242                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.l2.tags.avgOccs::writebacks           0.022708                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2.tags.avgOccs::cpu.inst             0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2.tags.avgOccs::cpu.data             0.013068                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2.tags.avgOccs::switch_cpus.inst     0.009214                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2.tags.avgOccs::switch_cpus.data     0.955007                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2.tags.occupanciesTaskId::1024           8192                       # Occupied blocks per task id (Count)
-system.l2.tags.ageTaskId_1024::4                 8192                       # Occupied blocks per task id, per block age (Count)
-system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
-system.l2.tags.tagAccesses                    2820535                       # Number of tag accesses (Count)
-system.l2.tags.dataAccesses                   2820535                       # Number of data accesses (Count)
-system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1503209885500                       # Cumulative time (in ticks) in various power states (Tick)
-system.mem_ctrls.avgPriority_writebacks::samples    127828.00                       # Average QoS priority value for accepted requests (Count)
-system.mem_ctrls.avgPriority_switch_cpus.inst::samples       486.00                       # Average QoS priority value for accepted requests (Count)
-system.mem_ctrls.avgPriority_switch_cpus.data::samples    128929.00                       # Average QoS priority value for accepted requests (Count)
-system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
-system.mem_ctrls.priorityMaxLatency      0.341056504500                       # per QoS priority maximum request to response latency (Second)
-system.mem_ctrls.numReadWriteTurnArounds         7383                       # Number of turnarounds from READ to WRITE (Count)
-system.mem_ctrls.numWriteReadTurnArounds         7383                       # Number of turnarounds from WRITE to READ (Count)
-system.mem_ctrls.numStayReadState              710200                       # Number of times bus staying in READ state (Count)
-system.mem_ctrls.numStayWriteState             120522                       # Number of times bus staying in WRITE state (Count)
-system.mem_ctrls.readReqs                      129421                       # Number of read requests accepted (Count)
-system.mem_ctrls.writeReqs                     127828                       # Number of write requests accepted (Count)
-system.mem_ctrls.readBursts                    129421                       # Number of controller read bursts, including those serviced by the write queue (Count)
-system.mem_ctrls.writeBursts                   127828                       # Number of controller write bursts, including those merged in the write queue (Count)
-system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue (Count)
-system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
-system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
-system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
-system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing ((Count/Tick))
-system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
-system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
-system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
-system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
-system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
-system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
-system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
-system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
-system.mem_ctrls.readPktSize::6                129421                       # Read request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::6               127828                       # Write request sizes (log2) (Count)
-system.mem_ctrls.rdQLenPdf::0                  129415                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::15                   4690                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::16                   4898                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::17                   7346                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::18                   7403                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::19                   7388                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::20                   7389                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::21                   7388                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::22                   7385                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::23                   7386                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::24                   7389                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::25                   7411                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::26                   7441                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::27                   7383                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::28                   7383                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::29                   7383                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::30                   7383                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::31                   7383                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::32                   7383                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.rdPerTurnAround::samples         7383                       # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::mean      17.528241                       # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::stdev      1.624615                       # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::0-1               1      0.01%      0.01% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::4-5               3      0.04%      0.05% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::6-7               5      0.07%      0.12% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::8-9              21      0.28%      0.41% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::10-11            17      0.23%      0.64% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::12-13            32      0.43%      1.07% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::14-15           314      4.25%      5.32% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::16-17          2616     35.43%     40.76% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::18-19          3837     51.97%     92.73% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::20-21           477      6.46%     99.19% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::22-23            52      0.70%     99.89% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::24-25             5      0.07%     99.96% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::26-27             2      0.03%     99.99% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::34-35             1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::total          7383                       # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.wrPerTurnAround::samples         7383                       # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::mean      17.310985                       # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::gmean     17.283985                       # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::stdev      0.956376                       # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::16             2487     33.69%     33.69% # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::17              205      2.78%     36.46% # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::18             4605     62.37%     98.84% # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::19               80      1.08%     99.92% # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::20                6      0.08%    100.00% # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::total          7383                       # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue (Byte)
-system.mem_ctrls.bytesReadSys                 8282944                       # Total read bytes from the system interface side (Byte)
-system.mem_ctrls.bytesWrittenSys              8180992                       # Total written bytes from the system interface side (Byte)
-system.mem_ctrls.avgRdBWSys              6506314.15920466                       # Average system read bandwidth in Byte/s ((Byte/Second))
-system.mem_ctrls.avgWrBWSys              6426230.10440975                       # Average system write bandwidth in Byte/s ((Byte/Second))
-system.mem_ctrls.totGap                  1055208532500                       # Total gap between requests (Tick)
-system.mem_ctrls.avgGap                    4101895.57                       # Average gap between requests ((Tick/Count))
-system.mem_ctrls.requestorReadBytes::switch_cpus.inst        31104                       # Per-requestor bytes read from memory (Byte)
-system.mem_ctrls.requestorReadBytes::switch_cpus.data      8251456                       # Per-requestor bytes read from memory (Byte)
-system.mem_ctrls.requestorWriteBytes::writebacks      8179648                       # Per-requestor bytes write to memory (Byte)
-system.mem_ctrls.requestorReadRate::switch_cpus.inst 24432.423496754524                       # Per-requestor bytes read from memory rate ((Byte/Second))
-system.mem_ctrls.requestorReadRate::switch_cpus.data 6481580.100849925540                       # Per-requestor bytes read from memory rate ((Byte/Second))
-system.mem_ctrls.requestorWriteRate::writebacks 6425174.382406800985                       # Per-requestor bytes write to memory rate ((Byte/Second))
-system.mem_ctrls.requestorReadAccesses::switch_cpus.inst          486                       # Per-requestor read serviced memory accesses (Count)
-system.mem_ctrls.requestorReadAccesses::switch_cpus.data       128935                       # Per-requestor read serviced memory accesses (Count)
-system.mem_ctrls.requestorWriteAccesses::writebacks       127828                       # Per-requestor write serviced memory accesses (Count)
-system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst     17133250                       # Per-requestor read total memory access latency (Tick)
-system.mem_ctrls.requestorReadTotalLat::switch_cpus.data   3924625500                       # Per-requestor read total memory access latency (Tick)
-system.mem_ctrls.requestorWriteTotalLat::writebacks 23494359743000                       # Per-requestor write total memory access latency (Tick)
-system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     35253.60                       # Per-requestor read average memory access latency ((Tick/Count))
-system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     30438.79                       # Per-requestor read average memory access latency ((Tick/Count))
-system.mem_ctrls.requestorWriteAvgLat::writebacks 183796662.26                       # Per-requestor write average memory access latency ((Tick/Count))
-system.mem_ctrls.dram.bytesRead::switch_cpus.inst        31104                       # Number of bytes read from this memory (Byte)
-system.mem_ctrls.dram.bytesRead::switch_cpus.data      8251840                       # Number of bytes read from this memory (Byte)
-system.mem_ctrls.dram.bytesRead::total        8282944                       # Number of bytes read from this memory (Byte)
-system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst        31104                       # Number of instructions bytes read from this memory (Byte)
-system.mem_ctrls.dram.bytesInstRead::total        31104                       # Number of instructions bytes read from this memory (Byte)
-system.mem_ctrls.dram.bytesWritten::writebacks      8180992                       # Number of bytes written to this memory (Byte)
-system.mem_ctrls.dram.bytesWritten::total      8180992                       # Number of bytes written to this memory (Byte)
-system.mem_ctrls.dram.numReads::switch_cpus.inst          486                       # Number of read requests responded to by this memory (Count)
-system.mem_ctrls.dram.numReads::switch_cpus.data       128935                       # Number of read requests responded to by this memory (Count)
-system.mem_ctrls.dram.numReads::total          129421                       # Number of read requests responded to by this memory (Count)
-system.mem_ctrls.dram.numWrites::writebacks       127828                       # Number of write requests responded to by this memory (Count)
-system.mem_ctrls.dram.numWrites::total         127828                       # Number of write requests responded to by this memory (Count)
-system.mem_ctrls.dram.bwRead::switch_cpus.inst        24432                       # Total read bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwRead::switch_cpus.data      6481882                       # Total read bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwRead::total           6506314                       # Total read bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwInstRead::switch_cpus.inst        24432                       # Instruction read bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwInstRead::total         24432                       # Instruction read bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwWrite::writebacks      6426230                       # Write bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwWrite::total          6426230                       # Write bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwTotal::writebacks      6426230                       # Total bandwidth to/from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwTotal::switch_cpus.inst        24432                       # Total bandwidth to/from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwTotal::switch_cpus.data      6481882                       # Total bandwidth to/from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwTotal::total         12932544                       # Total bandwidth to/from this memory ((Byte/Second))
-system.mem_ctrls.dram.readBursts               129415                       # Number of DRAM read bursts (Count)
-system.mem_ctrls.dram.writeBursts              127807                       # Number of DRAM write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::0         8220                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::1         8067                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::2         7899                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::3         8061                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::4         7982                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::5         8776                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::6         8010                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::7         7743                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::8         8045                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::9         8048                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::10         8141                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::11         8087                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::12         8098                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::13         8079                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::14         8176                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::15         7983                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::0         8003                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::1         7913                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::2         7896                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::3         8021                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::4         7937                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::5         7822                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::6         7891                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::7         7738                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::8         8054                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::9         8052                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::10         8066                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::11         8120                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::12         8022                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::13         8073                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::14         8202                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::15         7997                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.totQLat              1515227500                       # Total ticks spent queuing (Tick)
-system.mem_ctrls.dram.totBusLat             647075000                       # Total ticks spent in databus transfers (Tick)
-system.mem_ctrls.dram.totMemAccLat         3941758750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
-system.mem_ctrls.dram.avgQLat                11708.28                       # Average queueing delay per DRAM burst ((Tick/Count))
-system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
-system.mem_ctrls.dram.avgMemAccLat           30458.28                       # Average memory access latency per DRAM burst ((Tick/Count))
-system.mem_ctrls.dram.readRowHits               86774                       # Number of row buffer hits during reads (Count)
-system.mem_ctrls.dram.writeRowHits              46469                       # Number of row buffer hits during writes (Count)
-system.mem_ctrls.dram.readRowHitRate            67.05                       # Row buffer hit rate for reads (Ratio)
-system.mem_ctrls.dram.writeRowHitRate           36.36                       # Row buffer hit rate for writes (Ratio)
-system.mem_ctrls.dram.bytesPerActivate::samples       123979                       # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::mean   132.782229                       # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::gmean    94.883302                       # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::stdev   171.115811                       # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::0-127        82781     66.77%     66.77% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::128-255        28004     22.59%     89.36% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::256-383         5462      4.41%     93.76% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::384-511         1829      1.48%     95.24% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::512-639         1190      0.96%     96.20% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::640-767          999      0.81%     97.00% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::768-895          960      0.77%     97.78% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::896-1023          985      0.79%     98.57% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::1024-1151         1769      1.43%    100.00% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::total       123979                       # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesRead               8282560                       # Total bytes read (Byte)
-system.mem_ctrls.dram.bytesWritten            8179648                       # Total bytes written (Byte)
-system.mem_ctrls.dram.avgRdBW                6.506013                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
-system.mem_ctrls.dram.avgWrBW                6.425174                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
-system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
-system.mem_ctrls.dram.busUtil                    0.10                       # Data bus utilization in percentage (Ratio)
-system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads (Ratio)
-system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes (Ratio)
-system.mem_ctrls.dram.pageHitRate               51.80                       # Row buffer hit rate, read and write combined (Ratio)
-system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1503209885500                       # Cumulative time (in ticks) in various power states (Tick)
-system.mem_ctrls.dram.rank0.actEnergy       442323000                       # Energy for activate commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.preEnergy       235100250                       # Energy for precharge commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.readEnergy      462372120                       # Energy for read commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.writeEnergy     330013620                       # Energy for write commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.refreshEnergy 100494254640.000015                       # Energy for refresh commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.actBackEnergy  56760488280                       # Energy for active background per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.preBackEnergy 441054670560                       # Energy for precharge background per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.totalEnergy  599779222470                       # Total energy per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.averagePower   471.131043                       # Core power per rank (mW) (Watt)
-system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
-system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1146067975500                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank0.pwrStateTime::REF  42510260000                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank0.pwrStateTime::ACT  84484177000                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank1.actEnergy       442887060                       # Energy for activate commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.preEnergy       235400055                       # Energy for precharge commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.readEnergy      461650980                       # Energy for read commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.writeEnergy     337138920                       # Energy for write commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.refreshEnergy 100494254640.000015                       # Energy for refresh commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.actBackEnergy  56970641010                       # Energy for active background per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.preBackEnergy 440877699840                       # Energy for precharge background per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.totalEnergy  599819672505                       # Total energy per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.averagePower   471.162817                       # Core power per rank (mW) (Watt)
-system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
-system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1145606659250                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank1.pwrStateTime::REF  42510260000                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank1.pwrStateTime::ACT  84945493250                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
-system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1503209885500                       # Cumulative time (in ticks) in various power states (Tick)
-system.membus.transDist::ReadResp                1752                       # Transaction distribution (Count)
-system.membus.transDist::WritebackDirty        127828                       # Transaction distribution (Count)
-system.membus.transDist::CleanEvict              1645                       # Transaction distribution (Count)
-system.membus.transDist::ReadExReq             127669                       # Transaction distribution (Count)
-system.membus.transDist::ReadExResp            127669                       # Transaction distribution (Count)
-system.membus.transDist::ReadSharedReq           1752                       # Transaction distribution (Count)
-system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       388315                       # Packet count per connected requestor and responder (Count)
-system.membus.pktCount_system.l2.mem_side_port::total       388315                       # Packet count per connected requestor and responder (Count)
-system.membus.pktCount::total                  388315                       # Packet count per connected requestor and responder (Count)
-system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     16463936                       # Cumulative packet size per connected requestor and responder (Byte)
-system.membus.pktSize_system.l2.mem_side_port::total     16463936                       # Cumulative packet size per connected requestor and responder (Byte)
-system.membus.pktSize::total                 16463936                       # Cumulative packet size per connected requestor and responder (Byte)
-system.membus.snoops                                0                       # Total snoops (Count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
-system.membus.snoopFanout::samples             129421                       # Request fanout histogram (Count)
-system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
-system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
-system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
-system.membus.snoopFanout::0                   129421    100.00%    100.00% # Request fanout histogram (Count)
-system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
-system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
-system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
-system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
-system.membus.snoopFanout::total               129421                       # Request fanout histogram (Count)
-system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1503209885500                       # Cumulative time (in ticks) in various power states (Tick)
-system.membus.reqLayer2.occupancy           771481500                       # Layer occupancy (ticks) (Tick)
-system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
-system.membus.respLayer1.occupancy          689527250                       # Layer occupancy (ticks) (Tick)
-system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
-system.membus.snoop_filter.totRequests         258894                       # Total number of requests made to the snoop filter. (Count)
-system.membus.snoop_filter.hitSingleRequests       129473                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
-system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
-system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
-system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
-system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
-system.switch_cpus.numCycles               2546124825                       # Number of cpu cycles simulated (Cycle)
-system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
-system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
-system.switch_cpus.exec_context.thread_0.numInsts    700000000                       # Number of instructions committed (Count)
-system.switch_cpus.exec_context.thread_0.numOps   1439331374                       # Number of ops (including micro ops) committed (Count)
-system.switch_cpus.exec_context.thread_0.numIntAluAccesses   1425112271                       # Number of integer alu accesses (Count)
-system.switch_cpus.exec_context.thread_0.numFpAluAccesses     14280646                       # Number of float alu accesses (Count)
-system.switch_cpus.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
-system.switch_cpus.exec_context.thread_0.numCallsReturns     19685158                       # Number of times a function call or return occured (Count)
-system.switch_cpus.exec_context.thread_0.numCondCtrlInsts    140385163                       # Number of instructions that are conditional controls (Count)
-system.switch_cpus.exec_context.thread_0.numIntInsts   1425112271                       # Number of integer instructions (Count)
-system.switch_cpus.exec_context.thread_0.numFpInsts     14280646                       # Number of float instructions (Count)
-system.switch_cpus.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
-system.switch_cpus.exec_context.thread_0.numIntRegReads   1780708215                       # Number of times the integer registers were read (Count)
-system.switch_cpus.exec_context.thread_0.numIntRegWrites   1029394995                       # Number of times the integer registers were written (Count)
-system.switch_cpus.exec_context.thread_0.numFpRegReads     18845783                       # Number of times the floating registers were read (Count)
-system.switch_cpus.exec_context.thread_0.numFpRegWrites     11104496                       # Number of times the floating registers were written (Count)
-system.switch_cpus.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
-system.switch_cpus.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
-system.switch_cpus.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
-system.switch_cpus.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
-system.switch_cpus.exec_context.thread_0.numCCRegReads    946609107                       # Number of times the CC registers were read (Count)
-system.switch_cpus.exec_context.thread_0.numCCRegWrites    435028331                       # Number of times the CC registers were written (Count)
-system.switch_cpus.exec_context.thread_0.numMiscRegReads    654711154                       # Number of times the Misc registers were read (Count)
-system.switch_cpus.exec_context.thread_0.numMiscRegWrites           54                       # Number of times the Misc registers were written (Count)
-system.switch_cpus.exec_context.thread_0.numMemRefs    302518226                       # Number of memory refs (Count)
-system.switch_cpus.exec_context.thread_0.numLoadInsts    194708056                       # Number of load instructions (Count)
-system.switch_cpus.exec_context.thread_0.numStoreInsts    107810170                       # Number of store instructions (Count)
-system.switch_cpus.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
-system.switch_cpus.exec_context.thread_0.numBusyCycles   2546124825                       # Number of busy cycles (Cycle)
-system.switch_cpus.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
-system.switch_cpus.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
-system.switch_cpus.exec_context.thread_0.numBranches    177181811                       # Number of branches fetched (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::No_OpClass      3336996      0.23%      0.23% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::IntAlu   1116749265     77.59%     77.82% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::IntMult       675604      0.05%     77.87% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::IntDiv      7058053      0.49%     78.36% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatAdd      1404330      0.10%     78.45% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     78.45% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatCvt           96      0.00%     78.45% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     78.45% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     78.45% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     78.45% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     78.45% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     78.45% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAdd       175114      0.01%     78.47% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     78.47% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAlu      1167892      0.08%     78.55% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     78.55% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdCvt      1610800      0.11%     78.66% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdMisc      2054779      0.14%     78.80% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     78.80% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     78.80% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShift        65266      0.00%     78.81% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     78.81% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     78.81% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     78.81% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatAdd      1144650      0.08%     78.89% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     78.89% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     78.89% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatCvt       457902      0.03%     78.92% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     78.92% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     78.92% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatMult       686790      0.05%     78.97% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     78.97% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt       228930      0.02%     78.98% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     78.98% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     78.98% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     78.98% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     78.98% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     78.98% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     78.98% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     78.98% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     78.98% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     78.98% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     78.98% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     78.98% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     78.98% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     78.98% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     78.98% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::MemRead    190762861     13.25%     92.24% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::MemWrite    106555760      7.40%     99.64% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMemRead      3945195      0.27%     99.91% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMemWrite      1254410      0.09%    100.00% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::total   1439334693                       # Class of executed instruction. (Count)
-system.switch_cpus.mmu.dtb.rdAccesses       194713289                       # TLB accesses on read requests (Count)
-system.switch_cpus.mmu.dtb.wrAccesses       107835606                       # TLB accesses on write requests (Count)
-system.switch_cpus.mmu.dtb.rdMisses               220                       # TLB misses on read requests (Count)
-system.switch_cpus.mmu.dtb.wrMisses              4085                       # TLB misses on write requests (Count)
-system.switch_cpus.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1503209885500                       # Cumulative time (in ticks) in various power states (Tick)
-system.switch_cpus.mmu.itb.rdAccesses               0                       # TLB accesses on read requests (Count)
-system.switch_cpus.mmu.itb.wrAccesses       959351938                       # TLB accesses on write requests (Count)
-system.switch_cpus.mmu.itb.rdMisses                 0                       # TLB misses on read requests (Count)
-system.switch_cpus.mmu.itb.wrMisses               131                       # TLB misses on write requests (Count)
-system.switch_cpus.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1503209885500                       # Cumulative time (in ticks) in various power states (Tick)
-system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1503209885500                       # Cumulative time (in ticks) in various power states (Tick)
-system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
-system.switch_cpus.thread_0.numOps                  0                       # Number of Ops committed (Count)
-system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
-system.tol2bus.transDist::ReadResp              36157                       # Transaction distribution (Count)
-system.tol2bus.transDist::WritebackDirty       261394                       # Transaction distribution (Count)
-system.tol2bus.transDist::WritebackClean        34495                       # Transaction distribution (Count)
-system.tol2bus.transDist::CleanEvict             3731                       # Transaction distribution (Count)
-system.tol2bus.transDist::ReadExReq            131904                       # Transaction distribution (Count)
-system.tol2bus.transDist::ReadExResp           131904                       # Transaction distribution (Count)
-system.tol2bus.transDist::ReadCleanReq           1782                       # Transaction distribution (Count)
-system.tol2bus.transDist::ReadSharedReq         34375                       # Transaction distribution (Count)
-system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5346                       # Packet count per connected requestor and responder (Count)
-system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       498837                       # Packet count per connected requestor and responder (Count)
-system.tol2bus.pktCount::total                 504183                       # Packet count per connected requestor and responder (Count)
-system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       228096                       # Cumulative packet size per connected requestor and responder (Byte)
-system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     21283712                       # Cumulative packet size per connected requestor and responder (Byte)
-system.tol2bus.pktSize::total                21511808                       # Cumulative packet size per connected requestor and responder (Byte)
-system.tol2bus.snoops                          131559                       # Total snoops (Count)
-system.tol2bus.snoopTraffic                   8180992                       # Total snoop traffic (Byte)
-system.tol2bus.snoopFanout::samples            299620                       # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::mean             0.006962                       # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::stdev            0.083149                       # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::0                  297534     99.30%     99.30% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::1                    2086      0.70%    100.00% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::total              299620                       # Request fanout histogram (Count)
-system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1503209885500                       # Cumulative time (in ticks) in various power states (Tick)
-system.tol2bus.reqLayer0.occupancy          336122000                       # Layer occupancy (ticks) (Tick)
-system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
-system.tol2bus.respLayer0.occupancy           2673000                       # Layer occupancy (ticks) (Tick)
-system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
-system.tol2bus.respLayer1.occupancy         249418500                       # Layer occupancy (ticks) (Tick)
-system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
-system.tol2bus.snoop_filter.totRequests        336122                       # Total number of requests made to the snoop filter. (Count)
-system.tol2bus.snoop_filter.hitSingleRequests       168061                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
-system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
-system.tol2bus.snoop_filter.totSnoops            2086                       # Total number of snoops made to the snoop filter. (Count)
-system.tol2bus.snoop_filter.hitSingleSnoops         2086                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
-system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
-system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
-system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
-system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
-
----------- End Simulation Statistics   ----------
diff --git a/run_tests.py b/run_tests.py
deleted file mode 100644
index d044a69..0000000
--- a/run_tests.py
+++ /dev/null
@@ -1,137 +0,0 @@
-from multiprocessing import Pool
-import subprocess
-import os
-from tqdm import tqdm
-from datetime import datetime
-
-OUTDIR="out"
-SPECDIR="/home/timmy/spec2017"
-MAXPROC = 56
-
-# benchmarks will be 0 indexed
-bench = {
-    "blender_r": f"{SPECDIR}/blender_r/exe/blender_r_base.spectre_safebet-m64", # works
-    # "cactuBSSN_r": f"{SPECDIR}/cactuBSSN_r/exe/cactusBSSN_r_base.spectre_safebet-m64", # boring
-    # "cactuBSSN_s": f"{SPECDIR}/cactuBSSN_s/exe/cactusBSSN_s_base.spectre_safebet-m64", # boring
-    "deepsjeng_r.test": (f"{SPECDIR}/deepsjeng_r/exe/deepsjeng_r_base.spectre_safebet-m64", "/home/timmy/spec2017/deepsjeng_r/data/test/input/test.txt"),
-    "deepsjeng_s.test": (f"{SPECDIR}/deepsjeng_s/exe/deepsjeng_s_base.spectre_safebet-m64", "/home/timmy/spec2017/deepsjeng_r/data/test/input/test.txt"),
-    "deepsjeng_r.train": (f"{SPECDIR}/deepsjeng_r/exe/deepsjeng_r_base.spectre_safebet-m64", "/home/timmy/spec2017/deepsjeng_r/data/train/input/train.txt"),
-    "deepsjeng_s.train": (f"{SPECDIR}/deepsjeng_s/exe/deepsjeng_s_base.spectre_safebet-m64", "/home/timmy/spec2017/deepsjeng_r/data/train/input/train.txt"),
-    "lbm_r.test": (f"{SPECDIR}/lbm_r/exe/lbm_r_base.spectre_safebet-m64", "20;reference.dat;0;1;/home/timmy/spec2017/lbm_s/data/test/input/200_200_260_ldc.of"),
-    "lbm_s.test": (f"{SPECDIR}/lbm_s/exe/lbm_s_base.spectre_safebet-m64", "20;reference.dat;0;1;/home/timmy/spec2017/lbm_s/data/test/input/200_200_260_ldc.of"),
-    "lbm_r.train": (f"{SPECDIR}/lbm_r/exe/lbm_r_base.spectre_safebet-m64", "200;reference.dat;0;1;/home/timmy/spec2017/lbm_s/data/test/input/200_200_260_ldc.of"),
-    "lbm_s.train": (f"{SPECDIR}/lbm_s/exe/lbm_s_base.spectre_safebet-m64", "200;reference.dat;0;1;/home/timmy/spec2017/lbm_s/data/test/input/200_200_260_ldc.of"),
-    # "leela_r": f"{SPECDIR}/leela_r/exe/leela_r_base.spectre_safebet-m64", # boring
-    # "leela_s": f"{SPECDIR}/leela_s/exe/leela_s_base.spectre_safebet-m64", # boring
-    # "mcf_r": f"{SPECDIR}/mcf_r/exe/mcf_r_base.spectre_safebet-m64", # boring
-    # "mcf_s": f"{SPECDIR}/mcf_s/exe/mcf_s_base.spectre_safebet-m64", # boring
-    "povray_r": f"{SPECDIR}/povray_r/exe/povray_r_base.spectre_safebet-m64", # works
-}
-
-# bench = { "helloworld": "gem5/tests/test-progs/hello/bin/x86/linux/hello" }
-
-# l2size = [64, 128, 256, 512, 1024, 2048]
-# num_sc = [2,4,6,8,12]
-# l2assoc = [8, 16]
-# l1size = [8, 16, 32, 64, 128]
-# processor = [simple, 03, wide]
-
-# best num_sc = 8
-
-option_pkgs = [
-    # {"l2_size": 128, "l2_assoc": 8, "rpl": "lru" }
-
-    *[
-        {"l1d_size": l1sz, "l2_size": l2sz, "l2_assoc": assoc, "rpl": "lru" } 
-        for l1sz in [16, 64] 
-        for l2sz in [64, 128, 256, 512, 1024, 2048] 
-        for assoc in [8, 16]],
-    
-    *[
-        {"l1d_size": l1sz, "l2_size": l2sz, "l2_assoc": 16, "rpl": "sc", "num_sc_blocks": n } 
-        # for l1sz in [8, 16, 32, 64, 128] 
-        for l1sz in [16, 64] 
-        for n in [2,4,6,8,12]
-        # for l2sz in [64, 128, 256, 512,]
-        for l2sz in [64, 128, 256, 512, 1024, 2048]
-    ]
-]
-
-OUTDIR="out"
-commands = []
-
-def try_to_run(command):
-    try:
-        result = subprocess.run(command, shell=True, capture_output=True, text=True)
-        print(f"[{datetime.now().strftime('%H:%M:%S')}]: {'\033[32mSUCCESS\033[0m' if result.returncode == 0 else '\033[31mFAILURE\033[0m'} -- {command}")
-            
-        return {"command": command, "stdout": result.stdout, "stderr": result.stderr, "returncode": result.returncode}
-    except Exception as e:
-        return {"command": command, "error": str(e)}
-
-if not os.path.exists(OUTDIR): os.makedirs(OUTDIR)
-for b in bench:
-    if not os.path.exists(outdir:=os.path.join(OUTDIR, b)): os.makedirs(outdir)
-
-# assemble command line processes
-for options in option_pkgs:
-    ocmd = [f"--{k}={options[k]}" for k in options]
-    ohdr = ".".join([f"{k}={options[k]}" for k in options])
-    for i,b in enumerate(bench):
-        cmd_args = ""
-        binary = ""
-        if isinstance(bench[b], tuple):
-            binary = bench[b][0]
-            cmd_args = bench[b][1]
-        else:
-            binary = bench[b]
-        commands.append(" ".join([
-            "gem5/build/X86/gem5.opt", 
-            f"--outdir={OUTDIR}/{b}/{ohdr}",
-            "./configs/main.py",
-            f"--binary={binary}",
-            f"--cmd_args=\"{cmd_args}\"",
-            *ocmd,
-            # "-F 10000000" # --fast-forward
-            ]))
-
-print(f"running {len(commands)} benchmarks")
-
-with Pool(processes=MAXPROC if MAXPROC < len(commands) else len(commands)) as pool:
-    results = pool.map(try_to_run, commands)
-
-successes = 0
-failures = []
-with open("run.log", "w") as f:
-    for result in results:
-        f.write("+" + "-" * 79 + "\n")
-        f.write(f"Command: {result['command']}\n")
-
-        if "error" in result:
-            f.write(f"Error: {result['error']}")
-        else:
-            if result['returncode'] != 0:
-                failures.append(result)
-            else:
-                successes += 1
-            f.write(f"Return Code: {result['returncode']}\n")
-            f.write(f"Stdout:\n{result['stdout']}\n")
-            f.write(f"Stderr:\n{result['stderr']}\n")
-            
-        f.write("+" + "-" * 79 + "\n\n\n")
-    f.close()
-    
-with open("run.rpt", "w") as f:
-    print("simulations completed.")
-    print(f"{successes} successes. {len(failures)} failures.")
-    f.write("simulations completed.\n")
-    f.write(f"{successes} successes. {len(failures)} failures.\n\n")
-    f.write(f"Failing runs:")
-    for fail in failures:
-        f.write("# " + "-"*78 + "\n")
-        f.write(f"\nreturn code: {fail['returncode']}\n")
-        f.write(f"\ncommand: {fail['command']}\n")
-        f.write(f"\nstdout: {fail['stdout']}\n")
-        f.write(f"\nstderr: {fail['stderr']}\n\n")
-    f.close()
-
diff --git a/screenlog.0 b/screenlog.0
deleted file mode 100644
index e69de29..0000000
diff --git a/src/mem/cache/SConscript b/src/mem/cache/SConscript
index dbe1b29..f1bd83a 100644
--- a/src/mem/cache/SConscript
+++ b/src/mem/cache/SConscript
@@ -50,7 +50,6 @@ DebugFlag('CacheVerbose')
 DebugFlag('HWPrefetch')
 DebugFlag('MSHR')
 DebugFlag('HWPrefetchQueue')
-DebugFlag('Zcache')
 
 # CacheTags is so outrageously verbose, printing the cache's entire tag
 # array on each timing access, that you should probably have to ask for
diff --git a/src/mem/cache/base.cc b/src/mem/cache/base.cc
index f8b6f8b..cf6c9fe 100644
--- a/src/mem/cache/base.cc
+++ b/src/mem/cache/base.cc
@@ -63,9 +63,6 @@
 #include "params/WriteAllocator.hh"
 #include "sim/cur_tick.hh"
 
-#include "base/trace.hh"
-#include "debug/Zcache.hh"
-
 namespace gem5
 {
 
@@ -184,7 +181,6 @@ BaseCache::CacheResponsePort::processSendRetry()
 Addr
 BaseCache::regenerateBlkAddr(CacheBlk* blk)
 {
-
     if (blk != tempBlock) {
         return tags->regenerateBlkAddr(blk);
     } else {
@@ -492,12 +488,10 @@ BaseCache::recvTimingResp(PacketPtr pkt)
 {
     assert(pkt->isResponse());
 
-    // DPRINTF(Zcache, "Response from memory: %s\n", pkt->print());
-
     // all header delay should be paid for by the crossbar, unless
     // this is a prefetch response from above
-    // panic_if(pkt->headerDelay != 0 && pkt->cmd != MemCmd::HardPFResp,
-    //          "%s saw a non-zero packet delay\n", name());
+    panic_if(pkt->headerDelay != 0 && pkt->cmd != MemCmd::HardPFResp,
+             "%s saw a non-zero packet delay\n", name());
 
     const bool is_error = pkt->isError();
 
@@ -508,8 +502,6 @@ BaseCache::recvTimingResp(PacketPtr pkt)
 
     DPRINTF(Cache, "%s: Handling response %s\n", __func__,
             pkt->print());
-    // DPRINTF(Zcache, "%s: Handling response %s\n", __func__,
-    //         pkt->print());
 
     // if this is a write, we should be looking at an uncacheable
     // write
@@ -552,14 +544,12 @@ BaseCache::recvTimingResp(PacketPtr pkt)
     // make sure that if the mshr was due to a whole line write then
     // the response is an invalidation
     assert(!mshr->wasWholeLineWrite || pkt->isInvalidate());
-    // DPRINTF(Zcache, "In recvTimingResp (from Memory or L2), address of the packet is: %x\n", pkt->getAddr());
+
     CacheBlk *blk = tags->findBlock(pkt->getAddr(), pkt->isSecure());
 
     if (is_fill && !is_error) {
         DPRINTF(Cache, "Block for addr %#llx being updated in Cache\n",
                 pkt->getAddr());
-        // DPRINTF(Zcache, "Block for addr %#llx being updated in Cache\n",
-                // pkt->getAddr());
 
         const bool allocate = (writeAllocator && mshr->wasWholeLineWrite) ?
             writeAllocator->allocate() : mshr->allocOnFill();
@@ -724,7 +714,6 @@ BaseCache::functionalAccess(PacketPtr pkt, bool from_cpu_side)
 {
     Addr blk_addr = pkt->getBlockAddr(blkSize);
     bool is_secure = pkt->isSecure();
-    // DPRINTF(Zcache, "In functionalAccess (from Memory or L2), address of the packet is: %x\n", pkt->getAddr());
     CacheBlk *blk = tags->findBlock(pkt->getAddr(), is_secure);
     MSHR *mshr = mshrQueue.findMatch(blk_addr, is_secure);
 
@@ -911,7 +900,6 @@ BaseCache::getNextQueueEntry()
         PacketPtr pkt = prefetcher->getPacket();
         if (pkt) {
             Addr pf_addr = pkt->getBlockAddr(blkSize);
-            // DPRINTF(Zcache, "In getNextQueueEntry (from Memory or L2), address of the packet is: %x\n", pkt->getAddr());
             if (tags->findBlock(pf_addr, pkt->isSecure())) {
                 DPRINTF(HWPrefetch, "Prefetch %#x has hit in cache, "
                         "dropped.\n", pf_addr);
@@ -1557,7 +1545,6 @@ BaseCache::handleFill(PacketPtr pkt, CacheBlk *blk, PacketList &writebacks,
     // Block is guaranteed to be valid at this point
     assert(blk->isValid());
     assert(blk->isSecure() == is_secure);
-
     assert(regenerateBlkAddr(blk) == addr);
 
     blk->setCoherenceBits(CacheBlk::ReadableBit);
@@ -1653,8 +1640,6 @@ BaseCache::allocateBlock(const PacketPtr pkt, PacketList &writebacks)
     // Print victim block's information
     DPRINTF(CacheRepl, "Replacement victim: %s\n", victim->print());
 
-    // Insert walk here
-
     // Try to evict blocks; if it fails, give up on allocation
     if (!handleEvictions(evict_blks, writebacks)) {
         return nullptr;
@@ -1909,7 +1894,6 @@ BaseCache::sendMSHRQueuePacket(MSHR* mshr)
         }
     }
 
-    // DPRINTF(Zcache, "In sendMSHRQueuePacket (from Memory or L2), address in the mshr is: %x\n", mshr->blkAddr);
     CacheBlk *blk = tags->findBlock(mshr->blkAddr, mshr->isSecure);
 
     // either a prefetch that is not present upstream, or a normal
diff --git a/src/mem/cache/base.hh b/src/mem/cache/base.hh
index 10e3fdc..6fc7628 100644
--- a/src/mem/cache/base.hh
+++ b/src/mem/cache/base.hh
@@ -316,17 +316,17 @@ class BaseCache : public ClockedObject
         BaseCache *cache;
 
       protected:
-        virtual bool recvTimingSnoopResp(PacketPtr pkt) override; // receive timing snoop response from CPU
+        virtual bool recvTimingSnoopResp(PacketPtr pkt) override;
 
-        virtual bool tryTiming(PacketPtr pkt) override; // check if cache can handle a timing request
+        virtual bool tryTiming(PacketPtr pkt) override;
 
-        virtual bool recvTimingReq(PacketPtr pkt) override; // request from the L1
+        virtual bool recvTimingReq(PacketPtr pkt) override;
 
-        virtual Tick recvAtomic(PacketPtr pkt) override; // ignore, for atomic only
+        virtual Tick recvAtomic(PacketPtr pkt) override;
 
-        virtual void recvFunctional(PacketPtr pkt) override; // receive functional request packet from CPU
+        virtual void recvFunctional(PacketPtr pkt) override;
 
-        virtual AddrRangeList getAddrRanges() const override; // get address ranges of the cache
+        virtual AddrRangeList getAddrRanges() const override;
 
       public:
 
diff --git a/src/mem/cache/cache.cc b/src/mem/cache/cache.cc
index b95defb..24b3fe7 100644
--- a/src/mem/cache/cache.cc
+++ b/src/mem/cache/cache.cc
@@ -406,7 +406,6 @@ void
 Cache::recvTimingReq(PacketPtr pkt)
 {
     DPRINTF(CacheTags, "%s tags:\n%s\n", __func__, tags->print());
-    // DPRINTF(Zcache, "In recvTimingReq (from CPU or L1), address of the packet is: %x\n", pkt->getAddr());
 
     promoteWholeLineWrites(pkt);
 
diff --git a/src/mem/cache/prefetch/associative_set_impl.hh b/src/mem/cache/prefetch/associative_set_impl.hh
index 1be5969..c53b19a 100644
--- a/src/mem/cache/prefetch/associative_set_impl.hh
+++ b/src/mem/cache/prefetch/associative_set_impl.hh
@@ -48,7 +48,7 @@ AssociativeSet<Entry>::AssociativeSet(int assoc, int num_entries,
              "must be a power of 2");
     for (unsigned int entry_idx = 0; entry_idx < numEntries; entry_idx += 1) {
         Entry* entry = &entries[entry_idx];
-        indexingPolicy->setEntry(entry, entry_idx, entry->getTag());
+        indexingPolicy->setEntry(entry, entry_idx);
         entry->replacementData = replacementPolicy->instantiateEntry();
     }
 }
diff --git a/src/mem/cache/replacement_policies/replaceable_entry.hh b/src/mem/cache/replacement_policies/replaceable_entry.hh
index 8b4c373..6c56bca 100644
--- a/src/mem/cache/replacement_policies/replaceable_entry.hh
+++ b/src/mem/cache/replacement_policies/replaceable_entry.hh
@@ -35,9 +35,6 @@
 #include "base/compiler.hh"
 #include "base/cprintf.hh"
 
-#include "base/trace.hh"
-#include "debug/Zcache.hh"
-
 namespace gem5
 {
 
@@ -75,16 +72,9 @@ class ReplaceableEntry
      * Way (relative position within the set) to which this entry belongs.
      */
     uint32_t _way;
-    uint32_t _parentSet;
-    uint32_t  _parentWay;
-    uint64_t _addr;
-    uint64_t _parentAddr;
-
-    ReplaceableEntry* _parentEntry;
 
   public:
     ReplaceableEntry() = default;
-    // virtual ReplaceablEntry() = default;
     virtual ~ReplaceableEntry() = default;
 
     /**
@@ -100,29 +90,10 @@ class ReplaceableEntry
      * @param way The way of this entry.
      */
     virtual void
-    setPosition(const uint32_t set, const uint32_t way, uint64_t addr)
+    setPosition(const uint32_t set, const uint32_t way)
     {
         _set = set;
         _way = way;
-        _addr = addr;
-        // DPRINTF(Zcache, "ADDRESS: %x was placed in set %d, way %d.\n", addr, set, way);
-    }
-
-    virtual void
-    setParent(const int parentAddr, const int parentSet, const int parentWay)
-    {
-        _parentSet = parentSet;
-        _parentWay = parentWay;
-        _parentAddr = parentAddr;
-    }
-
-    virtual void
-    setParentEntry(ReplaceableEntry* parentEntry) {
-      _parentEntry = parentEntry;
-    }
-
-    ReplaceableEntry* getParentEntry() {
-      return _parentEntry;
     }
 
     /**
@@ -138,9 +109,6 @@ class ReplaceableEntry
      * @return The way to which this entry belongs.
      */
     uint32_t getWay() const { return _way; }
-    uint64_t getAddr() const {return _addr; }
-    int getParentSet() const { return _parentSet; }
-    int getParentWay() const { return _parentWay; }
 
     /**
      * Prints relevant information about this entry.
@@ -150,7 +118,7 @@ class ReplaceableEntry
     virtual std::string
     print() const
     {
-        return csprintf("set: %#x way: %#x parent: %#x", getSet(), getWay());
+        return csprintf("set: %#x way: %#x", getSet(), getWay());
     }
 };
 
diff --git a/src/mem/cache/replacement_policies/replaceable_entry.test.cc b/src/mem/cache/replacement_policies/replaceable_entry.test.cc
index 84f45b3..fde5775 100644
--- a/src/mem/cache/replacement_policies/replaceable_entry.test.cc
+++ b/src/mem/cache/replacement_policies/replaceable_entry.test.cc
@@ -35,8 +35,7 @@ TEST(ReplaceableEntryTest, SetPosition)
 {
     ReplaceableEntry entry;
     uint32_t set = 10, way = 20;
-    uint64_t address = 0xDEADBEEF;
-    entry.setPosition(set, way, address);
+    entry.setPosition(set, way);
     ASSERT_EQ(entry.getSet(), set);
     ASSERT_EQ(entry.getWay(), way);
 }
diff --git a/src/mem/cache/tags/SConscript b/src/mem/cache/tags/SConscript
index bac0a58..f639be0 100644
--- a/src/mem/cache/tags/SConscript
+++ b/src/mem/cache/tags/SConscript
@@ -29,7 +29,7 @@
 Import('*')
 
 SimObject('Tags.py', sim_objects=[
-    'BaseTags', 'BaseSetAssoc', 'SectorTags', 'CompressedTags', 'FALRU', 'ZcacheTags'])
+    'BaseTags', 'BaseSetAssoc', 'SectorTags', 'CompressedTags', 'FALRU'])
 
 Source('base.cc')
 Source('base_set_assoc.cc')
@@ -39,7 +39,5 @@ Source('fa_lru.cc')
 Source('sector_blk.cc')
 Source('sector_tags.cc')
 Source('super_blk.cc')
-Source('zcache_tags.cc')
-
 
 GTest('dueling.test', 'dueling.test.cc', 'dueling.cc')
diff --git a/src/mem/cache/tags/Tags.py b/src/mem/cache/tags/Tags.py
index ce64fe4..0bc11bb 100644
--- a/src/mem/cache/tags/Tags.py
+++ b/src/mem/cache/tags/Tags.py
@@ -52,7 +52,6 @@ class BaseTags(ClockedObject):
 
     # Get the block size from the parent (system)
     block_size = Param.Int(Parent.cache_line_size, "block size in bytes")
-    # block_size = Param.Int(4, "block size in bytes")
 
     # Get the tag lookup latency from the parent (cache)
     tag_latency = Param.Cycles(Parent.tag_latency,
@@ -85,18 +84,6 @@ class BaseSetAssoc(BaseTags):
     replacement_policy = Param.BaseReplacementPolicy(
         Parent.replacement_policy, "Replacement policy")
 
-class ZcacheTags(BaseTags):
-    type = 'ZcacheTags'
-    cxx_header = "mem/cache/tags/zcache_tags.hh"
-    cxx_class = 'gem5::ZcacheTags'
-
-    # Get the cache associativity
-    assoc = Param.Int(Parent.assoc, "associativity")
-
-    # Get replacement policy from the parent (cache)
-    replacement_policy = Param.BaseReplacementPolicy(
-        Parent.replacement_policy, "Replacement policy")
-
 class SectorTags(BaseTags):
     type = 'SectorTags'
     cxx_header = "mem/cache/tags/sector_tags.hh"
@@ -140,4 +127,4 @@ class FALRU(BaseTags):
                                               " for which we track statistics")
 
     # This tag uses its own embedded indexing
-    indexing_policy = NULL
\ No newline at end of file
+    indexing_policy = NULL
diff --git a/src/mem/cache/tags/base.cc b/src/mem/cache/tags/base.cc
index b9573fd..560b041 100644
--- a/src/mem/cache/tags/base.cc
+++ b/src/mem/cache/tags/base.cc
@@ -81,7 +81,7 @@ BaseTags::findBlock(Addr addr, bool is_secure) const
 {
     // Extract block tag
     Addr tag = extractTag(addr);
-    // DPRINTF(Zcache, "Original tag: %x\n", tag);
+
     // Find possible entries that may contain the given address
     const std::vector<ReplaceableEntry*> entries =
         indexingPolicy->getPossibleEntries(addr);
diff --git a/src/mem/cache/tags/base.hh b/src/mem/cache/tags/base.hh
index d2db794..e270277 100644
--- a/src/mem/cache/tags/base.hh
+++ b/src/mem/cache/tags/base.hh
@@ -59,7 +59,6 @@
 #include "mem/packet.hh"
 #include "params/BaseTags.hh"
 #include "sim/clocked_object.hh"
-// #include "mem/"
 
 namespace gem5
 {
@@ -89,10 +88,6 @@ class BaseTags : public ClockedObject
     /** Indexing policy */
     BaseIndexingPolicy *indexingPolicy;
 
-    // Zcache *zcachePolicy;
-
-
-
     /**
      * The number of tags that need to be touched to meet the warmup
      * percentage.
diff --git a/src/mem/cache/tags/base_set_assoc.cc b/src/mem/cache/tags/base_set_assoc.cc
index fc77e69..b0cae8e 100644
--- a/src/mem/cache/tags/base_set_assoc.cc
+++ b/src/mem/cache/tags/base_set_assoc.cc
@@ -75,15 +75,13 @@ BaseSetAssoc::tagsInit()
         CacheBlk* blk = &blks[blk_index];
 
         // Link block to indexing policy
-        indexingPolicy->setEntry(blk, blk_index, blk->getTag());
+        indexingPolicy->setEntry(blk, blk_index);
 
         // Associate a data chunk to the block
         blk->data = &dataBlks[blkSize*blk_index];
 
         // Associate a replacement data entry to the block
         blk->replacementData = replacementPolicy->instantiateEntry();
-        // DPRINTF(Zcache, "In base_set_assoc, Initialized cache block with tag: %x\n", blk->data);
-
     }
 }
 
diff --git a/src/mem/cache/tags/base_set_assoc.hh b/src/mem/cache/tags/base_set_assoc.hh
index ec31cf0..22695d2 100644
--- a/src/mem/cache/tags/base_set_assoc.hh
+++ b/src/mem/cache/tags/base_set_assoc.hh
@@ -62,11 +62,6 @@
 #include "mem/packet.hh"
 #include "params/BaseSetAssoc.hh"
 
-
-
-#include "base/trace.hh"
-#include "debug/Zcache.hh"
-
 namespace gem5
 {
 
@@ -177,14 +172,11 @@ class BaseSetAssoc : public BaseTags
         // Get possible entries to be victimized
         const std::vector<ReplaceableEntry*> entries =
             indexingPolicy->getPossibleEntries(addr);
-        
 
         // Choose replacement victim from replacement candidates
         CacheBlk* victim = static_cast<CacheBlk*>(replacementPolicy->getVictim(
                                 entries));
 
-
-        // DPRINTF(Zcache, "Victim's address, tag in L1 cache is: %x\n", victim->getTag());
         // There is only one eviction for this replacement
         evict_blks.push_back(victim);
 
diff --git a/src/mem/cache/tags/compressed_tags.cc b/src/mem/cache/tags/compressed_tags.cc
index 89a1f75..32d7401 100644
--- a/src/mem/cache/tags/compressed_tags.cc
+++ b/src/mem/cache/tags/compressed_tags.cc
@@ -97,7 +97,7 @@ CompressedTags::tagsInit()
         }
 
         // Link block to indexing policy
-        indexingPolicy->setEntry(superblock, superblock_index, superblock->getTag());
+        indexingPolicy->setEntry(superblock, superblock_index);
     }
 }
 
diff --git a/src/mem/cache/tags/fa_lru.cc b/src/mem/cache/tags/fa_lru.cc
index e7a20d7..81fd478 100644
--- a/src/mem/cache/tags/fa_lru.cc
+++ b/src/mem/cache/tags/fa_lru.cc
@@ -54,8 +54,6 @@
 #include "base/logging.hh"
 #include "mem/cache/base.hh"
 #include "mem/cache/replacement_policies/replaceable_entry.hh"
-// #include "base/trace.hh"
-// #include "debug/Zcache.hh"
 
 namespace gem5
 {
@@ -91,16 +89,13 @@ FALRU::tagsInit()
     head = &(blks[0]);
     head->prev = nullptr;
     head->next = &(blks[1]);
-    head->setPosition(0, 0, head->getTag());
-    // DPRINTF("Set position in fa_lru tagsInit for head with tag: %u\n", head->getTag());
+    head->setPosition(0, 0);
     head->data = &dataBlks[0];
 
     for (unsigned i = 1; i < numBlocks - 1; i++) {
         blks[i].prev = &(blks[i-1]);
         blks[i].next = &(blks[i+1]);
-        blks[i].setPosition(0, i, blks[i].getTag());
-        // DPRINTF("Set position in fa_lru tagsInit for body with tag: %u\n", blks[i].getTag());
-
+        blks[i].setPosition(0, i);
 
         // Associate a data chunk to the block
         blks[i].data = &dataBlks[blkSize*i];
@@ -109,8 +104,7 @@ FALRU::tagsInit()
     tail = &(blks[numBlocks - 1]);
     tail->prev = &(blks[numBlocks - 2]);
     tail->next = nullptr;
-    tail->setPosition(0, numBlocks - 1, tail->getTag());
-    // DPRINTF("Set position in fa_lru tagsInit for tail with tag: %u\n", tail->getTag());
+    tail->setPosition(0, numBlocks - 1);
     tail->data = &dataBlks[(numBlocks - 1) * blkSize];
 
     cacheTracking.init(head, tail);
diff --git a/src/mem/cache/tags/indexing_policies/IndexingPolicies.py b/src/mem/cache/tags/indexing_policies/IndexingPolicies.py
index f2f469f..c25a762 100644
--- a/src/mem/cache/tags/indexing_policies/IndexingPolicies.py
+++ b/src/mem/cache/tags/indexing_policies/IndexingPolicies.py
@@ -52,8 +52,3 @@ class SkewedAssociative(BaseIndexingPolicy):
     type = 'SkewedAssociative'
     cxx_class = 'gem5::SkewedAssociative'
     cxx_header = "mem/cache/tags/indexing_policies/skewed_associative.hh"
-
-class Zcache(BaseIndexingPolicy):
-    type = 'Zcache'
-    cxx_class = 'gem5::Zcache'
-    cxx_header = "mem/cache/tags/indexing_policies/zcache.hh"
\ No newline at end of file
diff --git a/src/mem/cache/tags/indexing_policies/SConscript b/src/mem/cache/tags/indexing_policies/SConscript
index 6f11acd..60d8912 100644
--- a/src/mem/cache/tags/indexing_policies/SConscript
+++ b/src/mem/cache/tags/indexing_policies/SConscript
@@ -28,9 +28,8 @@
 Import('*')
 
 SimObject('IndexingPolicies.py', sim_objects=[
-    'BaseIndexingPolicy', 'SetAssociative', 'SkewedAssociative', 'Zcache'])
+    'BaseIndexingPolicy', 'SetAssociative', 'SkewedAssociative'])
 
 Source('base.cc')
 Source('set_associative.cc')
 Source('skewed_associative.cc')
-Source('zcache.cc')
diff --git a/src/mem/cache/tags/indexing_policies/base.cc b/src/mem/cache/tags/indexing_policies/base.cc
index 998b694..f4f7155 100644
--- a/src/mem/cache/tags/indexing_policies/base.cc
+++ b/src/mem/cache/tags/indexing_policies/base.cc
@@ -51,9 +51,6 @@
 #include "base/intmath.hh"
 #include "base/logging.hh"
 #include "mem/cache/replacement_policies/replaceable_entry.hh"
-#include "base/trace.hh"
-#include "debug/Zcache.hh"
-// #include "mem/cache/cache_blk.hh"
 
 namespace gem5
 {
@@ -81,7 +78,7 @@ BaseIndexingPolicy::getEntry(const uint32_t set, const uint32_t way) const
 }
 
 void
-BaseIndexingPolicy::setEntry(ReplaceableEntry* entry, const uint64_t index, const uint64_t addr)
+BaseIndexingPolicy::setEntry(ReplaceableEntry* entry, const uint64_t index)
 {
     // Calculate set and way from entry index
     const std::lldiv_t div_result = std::div((long long)index, assoc);
@@ -94,25 +91,14 @@ BaseIndexingPolicy::setEntry(ReplaceableEntry* entry, const uint64_t index, cons
     // Assign a free pointer
     sets[set][way] = entry;
 
-    // Assign the address as well
-    // addresses[set][way] = addr;
-
     // Inform the entry its position
-    entry->setPosition(set, way, addr);
-    // DPRINTF("Set position in base.cc with tag: %u\n", addr);
-
+    entry->setPosition(set, way);
 }
 
 Addr
 BaseIndexingPolicy::extractTag(const Addr addr) const
 {
-    // DPRINTF(Zcache, "Tag shift number is: %d\n", tagShift);
     return (addr >> tagShift);
 }
 
-std::vector<ReplaceableEntry*> 
-BaseIndexingPolicy::getPossibleEntriesSecond(const Addr addr, ReplaceableEntry* parent, const int parentWay) {
-    return std::vector<ReplaceableEntry*>();
-}
-
 } // namespace gem5
diff --git a/src/mem/cache/tags/indexing_policies/base.hh b/src/mem/cache/tags/indexing_policies/base.hh
index 6acf6a8..6cd3e72 100644
--- a/src/mem/cache/tags/indexing_policies/base.hh
+++ b/src/mem/cache/tags/indexing_policies/base.hh
@@ -51,8 +51,6 @@
 
 #include "params/BaseIndexingPolicy.hh"
 #include "sim/sim_object.hh"
-#include "mem/cache/cache_blk.hh"
-
 
 namespace gem5
 {
@@ -92,7 +90,6 @@ class BaseIndexingPolicy : public SimObject
      * The cache sets.
      */
     std::vector<std::vector<ReplaceableEntry*>> sets;
-    std::vector<std::vector<Addr>> addresses;
 
     /**
      * The amount to shift the address to get the tag.
@@ -121,7 +118,7 @@ class BaseIndexingPolicy : public SimObject
      * @param entry The entry pointer.
      * @param index An unique index for the entry.
      */
-    void setEntry(ReplaceableEntry* entry, const uint64_t index,  const uint64_t addr);
+    void setEntry(ReplaceableEntry* entry, const uint64_t index);
 
     /**
      * Get an entry based on its set and way. All entries must have been set
@@ -141,7 +138,6 @@ class BaseIndexingPolicy : public SimObject
      */
     virtual Addr extractTag(const Addr addr) const;
 
-
     /**
      * Find all possible entries for insertion and replacement of an address.
      * Should be called immediately before ReplacementPolicy's findVictim()
@@ -153,8 +149,6 @@ class BaseIndexingPolicy : public SimObject
     virtual std::vector<ReplaceableEntry*> getPossibleEntries(const Addr addr)
                                                                     const = 0;
 
-    virtual std::vector<ReplaceableEntry*> getPossibleEntriesSecond(const Addr addr, ReplaceableEntry* parent, const int parentWay);
-
     /**
      * Regenerate an entry's address from its tag and assigned indexing bits.
      *
diff --git a/src/mem/cache/tags/indexing_policies/set_associative.cc b/src/mem/cache/tags/indexing_policies/set_associative.cc
index 5d46451..d41a885 100644
--- a/src/mem/cache/tags/indexing_policies/set_associative.cc
+++ b/src/mem/cache/tags/indexing_policies/set_associative.cc
@@ -48,7 +48,6 @@
 
 #include "mem/cache/replacement_policies/replaceable_entry.hh"
 
-
 namespace gem5
 {
 
diff --git a/src/mem/cache/tags/indexing_policies/zcache.cc b/src/mem/cache/tags/indexing_policies/zcache.cc
deleted file mode 100644
index d158baf..0000000
--- a/src/mem/cache/tags/indexing_policies/zcache.cc
+++ /dev/null
@@ -1,265 +0,0 @@
-/*
- * Copyright (c) 2018 Inria
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- */
-
-/**
- * @file
- * Definitions of a skewed associative indexing policy.
- */
-
-#include "mem/cache/tags/indexing_policies/zcache.hh"
-
-#include "base/bitfield.hh"
-#include "base/intmath.hh"
-#include "base/logging.hh"
-#include "mem/cache/replacement_policies/replaceable_entry.hh"
-#include "base/trace.hh"
-#include "debug/Zcache.hh"
-
-namespace gem5
-{
-
-Zcache::Zcache(const Params &p)
-    : BaseIndexingPolicy(p), msbShift(floorLog2(numSets) - 1)
-{
-    if (assoc > NUM_SKEWING_FUNCTIONS) {
-        warn_once("Associativity higher than number of skewing functions. " \
-                  "Expect sub-optimal skewing.\n");
-    }
-
-    // Check if set is too big to do skewing. If using big sets, rewrite
-    // skewing functions accordingly to make good use of the hashing function
-    panic_if(setShift + 2 * (msbShift + 1) > 64, "Unsuported number of bits " \
-             "for the skewing functions.");
-
-    // We must have more than two sets, otherwise the MSB and LSB are the same
-    // bit, and the xor of them will always be 0
-    fatal_if(numSets <= 2, "The number of sets must be greater than 2");
-}
-
-Addr
-Zcache::hash(const Addr addr) const
-{
-    // Get relevant bits
-    const uint8_t lsb = bits<Addr>(addr, 0);
-    const uint8_t msb = bits<Addr>(addr, msbShift);
-    const uint8_t xor_bit = msb ^ lsb;
-
-    // Shift-off LSB and set new MSB as xor of old LSB and MSB
-    return insertBits<Addr, uint8_t>(addr >> 1, msbShift, xor_bit);
-}
-
-Addr
-Zcache::dehash(const Addr addr) const
-{
-    // Get relevant bits. The original MSB is one bit away on the current MSB
-    // (which is the XOR bit). The original LSB can be retrieved from inverting
-    // the xor that generated the XOR bit.
-    const uint8_t msb = bits<Addr>(addr, msbShift - 1);
-    const uint8_t xor_bit = bits<Addr>(addr, msbShift);
-    const uint8_t lsb = msb ^ xor_bit;
-
-    // Remove current MSB (XOR bit), shift left and add LSB back
-    const Addr addr_no_msb = mbits<Addr>(addr, msbShift - 1, 0);
-    return insertBits<Addr, uint8_t>(addr_no_msb << 1, 0, lsb);
-}
-
-Addr
-Zcache::skew(const Addr addr, const uint32_t way) const
-{
-    // Assume an address of size A bits can be decomposed into
-    // {addr3, addr2, addr1, addr0}, where:
-    //   addr0 (M bits) = Block offset;
-    //   addr1 (N bits) = Set bits in conventional cache;
-    //   addr3 (A - M - 2*N bits), addr2 (N bits) = Tag bits.
-    // We use addr1 and addr2, as proposed in the original paper
-    Addr addr1 = bits<Addr>(addr, msbShift, 0);
-    const Addr addr2 = bits<Addr>(addr, 2 * (msbShift + 1) - 1, msbShift + 1);
-
-    // Select and apply skewing function for given way
-    switch (way % NUM_SKEWING_FUNCTIONS) {
-      case 0:
-        addr1 = hash(addr1) ^ hash(addr2) ^ addr2;
-        break;
-      case 1:
-        addr1 = hash(addr1) ^ hash(addr2) ^ addr1;
-        break;
-      case 2:
-        addr1 = hash(addr1) ^ dehash(addr2) ^ addr2;
-        break;
-      case 3:
-        addr1 = hash(addr1) ^ dehash(addr2) ^ addr1;
-        break;
-      case 4:
-        addr1 = dehash(addr1) ^ hash(addr2) ^ addr2;
-        break;
-      case 5:
-        addr1 = dehash(addr1) ^ hash(addr2) ^ addr1;
-        break;
-      case 6:
-        addr1 = dehash(addr1) ^ dehash(addr2) ^ addr2;
-        break;
-      case 7:
-        addr1 = dehash(addr1) ^ dehash(addr2) ^ addr1;
-        break;
-      default:
-        panic("A skewing function has not been implemented for this way.");
-    }
-
-    // If we have more than 8 ways, just pile them up on hashes. This is not
-    // the optimal solution, and can be improved by adding more skewing
-    // functions to the previous selector
-    for (uint32_t i = 0; i < way/NUM_SKEWING_FUNCTIONS; i++) {
-        addr1 = hash(addr1);
-    }
-
-    return addr1;
-}
-
-Addr
-Zcache::deskew(const Addr addr, const uint32_t way) const
-{
-    // Get relevant bits of the addr
-    Addr addr1 = bits<Addr>(addr, msbShift, 0);
-    const Addr addr2 = bits<Addr>(addr, 2 * (msbShift + 1) - 1, msbShift + 1);
-
-    // If we have more than NUM_SKEWING_FUNCTIONS ways, unpile the hashes
-    if (way >= NUM_SKEWING_FUNCTIONS) {
-        for (uint32_t i = 0; i < way/NUM_SKEWING_FUNCTIONS; i++) {
-            addr1 = dehash(addr1);
-        }
-    }
-
-    // Select and apply skewing function for given way
-    switch (way % 8) {
-      case 0:
-        return dehash(addr1 ^ hash(addr2) ^ addr2);
-      case 1:
-        addr1 = addr1 ^ hash(addr2);
-        for (int i = 0; i < msbShift; i++) {
-            addr1 = hash(addr1);
-        }
-        return addr1;
-      case 2:
-        return dehash(addr1 ^ dehash(addr2) ^ addr2);
-      case 3:
-        addr1 = addr1 ^ dehash(addr2);
-        for (int i = 0; i < msbShift; i++) {
-            addr1 = hash(addr1);
-        }
-        return addr1;
-      case 4:
-        return hash(addr1 ^ hash(addr2) ^ addr2);
-      case 5:
-        addr1 = addr1 ^ hash(addr2);
-        for (int i = 0; i <= msbShift; i++) {
-            addr1 = hash(addr1);
-        }
-        return addr1;
-      case 6:
-        return hash(addr1 ^ dehash(addr2) ^ addr2);
-      case 7:
-        addr1 = addr1 ^ dehash(addr2);
-        for (int i = 0; i <= msbShift; i++) {
-            addr1 = hash(addr1);
-        }
-        return addr1;
-      default:
-        panic("A skewing function has not been implemented for this way.");
-    }
-}
-
-uint32_t
-Zcache::extractSet(const Addr addr, const uint32_t way) const
-{
-    return skew(addr >> setShift, way) & setMask;
-}
-
-Addr
-Zcache::regenerateAddr(const Addr tag,
-                                  const ReplaceableEntry* entry) const
-{
-    const Addr addr_set = (tag << (msbShift + 1)) | entry->getSet();
-    return (tag << tagShift) |
-           ((deskew(addr_set, entry->getWay()) & setMask) << setShift);
-}
-
-// std::vector<ReplaceableEntry*>
-// Zcache::getPossibleEntries(const Addr addr) const
-// {
-//     std::vector<ReplaceableEntry*> entries;
-//     DPRINTF(Zcache, "Get Possible Entries was called.\n");
-//     // Parse all ways
-//     for (uint32_t way = 0; way < assoc; ++way) {
-//         // Apply hash to get set, and get way entry in it
-//         entries.push_back(sets[extractSet(addr, way)][way]);
-//     }
-
-//     return entries;
-// }
-
-
-std::vector<ReplaceableEntry*>
-Zcache::getPossibleEntries(const Addr addr) const
-{
-
-    std::vector<ReplaceableEntry*> entries;
-    // Walk through all possible ways
-    for (uint32_t way = 0; way < assoc; ++way) {
-        // Apply ZCache-specific hashing to determine the set for this way
-        // Get entry at the set and way
-        uint32_t set = extractSet(addr, way);  // Custom hash function for each way
-        ReplaceableEntry* entry = sets[set][way];
-        entry->setParentEntry(NULL);
-        entries.push_back(entry);  // Add to the list of possible entries
-        // DPRINTF(Zcache, "Address of this entry is: %u\n", entry->getAddr());
-    }
-    return entries;
-}
-
-
-std::vector<ReplaceableEntry*>
-Zcache::getPossibleEntriesSecond(const Addr addr, ReplaceableEntry* parent, const int parentWay)
-{
-    // DPRINTF(Zcache, "Generating second level candidates.\n");
-    std::vector<ReplaceableEntry*> entries;
-    // Walk through all possible ways
-    for (uint32_t way = 0; way < assoc; ++way) {
-        // Apply ZCache-specific hashing to determine the set for this way
-        // Get entry at the set and way
-        if (way != parentWay) {
-          uint32_t set = extractSet(addr, way);  // Custom hash function for each way
-          ReplaceableEntry* entry = sets[set][way];
-          entry->setParentEntry(parent);
-          entries.push_back(entry);  // Add to the list of possible entries
-        }
-    }
-    return entries;
-}
-
-
-} // namespace gem5
\ No newline at end of file
diff --git a/src/mem/cache/tags/indexing_policies/zcache.hh b/src/mem/cache/tags/indexing_policies/zcache.hh
deleted file mode 100644
index 50a8d01..0000000
--- a/src/mem/cache/tags/indexing_policies/zcache.hh
+++ /dev/null
@@ -1,187 +0,0 @@
-/*
- * Copyright (c) 2018 Inria
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- */
-
-/**
- * @file
- * Declaration of a skewed associative indexing policy.
- */
-
-#ifndef __MEM_CACHE_INDEXING_POLICIES_ZCACHE_HH__
-#define __MEM_CACHE_INDEXING_POLICIES_ZCACHE_HH__
-
-#include <vector>
-
-#include "mem/cache/tags/indexing_policies/base.hh"
-#include "params/Zcache.hh"
-
-namespace gem5
-{
-
-class ReplaceableEntry;
-
-/**
- * A skewed associative indexing policy.
- * @sa  \ref gem5MemorySystem "gem5 Memory System"
- *
- * The skewed indexing policy has a variable mapping based on a hash function,
- * so a value x can be mapped to different sets, based on the way being used.
- *
- * For example, let's assume address A maps to set 3 on way 0. It will likely
- * have a different set for every other way. Visually, the possible locations
- * of A are, for a table with 4 ways and 8 sets (arbitrarily chosen sets; these
- * locations depend on A and the hashing function used):
- *    Way 0   1   2   3
- *  Set   _   _   _   _
- *    0  |_| |_| |X| |_|
- *    1  |_| |_| |_| |X|
- *    2  |_| |_| |_| |_|
- *    3  |X| |_| |_| |_|
- *    4  |_| |_| |_| |_|
- *    5  |_| |X| |_| |_|
- *    6  |_| |_| |_| |_|
- *    7  |_| |_| |_| |_|
- *
- * If provided with an associativity higher than the number of skewing
- * functions, the skewing functions of the extra ways might be sub-optimal.
- */
-class Zcache : public BaseIndexingPolicy
-{
-  private:
-    /**
-     * The number of skewing functions implemented. Should be updated if more
-     * functions are added. If more than this number of skewing functions are
-     * needed (i.e., assoc > this value), we programatically generate new ones,
-     * which may be sub-optimal.
-     */
-    const int NUM_SKEWING_FUNCTIONS = 8;
-
-    /**
-     * The amount to shift a set index to get its MSB.
-     */
-    const int msbShift;
-
-    /**
-     * The hash function itself. Uses the hash function H, as described in
-     * "Skewed-Associative Caches", from Seznec et al. (section 3.3): It
-     * applies an XOR to the MSB and LSB, shifts all bits one bit to the right,
-     * and set the result of the XOR as the new MSB.
-     *
-     * This function is not bijective if the address has only 1 bit, as the MSB
-     * and LSB will be the same, and therefore the xor will always be 0.
-     *
-     * @param addr The address to be hashed.
-     * @param The hashed address.
-     */
-    Addr hash(const Addr addr) const;
-
-    /**
-     * Inverse of the hash function.
-     * @sa hash().
-     *
-     * @param addr The address to be dehashed.
-     * @param The dehashed address.
-     */
-    Addr dehash(const Addr addr) const;
-
-    /**
-     * Address skewing function selection. It selects and applies one of the
-     * skewing functions functions based on the way provided.
-     *
-     * @param addr Address to be skewed. Should contain the set and tag bits.
-     * @param way The cache way, used to select a hash function.
-     * @return The skewed address.
-     */
-    Addr skew(const Addr addr, const uint32_t way) const;
-
-    /**
-     * Address deskewing function (inverse of the skew function) of the given
-     * way.
-     * @sa skew()
-     *
-     * @param addr Address to be deskewed. Should contain the set and tag bits.
-     * @param way The cache way, used to select a hash function.
-     * @return The deskewed address.
-     */
-    Addr deskew(const Addr addr, const uint32_t way) const;
-
-    /**
-     * Apply a skewing function to calculate address' set given a way.
-     *
-     * @param addr The address to calculate the set for.
-     * @param way The way to get the set from.
-     * @return The set index for given combination of address and way.
-     */
-    uint32_t extractSet(const Addr addr, const uint32_t way) const;
-
-
-  public:
-    /** Convenience typedef. */
-     typedef ZcacheParams Params;
-
-    /**
-     * Construct and initialize this policy.
-     */
-    Zcache(const Params &p);
-
-    /**
-     * Destructor.
-     */
-    ~Zcache() {};
-
-
-    std::vector<ReplaceableEntry*> getPossibleEntriesSecond(const Addr addr, ReplaceableEntry* parent, const int parentWay) override;
-
-    /**
-     * Find all possible entries for insertion and replacement of an address.
-     * Should be called immediately before ReplacementPolicy's findVictim()
-     * not to break cache resizing.
-     *
-     * @param addr The addr to a find possible entries for.
-     * @return The possible entries.
-     */
-    std::vector<ReplaceableEntry*> getPossibleEntries(const Addr addr) const
-                                                                   override;
-
-    // std::vector<ReplaceableEntry*> getPossibleEntriesNew(const Addr addr, const uint32_t originalSet) const
-    //                                                                 override;
-
-    /**
-     * Regenerate an entry's address from its tag and assigned set and way.
-     * Uses the inverse of the skewing function.
-     *
-     * @param tag The tag bits.
-     * @param entry The entry.
-     * @return the entry's address.
-     */
-    Addr regenerateAddr(const Addr tag, const ReplaceableEntry* entry) const
-                                                                   override;
-};
-
-} // namespace gem5
-
-#endif //__MEM_CACHE_INDEXING_POLICIES_ZCACHE_HH__
diff --git a/src/mem/cache/tags/sector_blk.cc b/src/mem/cache/tags/sector_blk.cc
index 692fc90..57cbeb9 100644
--- a/src/mem/cache/tags/sector_blk.cc
+++ b/src/mem/cache/tags/sector_blk.cc
@@ -37,8 +37,6 @@
 
 #include "base/cprintf.hh"
 #include "base/logging.hh"
-#include "base/trace.hh"
-#include "debug/Zcache.hh"
 
 namespace gem5
 {
@@ -148,11 +146,11 @@ SectorBlk::invalidateSubBlk()
 }
 
 void
-SectorBlk::setPosition(const uint32_t set, const uint32_t way, const uint64_t address)
+SectorBlk::setPosition(const uint32_t set, const uint32_t way)
 {
-    ReplaceableEntry::setPosition(set, way, address);
+    ReplaceableEntry::setPosition(set, way);
     for (auto& blk : blks) {
-        blk->setPosition(set, way, address);
+        blk->setPosition(set, way);
     }
 }
 
diff --git a/src/mem/cache/tags/sector_blk.hh b/src/mem/cache/tags/sector_blk.hh
index 78d37c5..dae8741 100644
--- a/src/mem/cache/tags/sector_blk.hh
+++ b/src/mem/cache/tags/sector_blk.hh
@@ -179,7 +179,7 @@ class SectorBlk : public TaggedEntry
      * @param set The set of this entry and sub-entries.
      * @param way The way of this entry and sub-entries.
      */
-    void setPosition(const uint32_t set, const uint32_t way, const uint64_t address) override;
+    void setPosition(const uint32_t set, const uint32_t way) override;
 
     /**
      * Print relevant information for this sector block and its sub-blocks.
diff --git a/src/mem/cache/tags/sector_tags.cc b/src/mem/cache/tags/sector_tags.cc
index 94c4407..cb121eb 100644
--- a/src/mem/cache/tags/sector_tags.cc
+++ b/src/mem/cache/tags/sector_tags.cc
@@ -111,7 +111,7 @@ SectorTags::tagsInit()
         }
 
         // Link block to indexing policy
-        indexingPolicy->setEntry(sec_blk, sec_blk_index, sec_blk->getTag());
+        indexingPolicy->setEntry(sec_blk, sec_blk_index);
     }
 }
 
diff --git a/src/mem/cache/tags/tagged_entry.hh b/src/mem/cache/tags/tagged_entry.hh
index 0078390..f6166f6 100644
--- a/src/mem/cache/tags/tagged_entry.hh
+++ b/src/mem/cache/tags/tagged_entry.hh
@@ -70,8 +70,6 @@ class TaggedEntry : public ReplaceableEntry
      */
     virtual Addr getTag() const { return _tag; }
 
-    virtual Addr getAddr() const { return _addr; }
-
     /**
      * Checks if the given tag information corresponds to this entry's.
      *
@@ -152,8 +150,6 @@ class TaggedEntry : public ReplaceableEntry
     /** The entry's tag. */
     Addr _tag;
 
-    Addr _addr;
-
     /** Clear secure bit. Should be only used by the invalidation function. */
     void clearSecure() { _secure = false; }
 };
diff --git a/src/mem/cache/tags/zcache_tags.cc b/src/mem/cache/tags/zcache_tags.cc
deleted file mode 100644
index c00d01a..0000000
--- a/src/mem/cache/tags/zcache_tags.cc
+++ /dev/null
@@ -1,119 +0,0 @@
-/*
- * Copyright (c) 2012-2014 ARM Limited
- * All rights reserved.
- *
- * The license below extends only to copyright in the software and shall
- * not be construed as granting a license to any other intellectual
- * property including but not limited to intellectual property relating
- * to a hardware implementation of the functionality of the software
- * licensed hereunder.  You may use the software subject to the license
- * terms below provided that you ensure that this notice is replicated
- * unmodified and in its entirety in all distributions of the software,
- * modified or unmodified, in source code or in binary form.
- *
- * Copyright (c) 2003-2005,2014 The Regents of The University of Michigan
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- */
-
-/**
- * @file
- * Definitions of a conventional tag store.
- */
-
-#include "mem/cache/tags/zcache_tags.hh"
-
-#include <string>
-
-#include "base/intmath.hh"
-
-#include "base/trace.hh"
-#include "debug/Zcache.hh"
-
-namespace gem5
-{
-
-ZcacheTags::ZcacheTags(const Params &p)
-    :BaseTags(p), allocAssoc(p.assoc), blks(p.size / p.block_size),
-     sequentialAccess(p.sequential_access),
-     replacementPolicy(p.replacement_policy)
-{
-    // There must be a indexing policy
-    fatal_if(!p.indexing_policy, "An indexing policy is required");
-
-    // Check parameters
-    if (blkSize < 4 || !isPowerOf2(blkSize)) {
-        fatal("Block size must be at least 4 and a power of 2");
-    }
-}
-
-void
-ZcacheTags::tagsInit()
-{
-    // Initialize all blocks
-    for (unsigned blk_index = 0; blk_index < numBlocks; blk_index++) {
-        // Locate next cache block
-        CacheBlk* blk = &blks[blk_index];
-
-        // Link block to indexing policy
-        indexingPolicy->setEntry(blk, blk_index, blk->getTag());
-        // zcachePolicy->setEntry(blk, blk_index, blk->getTag());
-
-
-        // Associate a data chunk to the block
-        blk->data = &dataBlks[blkSize*blk_index];
-
-
-        // Associate a replacement data entry to the block
-        blk->replacementData = replacementPolicy->instantiateEntry();
-        // DPRINTF(Zcache, "In ZCache Tags,Initialized cache block with tag: %x\n", blk->data);
-    }
-}
-
-void
-ZcacheTags::invalidate(CacheBlk *blk)
-{
-    BaseTags::invalidate(blk);
-
-    // Decrease the number of tags in use
-    stats.tagsInUse--;
-
-    // Invalidate replacement data
-    replacementPolicy->invalidate(blk->replacementData);
-}
-
-void
-ZcacheTags::moveBlock(CacheBlk *src_blk, CacheBlk *dest_blk)
-{
-    BaseTags::moveBlock(src_blk, dest_blk);
-
-    // Since the blocks were using different replacement data pointers,
-    // we must touch the replacement data of the new entry, and invalidate
-    // the one that is being moved.
-    replacementPolicy->invalidate(src_blk->replacementData);
-    replacementPolicy->reset(dest_blk->replacementData);
-}
-
-} // namespace gem5
diff --git a/src/mem/cache/tags/zcache_tags.hh b/src/mem/cache/tags/zcache_tags.hh
deleted file mode 100644
index 413f90d..0000000
--- a/src/mem/cache/tags/zcache_tags.hh
+++ /dev/null
@@ -1,321 +0,0 @@
-/*
- * Copyright (c) 2012-2014,2017 ARM Limited
- * All rights reserved.
- *
- * The license below extends only to copyright in the software and shall
- * not be construed as granting a license to any other intellectual
- * property including but not limited to intellectual property relating
- * to a hardware implementation of the functionality of the software
- * licensed hereunder.  You may use the software subject to the license
- * terms below provided that you ensure that this notice is replicated
- * unmodified and in its entirety in all distributions of the software,
- * modified or unmodified, in source code or in binary form.
- *
- * Copyright (c) 2003-2005,2014 The Regents of The University of Michigan
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are
- * met: redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer;
- * redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution;
- * neither the name of the copyright holders nor the names of its
- * contributors may be used to endorse or promote products derived from
- * this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- */
-
-/**
- * @file
- * Declaration of a base set associative tag store.
- */
-
-#ifndef __MEM_CACHE_TAGS_BASE_SET_ASSOC_HH__
-#define __MEM_CACHE_TAGS_BASE_SET_ASSOC_HH__
-
-#include <cstdint>
-#include <functional>
-#include <string>
-#include <vector>
-
-#include "base/logging.hh"
-#include "base/types.hh"
-#include "mem/cache/base.hh"
-#include "mem/cache/cache_blk.hh"
-#include "mem/cache/replacement_policies/base.hh"
-#include "mem/cache/replacement_policies/replaceable_entry.hh"
-#include "mem/cache/tags/base.hh"
-#include "mem/cache/tags/indexing_policies/base.hh"
-#include "mem/packet.hh"
-#include "params/ZcacheTags.hh"
-
-#include "base/trace.hh"
-#include "debug/Zcache.hh"
-
-namespace gem5
-{
-
-/**
- * A basic cache tag store.
- * @sa  \ref gem5MemorySystem "gem5 Memory System"
- *
- * The ZcacheTags placement policy divides the cache into s sets of w
- * cache lines (ways).
- */
-class ZcacheTags : public BaseTags
-{
-  protected:
-    /** The allocatable associativity of the cache (alloc mask). */
-    unsigned allocAssoc;
-
-    /** The cache blocks. */
-    std::vector<CacheBlk> blks;
-
-    /** Whether tags and data are accessed sequentially. */
-    const bool sequentialAccess;
-
-    /** Replacement policy */
-    replacement_policy::Base *replacementPolicy;
-
-  public:
-    /** Convenience typedef. */
-     typedef ZcacheTagsParams Params;
-
-    /**
-     * Construct and initialize this tag store.
-     */
-    ZcacheTags(const Params &p);
-
-    /**
-     * Destructor
-     */
-    virtual ~ZcacheTags() {};
-
-    /**
-     * Initialize blocks as CacheBlk instances.
-     */
-    void tagsInit() override;
-
-    /**
-     * This function updates the tags when a block is invalidated. It also
-     * updates the replacement data.
-     *
-     * @param blk The block to invalidate.
-     */
-    void invalidate(CacheBlk *blk) override;
-
-    /**
-     * Access block and update replacement data. May not succeed, in which case
-     * nullptr is returned. This has all the implications of a cache access and
-     * should only be used as such. Returns the tag lookup latency as a side
-     * effect.
-     *
-     * @param pkt The packet holding the address to find.
-     * @param lat The latency of the tag lookup.
-     * @return Pointer to the cache block if found.
-     */
-    CacheBlk* accessBlock(const PacketPtr pkt, Cycles &lat) override
-    {
-        CacheBlk *blk = findBlock(pkt->getAddr(), pkt->isSecure());
-
-        // Access all tags in parallel, hence one in each way.  The data side
-        // either accesses all blocks in parallel, or one block sequentially on
-        // a hit.  Sequential access with a miss doesn't access data.
-        stats.tagAccesses += allocAssoc;
-        if (sequentialAccess) {
-            if (blk != nullptr) {
-                stats.dataAccesses += 1;
-            }
-        } else {
-            stats.dataAccesses += allocAssoc;
-        }
-
-        // If a cache hit
-        if (blk != nullptr) {
-            // Update number of references to accessed block
-            blk->increaseRefCount();
-
-            // Update replacement data of accessed block
-            replacementPolicy->touch(blk->replacementData, pkt);
-        }
-
-        // The tag lookup latency is the same for a hit or a miss
-        lat = lookupLatency;
-
-        return blk;
-    }
-
-    /**
-     * Find replacement victim based on address. The list of evicted blocks
-     * only contains the victim.
-     *
-     * @param addr Address to find a victim for.
-     * @param is_secure True if the target memory space is secure.
-     * @param size Size, in bits, of new block to allocate.
-     * @param evict_blks Cache blocks to be evicted.
-     * @return Cache block to be replaced.
-     */
-    CacheBlk* findVictim(Addr addr, const bool is_secure,
-                         const std::size_t size,
-                         std::vector<CacheBlk*>& evict_blks) override
-    {
-        // Get possible entries to be victimized
-        // used to be const
-
-        // generates the first level parents
-        std::vector<ReplaceableEntry*> entries =
-            indexingPolicy->getPossibleEntries(addr);
-
-        // generates the first level parents
-        // std::vector<ReplaceableEntry*> entries =
-        //     zcachePolicy->getPossibleEntries(addr);
-        
-        std::vector<ReplaceableEntry*> entries_level2;
-
-        // since parents were pushed in order of way, this will be the parent way
-        int parentWay = 0;
-        for (const auto& it: entries) {
-
-            // Make a cacheblk out of the parernt entry
-            CacheBlk* parentBlk = static_cast<CacheBlk*>(it);
-
-            if (parentBlk->getTag() != MaxAddr) {
-                // DPRINTF(Zcache, "Tag is not max address.\n");
-                std::vector<ReplaceableEntry*>entries_level2_for_a_parent;
-                Addr parentAddr = regenerateBlkAddr(parentBlk);
-                entries_level2_for_a_parent = indexingPolicy->getPossibleEntriesSecond(parentAddr, it, parentWay);
-                // entries_level2_for_a_parent = zcachePolicy->getPossibleEntriesSecond(parentAddr, it, parentWay);
-
-                for (const auto& level2s: entries_level2_for_a_parent) {
-                    entries_level2.push_back(level2s);
-                }
-            }
-            parentWay++;
-        }
-
-        for (const auto& it3: entries_level2) {
-            entries.push_back(it3);
-        }
-
-        // for (auto it3: entriesl1) {
-        //     entries.push_back(it3);
-        // }
-
-
-        // Choose replacement victim from replacement candidates
-        CacheBlk* victim = static_cast<CacheBlk*>(replacementPolicy->getVictim(
-                                entries));
-
-        CacheBlk* victimParent = static_cast<CacheBlk*>(victim->getParentEntry());
-
-        if (victim->getParentEntry() != NULL) {
-            // swap with the parent
-            // DPRINTF(Zcache, "Swap happened.\n");
-            std::swap(victim, victimParent);
-            evict_blks.push_back(victim);
-            return victim;
-            // evict_blks.push_back(victimParent);
-            // return victimParent;
-        }
-        else {
-            evict_blks.push_back(victim);
-        }
-        
-        // DPRINTF(Zcache, "Printing cache:\n%s", BaseTags::print());
-        // if (victim->getTag() != 0xffffffffffffffff) {
-        //     DPRINTF(Zcache, "Non-zero tag in l2: %x\n", victim->getTag());
-        // }
-        // DPRINTF(Zcache, "Tag of victim block: %x\n", victim->getTag());
-        // DPRINTF(Zcache, "Address of victim block: %x\n", regenerateBlkAddr(victim));
-        
-
-        // There is only one eviction for this replacement
-
-        return victim;
-    }
-
-    /**
-     * Insert the new block into the cache and update replacement data.
-     *
-     * @param pkt Packet holding the address to update
-     * @param blk The block to update.
-     */
-    void insertBlock(const PacketPtr pkt, CacheBlk *blk) override
-    {
-        // Insert block
-        BaseTags::insertBlock(pkt, blk);
-        // DPRINTF(Zcache, "Inserting address: %x\n", pkt->getAddr());
-
-
-        // Increment tag counter
-        stats.tagsInUse++;
-
-        // Update replacement policy
-        replacementPolicy->reset(blk->replacementData, pkt);
-    }
-
-    void moveBlock(CacheBlk *src_blk, CacheBlk *dest_blk) override;
-
-    /**
-     * Limit the allocation for the cache ways.
-     * @param ways The maximum number of ways available for replacement.
-     */
-    virtual void setWayAllocationMax(int ways) override
-    {
-        fatal_if(ways < 1, "Allocation limit must be greater than zero");
-        allocAssoc = ways;
-    }
-
-    /**
-     * Get the way allocation mask limit.
-     * @return The maximum number of ways available for replacement.
-     */
-    virtual int getWayAllocationMax() const override
-    {
-        return allocAssoc;
-    }
-
-    /**
-     * Regenerate the block address from the tag and indexing location.
-     *
-     * @param block The block.
-     * @return the block address.
-     */
-    Addr regenerateBlkAddr(const CacheBlk* blk) const override
-    {
-        return indexingPolicy->regenerateAddr(blk->getTag(), blk);
-        // return zcachePolicy->regenerateAddr(blk->getTag(), blk);
-    }
-
-    void forEachBlk(std::function<void(CacheBlk &)> visitor) override {
-        for (CacheBlk& blk : blks) {
-            visitor(blk);
-        }
-    }
-
-    bool anyBlk(std::function<bool(CacheBlk &)> visitor) override {
-        for (CacheBlk& blk : blks) {
-            if (visitor(blk)) {
-                return true;
-            }
-        }
-        return false;
-    }
-};
-
-} // namespace gem5
-
-#endif //__MEM_CACHE_TAGS_BASE_SET_ASSOC_HH__
diff --git a/src/mem/ruby/SConscript b/src/mem/ruby/SConscript
index f44067b..5062efd 100644
--- a/src/mem/ruby/SConscript
+++ b/src/mem/ruby/SConscript
@@ -68,8 +68,6 @@ DebugFlag('RubyTester')
 DebugFlag('RubyStats')
 DebugFlag('RubyResourceStalls')
 DebugFlag('RubyProtocol')
-# DebugFlag('Zcache')
-
 
 CompoundFlag('Ruby', [ 'RubyQueue', 'RubyNetwork', 'RubyTester',
     'RubyGenerated', 'RubySlicc', 'RubySystem', 'RubyCache',
diff --git a/src/mem/ruby/structures/CacheMemory.cc b/src/mem/ruby/structures/CacheMemory.cc
index 341a63a..5a5eaff 100644
--- a/src/mem/ruby/structures/CacheMemory.cc
+++ b/src/mem/ruby/structures/CacheMemory.cc
@@ -53,9 +53,6 @@
 #include "mem/ruby/protocol/AccessPermission.hh"
 #include "mem/ruby/system/RubySystem.hh"
 
-// #include "base/trace.hh"
-// #include "debug/Zcache.hh"
-
 namespace gem5
 {
 
@@ -295,9 +292,7 @@ CacheMemory::allocate(Addr address, AbstractCacheEntry *entry)
                     address);
             set[i]->m_locked = -1;
             m_tag_index[address] = i;
-            set[i]->setPosition(cacheSet, i, address);
-            // DPRINTF("Set position in CacheMemory.cc with tag: %u\n", address);
-
+            set[i]->setPosition(cacheSet, i);
             set[i]->replacementData = replacement_data[cacheSet][i];
             set[i]->setLastAccess(curTick());
 
diff --git a/test.cc b/test.cc
deleted file mode 100644
index 30f287b..0000000
--- a/test.cc
+++ /dev/null
@@ -1,7 +0,0 @@
-
-int main() {
-    const int x = 5;
-
-    const int y = x;
-    return 0;
-}
\ No newline at end of file
diff --git a/test.s b/test.s
deleted file mode 100644
index 9c6ef02..0000000
--- a/test.s
+++ /dev/null
@@ -1,23 +0,0 @@
-	.file	"test.cc"
-	.text
-	.globl	main
-	.type	main, @function
-main:
-.LFB0:
-	.cfi_startproc
-	pushq	%rbp
-	.cfi_def_cfa_offset 16
-	.cfi_offset 6, -16
-	movq	%rsp, %rbp
-	.cfi_def_cfa_register 6
-	movl	$5, -4(%rbp)
-	movl	$5, -8(%rbp)
-	movl	$0, %eax
-	popq	%rbp
-	.cfi_def_cfa 7, 8
-	ret
-	.cfi_endproc
-.LFE0:
-	.size	main, .-main
-	.ident	"GCC: (GNU) 4.8.5 20150623 (Red Hat 4.8.5-44)"
-	.section	.note.GNU-stack,"",@progbits
diff --git a/util/style.py b/util/style.py
new file mode 100755
index 0000000..07505c0
--- /dev/null
+++ b/util/style.py
@@ -0,0 +1,143 @@
+#! /usr/bin/env python3
+#
+# Copyright (c) 2016 ARM Limited
+# All rights reserved
+#
+# The license below extends only to copyright in the software and shall
+# not be construed as granting a license to any other intellectual
+# property including but not limited to intellectual property relating
+# to a hardware implementation of the functionality of the software
+# licensed hereunder.  You may use the software subject to the license
+# terms below provided that you ensure that this notice is replicated
+# unmodified and in its entirety in all distributions of the software,
+# modified or unmodified, in source code or in binary form.
+#
+# Redistribution and use in source and binary forms, with or without
+# modification, are permitted provided that the following conditions are
+# met: redistributions of source code must retain the above copyright
+# notice, this list of conditions and the following disclaimer;
+# redistributions in binary form must reproduce the above copyright
+# notice, this list of conditions and the following disclaimer in the
+# documentation and/or other materials provided with the distribution;
+# neither the name of the copyright holders nor the names of its
+# contributors may be used to endorse or promote products derived from
+# this software without specific prior written permission.
+#
+# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+import os
+import sys
+
+from style.file_types import lang_type
+import style.verifiers
+from style.region import all_regions
+
+from style.style import StdioUI
+from style import repo
+
+verifier_names = dict([
+    (c.__name__, c) for c in style.verifiers.all_verifiers ])
+
+def verify(filename, regions=all_regions, verbose=False, verifiers=None,
+           auto_fix=False):
+    ui = StdioUI()
+    opts = {
+        "fix_all" : auto_fix,
+    }
+    base = os.path.join(os.path.dirname(__file__), "..")
+    if verifiers is None:
+        verifiers = style.verifiers.all_verifiers
+
+    if verbose:
+        print("Verifying %s[%s]..." % (filename, regions))
+    for verifier in [ v(ui, opts, base=base) for v in verifiers ]:
+        if verbose:
+            print("Applying %s (%s)" % (
+                verifier.test_name, verifier.__class__.__name__))
+        if verifier.apply(filename, regions=regions):
+            return False
+    return True
+
+def detect_repo():
+    repo_classes = repo.detect_repo()
+    if not repo_classes:
+        print("Error: Failed to detect repository type, no " \
+            "known repository type found.", file=sys.stderr)
+        sys.exit(1)
+    elif len(repo_classes) > 1:
+        print("Error: Detected multiple repository types.", file=sys.stderr)
+        sys.exit(1)
+    else:
+        return repo_classes[0]()
+
+repo_types = {
+    "auto" : detect_repo,
+    "none" : lambda : None,
+    "git" : repo.GitRepo,
+}
+
+if __name__ == '__main__':
+    import argparse
+
+    parser = argparse.ArgumentParser(
+        description="Check a file for gem5 style violations",
+        epilog="""If no files are specified, the style checker tries to
+        determine the list of modified and added files from the version
+        control system and checks those."""
+    )
+
+    parser.add_argument("--verbose", "-v", action="count",
+                        help="Produce verbose output")
+
+    parser.add_argument("--fix", "-f", action="store_true",
+                        help="Automatically fix style violations.")
+
+    parser.add_argument("--modifications", "-m", action="store_true",
+                        help="""Apply the style checker to modified regions
+                        instead of whole files""")
+
+    parser.add_argument("--repo-type", choices=repo_types, default="auto",
+                        help="Repository type to use to detect changes")
+
+    parser.add_argument("--checker", "-c", choices=verifier_names, default=[],
+                        action="append",
+                        help="""Style checkers to run. Can be specified
+                        multiple times.""")
+
+    parser.add_argument("files", metavar="FILE", nargs="*",
+                        type=str,
+                        help="Source file(s) to inspect")
+
+    args = parser.parse_args()
+
+    repo = repo_types[args.repo_type]()
+
+    verifiers = [ verifier_names[name] for name in args.checker ] \
+                if args.checker else None
+
+    files = args.files
+    if not files and repo:
+        added, modified = repo.staged_files()
+        files = [ repo.file_path(f) for f in added + modified ]
+
+    for filename in files:
+        if args.modifications and repo and repo.in_repo(filename):
+            regions = repo.modified_regions(filename)
+        else:
+            regions = all_regions
+
+        if not verify(filename, regions=regions,
+                      verbose=args.verbose,
+                      verifiers=verifiers,
+                      auto_fix=args.fix):
+            sys.exit(1)
diff --git a/x2f.txt b/x2f.txt
deleted file mode 100644
index c0c95a7..0000000
--- a/x2f.txt
+++ /dev/null
@@ -1,1001 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-simSeconds                                   1.101599                       # Number of seconds simulated (Second)
-simTicks                                 1101598869000                       # Number of ticks simulated (Tick)
-finalTick                                1285649106500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
-simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
-hostSeconds                                    453.18                       # Real time elapsed on the host (Second)
-hostTickRate                               2430796262                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
-hostMemory                                    9008704                       # Number of bytes of host memory used (Byte)
-simInsts                                    900000001                       # Number of instructions simulated (Count)
-simOps                                     1340612193                       # Number of ops (including micro ops) simulated (Count)
-hostInstRate                                  1985946                       # Simulator instruction rate (inst/s) ((Count/Second))
-hostOpRate                                    2958204                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
-system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
-system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
-system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
-system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
-system.cpu.dcache.demandHits::switch_cpus.data    141192216                       # number of demand (read+write) hits (Count)
-system.cpu.dcache.demandHits::total         141192216                       # number of demand (read+write) hits (Count)
-system.cpu.dcache.overallHits::switch_cpus.data    141192216                       # number of overall hits (Count)
-system.cpu.dcache.overallHits::total        141192216                       # number of overall hits (Count)
-system.cpu.dcache.demandMisses::switch_cpus.data       678886                       # number of demand (read+write) misses (Count)
-system.cpu.dcache.demandMisses::total          678886                       # number of demand (read+write) misses (Count)
-system.cpu.dcache.overallMisses::switch_cpus.data       678886                       # number of overall misses (Count)
-system.cpu.dcache.overallMisses::total         678886                       # number of overall misses (Count)
-system.cpu.dcache.demandMissLatency::switch_cpus.data  28198733000                       # number of demand (read+write) miss ticks (Tick)
-system.cpu.dcache.demandMissLatency::total  28198733000                       # number of demand (read+write) miss ticks (Tick)
-system.cpu.dcache.overallMissLatency::switch_cpus.data  28198733000                       # number of overall miss ticks (Tick)
-system.cpu.dcache.overallMissLatency::total  28198733000                       # number of overall miss ticks (Tick)
-system.cpu.dcache.demandAccesses::switch_cpus.data    141871102                       # number of demand (read+write) accesses (Count)
-system.cpu.dcache.demandAccesses::total     141871102                       # number of demand (read+write) accesses (Count)
-system.cpu.dcache.overallAccesses::switch_cpus.data    141871102                       # number of overall (read+write) accesses (Count)
-system.cpu.dcache.overallAccesses::total    141871102                       # number of overall (read+write) accesses (Count)
-system.cpu.dcache.demandMissRate::switch_cpus.data     0.004785                       # miss rate for demand accesses (Ratio)
-system.cpu.dcache.demandMissRate::total      0.004785                       # miss rate for demand accesses (Ratio)
-system.cpu.dcache.overallMissRate::switch_cpus.data     0.004785                       # miss rate for overall accesses (Ratio)
-system.cpu.dcache.overallMissRate::total     0.004785                       # miss rate for overall accesses (Ratio)
-system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 41536.772006                       # average overall miss latency in ticks ((Tick/Count))
-system.cpu.dcache.demandAvgMissLatency::total 41536.772006                       # average overall miss latency in ticks ((Tick/Count))
-system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 41536.772006                       # average overall miss latency ((Tick/Count))
-system.cpu.dcache.overallAvgMissLatency::total 41536.772006                       # average overall miss latency ((Tick/Count))
-system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
-system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
-system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
-system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
-system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.dcache.writebacks::writebacks       678886                       # number of writebacks (Count)
-system.cpu.dcache.writebacks::total            678886                       # number of writebacks (Count)
-system.cpu.dcache.demandMshrMisses::switch_cpus.data       678886                       # number of demand (read+write) MSHR misses (Count)
-system.cpu.dcache.demandMshrMisses::total       678886                       # number of demand (read+write) MSHR misses (Count)
-system.cpu.dcache.overallMshrMisses::switch_cpus.data       678886                       # number of overall MSHR misses (Count)
-system.cpu.dcache.overallMshrMisses::total       678886                       # number of overall MSHR misses (Count)
-system.cpu.dcache.demandMshrMissLatency::switch_cpus.data  27519847000                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.cpu.dcache.demandMshrMissLatency::total  27519847000                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.cpu.dcache.overallMshrMissLatency::switch_cpus.data  27519847000                       # number of overall MSHR miss ticks (Tick)
-system.cpu.dcache.overallMshrMissLatency::total  27519847000                       # number of overall MSHR miss ticks (Tick)
-system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.004785                       # mshr miss ratio for demand accesses (Ratio)
-system.cpu.dcache.demandMshrMissRate::total     0.004785                       # mshr miss ratio for demand accesses (Ratio)
-system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.004785                       # mshr miss ratio for overall accesses (Ratio)
-system.cpu.dcache.overallMshrMissRate::total     0.004785                       # mshr miss ratio for overall accesses (Ratio)
-system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 40536.772006                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.dcache.demandAvgMshrMissLatency::total 40536.772006                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 40536.772006                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.dcache.overallAvgMshrMissLatency::total 40536.772006                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.dcache.replacements                 678886                       # number of replacements (Count)
-system.cpu.dcache.ReadReq.hits::switch_cpus.data     98504619                       # number of ReadReq hits (Count)
-system.cpu.dcache.ReadReq.hits::total        98504619                       # number of ReadReq hits (Count)
-system.cpu.dcache.ReadReq.misses::switch_cpus.data       410242                       # number of ReadReq misses (Count)
-system.cpu.dcache.ReadReq.misses::total        410242                       # number of ReadReq misses (Count)
-system.cpu.dcache.ReadReq.missLatency::switch_cpus.data  13313586500                       # number of ReadReq miss ticks (Tick)
-system.cpu.dcache.ReadReq.missLatency::total  13313586500                       # number of ReadReq miss ticks (Tick)
-system.cpu.dcache.ReadReq.accesses::switch_cpus.data     98914861                       # number of ReadReq accesses(hits+misses) (Count)
-system.cpu.dcache.ReadReq.accesses::total     98914861                       # number of ReadReq accesses(hits+misses) (Count)
-system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.004147                       # miss rate for ReadReq accesses (Ratio)
-system.cpu.dcache.ReadReq.missRate::total     0.004147                       # miss rate for ReadReq accesses (Ratio)
-system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 32453.007006                       # average ReadReq miss latency ((Tick/Count))
-system.cpu.dcache.ReadReq.avgMissLatency::total 32453.007006                       # average ReadReq miss latency ((Tick/Count))
-system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data       410242                       # number of ReadReq MSHR misses (Count)
-system.cpu.dcache.ReadReq.mshrMisses::total       410242                       # number of ReadReq MSHR misses (Count)
-system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data  12903344500                       # number of ReadReq MSHR miss ticks (Tick)
-system.cpu.dcache.ReadReq.mshrMissLatency::total  12903344500                       # number of ReadReq MSHR miss ticks (Tick)
-system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.004147                       # mshr miss rate for ReadReq accesses (Ratio)
-system.cpu.dcache.ReadReq.mshrMissRate::total     0.004147                       # mshr miss rate for ReadReq accesses (Ratio)
-system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 31453.007006                       # average ReadReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.ReadReq.avgMshrMissLatency::total 31453.007006                       # average ReadReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.WriteReq.hits::switch_cpus.data     42687597                       # number of WriteReq hits (Count)
-system.cpu.dcache.WriteReq.hits::total       42687597                       # number of WriteReq hits (Count)
-system.cpu.dcache.WriteReq.misses::switch_cpus.data       268644                       # number of WriteReq misses (Count)
-system.cpu.dcache.WriteReq.misses::total       268644                       # number of WriteReq misses (Count)
-system.cpu.dcache.WriteReq.missLatency::switch_cpus.data  14885146500                       # number of WriteReq miss ticks (Tick)
-system.cpu.dcache.WriteReq.missLatency::total  14885146500                       # number of WriteReq miss ticks (Tick)
-system.cpu.dcache.WriteReq.accesses::switch_cpus.data     42956241                       # number of WriteReq accesses(hits+misses) (Count)
-system.cpu.dcache.WriteReq.accesses::total     42956241                       # number of WriteReq accesses(hits+misses) (Count)
-system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.006254                       # miss rate for WriteReq accesses (Ratio)
-system.cpu.dcache.WriteReq.missRate::total     0.006254                       # miss rate for WriteReq accesses (Ratio)
-system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 55408.445750                       # average WriteReq miss latency ((Tick/Count))
-system.cpu.dcache.WriteReq.avgMissLatency::total 55408.445750                       # average WriteReq miss latency ((Tick/Count))
-system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data       268644                       # number of WriteReq MSHR misses (Count)
-system.cpu.dcache.WriteReq.mshrMisses::total       268644                       # number of WriteReq MSHR misses (Count)
-system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data  14616502500                       # number of WriteReq MSHR miss ticks (Tick)
-system.cpu.dcache.WriteReq.mshrMissLatency::total  14616502500                       # number of WriteReq MSHR miss ticks (Tick)
-system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.006254                       # mshr miss rate for WriteReq accesses (Ratio)
-system.cpu.dcache.WriteReq.mshrMissRate::total     0.006254                       # mshr miss rate for WriteReq accesses (Ratio)
-system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 54408.445750                       # average WriteReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.WriteReq.avgMshrMissLatency::total 54408.445750                       # average WriteReq mshr miss latency ((Tick/Count))
-system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1285649106500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.dcache.tags.tagsInUse                  384                       # Average ticks per tags in use ((Tick/Count))
-system.cpu.dcache.tags.totalRefs            141944972                       # Total number of references to valid blocks. (Count)
-system.cpu.dcache.tags.sampledRefs             679270                       # Sample count of references to valid blocks. (Count)
-system.cpu.dcache.tags.avgRefs             208.966938                       # Average number of references to valid blocks. ((Count/Count))
-system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
-system.cpu.dcache.tags.occupancies::cpu.data     0.266919                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.cpu.dcache.tags.occupancies::switch_cpus.data   383.733081                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.cpu.dcache.tags.avgOccs::cpu.data     0.000695                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.999305                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.dcache.tags.occupanciesTaskId::1024          384                       # Occupied blocks per task id (Count)
-system.cpu.dcache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
-system.cpu.dcache.tags.ageTaskId_1024::1           12                       # Occupied blocks per task id, per block age (Count)
-system.cpu.dcache.tags.ageTaskId_1024::2          369                       # Occupied blocks per task id, per block age (Count)
-system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
-system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
-system.cpu.dcache.tags.tagAccesses          851905498                       # Number of tag accesses (Count)
-system.cpu.dcache.tags.dataAccesses         851905498                       # Number of data accesses (Count)
-system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1285649106500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
-system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
-system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
-system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
-system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
-system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1285649106500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
-system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
-system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
-system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
-system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
-system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
-system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
-system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1285649106500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
-system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
-system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
-system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
-system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
-system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
-system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
-system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
-system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
-system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
-system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
-system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
-system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
-system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
-system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
-system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
-system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
-system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
-system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
-system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
-system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
-system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
-system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
-system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
-system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
-system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
-system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
-system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
-system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
-system.cpu.icache.demandHits::switch_cpus.inst    932394781                       # number of demand (read+write) hits (Count)
-system.cpu.icache.demandHits::total         932394781                       # number of demand (read+write) hits (Count)
-system.cpu.icache.overallHits::switch_cpus.inst    932394781                       # number of overall hits (Count)
-system.cpu.icache.overallHits::total        932394781                       # number of overall hits (Count)
-system.cpu.icache.demandMisses::switch_cpus.inst            5                       # number of demand (read+write) misses (Count)
-system.cpu.icache.demandMisses::total               5                       # number of demand (read+write) misses (Count)
-system.cpu.icache.overallMisses::switch_cpus.inst            5                       # number of overall misses (Count)
-system.cpu.icache.overallMisses::total              5                       # number of overall misses (Count)
-system.cpu.icache.demandMissLatency::switch_cpus.inst       430000                       # number of demand (read+write) miss ticks (Tick)
-system.cpu.icache.demandMissLatency::total       430000                       # number of demand (read+write) miss ticks (Tick)
-system.cpu.icache.overallMissLatency::switch_cpus.inst       430000                       # number of overall miss ticks (Tick)
-system.cpu.icache.overallMissLatency::total       430000                       # number of overall miss ticks (Tick)
-system.cpu.icache.demandAccesses::switch_cpus.inst    932394786                       # number of demand (read+write) accesses (Count)
-system.cpu.icache.demandAccesses::total     932394786                       # number of demand (read+write) accesses (Count)
-system.cpu.icache.overallAccesses::switch_cpus.inst    932394786                       # number of overall (read+write) accesses (Count)
-system.cpu.icache.overallAccesses::total    932394786                       # number of overall (read+write) accesses (Count)
-system.cpu.icache.demandMissRate::switch_cpus.inst     0.000000                       # miss rate for demand accesses (Ratio)
-system.cpu.icache.demandMissRate::total      0.000000                       # miss rate for demand accesses (Ratio)
-system.cpu.icache.overallMissRate::switch_cpus.inst     0.000000                       # miss rate for overall accesses (Ratio)
-system.cpu.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
-system.cpu.icache.demandAvgMissLatency::switch_cpus.inst        86000                       # average overall miss latency in ticks ((Tick/Count))
-system.cpu.icache.demandAvgMissLatency::total        86000                       # average overall miss latency in ticks ((Tick/Count))
-system.cpu.icache.overallAvgMissLatency::switch_cpus.inst        86000                       # average overall miss latency ((Tick/Count))
-system.cpu.icache.overallAvgMissLatency::total        86000                       # average overall miss latency ((Tick/Count))
-system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
-system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
-system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
-system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
-system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.icache.writebacks::writebacks            5                       # number of writebacks (Count)
-system.cpu.icache.writebacks::total                 5                       # number of writebacks (Count)
-system.cpu.icache.demandMshrMisses::switch_cpus.inst            5                       # number of demand (read+write) MSHR misses (Count)
-system.cpu.icache.demandMshrMisses::total            5                       # number of demand (read+write) MSHR misses (Count)
-system.cpu.icache.overallMshrMisses::switch_cpus.inst            5                       # number of overall MSHR misses (Count)
-system.cpu.icache.overallMshrMisses::total            5                       # number of overall MSHR misses (Count)
-system.cpu.icache.demandMshrMissLatency::switch_cpus.inst       425000                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.cpu.icache.demandMshrMissLatency::total       425000                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.cpu.icache.overallMshrMissLatency::switch_cpus.inst       425000                       # number of overall MSHR miss ticks (Tick)
-system.cpu.icache.overallMshrMissLatency::total       425000                       # number of overall MSHR miss ticks (Tick)
-system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
-system.cpu.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
-system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
-system.cpu.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
-system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst        85000                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.icache.demandAvgMshrMissLatency::total        85000                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst        85000                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.icache.overallAvgMshrMissLatency::total        85000                       # average overall mshr miss latency ((Tick/Count))
-system.cpu.icache.replacements                      5                       # number of replacements (Count)
-system.cpu.icache.ReadReq.hits::switch_cpus.inst    932394781                       # number of ReadReq hits (Count)
-system.cpu.icache.ReadReq.hits::total       932394781                       # number of ReadReq hits (Count)
-system.cpu.icache.ReadReq.misses::switch_cpus.inst            5                       # number of ReadReq misses (Count)
-system.cpu.icache.ReadReq.misses::total             5                       # number of ReadReq misses (Count)
-system.cpu.icache.ReadReq.missLatency::switch_cpus.inst       430000                       # number of ReadReq miss ticks (Tick)
-system.cpu.icache.ReadReq.missLatency::total       430000                       # number of ReadReq miss ticks (Tick)
-system.cpu.icache.ReadReq.accesses::switch_cpus.inst    932394786                       # number of ReadReq accesses(hits+misses) (Count)
-system.cpu.icache.ReadReq.accesses::total    932394786                       # number of ReadReq accesses(hits+misses) (Count)
-system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
-system.cpu.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
-system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst        86000                       # average ReadReq miss latency ((Tick/Count))
-system.cpu.icache.ReadReq.avgMissLatency::total        86000                       # average ReadReq miss latency ((Tick/Count))
-system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst            5                       # number of ReadReq MSHR misses (Count)
-system.cpu.icache.ReadReq.mshrMisses::total            5                       # number of ReadReq MSHR misses (Count)
-system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst       425000                       # number of ReadReq MSHR miss ticks (Tick)
-system.cpu.icache.ReadReq.mshrMissLatency::total       425000                       # number of ReadReq MSHR miss ticks (Tick)
-system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
-system.cpu.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
-system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst        85000                       # average ReadReq mshr miss latency ((Tick/Count))
-system.cpu.icache.ReadReq.avgMshrMissLatency::total        85000                       # average ReadReq mshr miss latency ((Tick/Count))
-system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1285649106500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
-system.cpu.icache.tags.totalRefs           1179874032                       # Total number of references to valid blocks. (Count)
-system.cpu.icache.tags.sampledRefs                517                       # Sample count of references to valid blocks. (Count)
-system.cpu.icache.tags.avgRefs           2282154.800774                       # Average number of references to valid blocks. ((Count/Count))
-system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
-system.cpu.icache.tags.occupancies::cpu.inst   508.746643                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.cpu.icache.tags.occupancies::switch_cpus.inst     3.253357                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.cpu.icache.tags.avgOccs::cpu.inst     0.993646                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.006354                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
-system.cpu.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
-system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
-system.cpu.icache.tags.tagAccesses         7459158293                       # Number of tag accesses (Count)
-system.cpu.icache.tags.dataAccesses        7459158293                       # Number of data accesses (Count)
-system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1285649106500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
-system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
-system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
-system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
-system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
-system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
-system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1285649106500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
-system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
-system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
-system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
-system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
-system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
-system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
-system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1285649106500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.mmu.dtb.rdAccesses                       0                       # TLB accesses on read requests (Count)
-system.cpu.mmu.dtb.wrAccesses                       0                       # TLB accesses on write requests (Count)
-system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
-system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
-system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1285649106500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
-system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
-system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
-system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
-system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1285649106500                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.power_state.pwrStateResidencyTicks::OFF 1101598869000                       # Cumulative time (in ticks) in various power states (Tick)
-system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
-system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
-system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
-system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
-system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
-system.l2.demandHits::switch_cpus.data         412246                       # number of demand (read+write) hits (Count)
-system.l2.demandHits::total                    412246                       # number of demand (read+write) hits (Count)
-system.l2.overallHits::switch_cpus.data        412246                       # number of overall hits (Count)
-system.l2.overallHits::total                   412246                       # number of overall hits (Count)
-system.l2.demandMisses::switch_cpus.inst            5                       # number of demand (read+write) misses (Count)
-system.l2.demandMisses::switch_cpus.data       266640                       # number of demand (read+write) misses (Count)
-system.l2.demandMisses::total                  266645                       # number of demand (read+write) misses (Count)
-system.l2.overallMisses::switch_cpus.inst            5                       # number of overall misses (Count)
-system.l2.overallMisses::switch_cpus.data       266640                       # number of overall misses (Count)
-system.l2.overallMisses::total                 266645                       # number of overall misses (Count)
-system.l2.demandMissLatency::switch_cpus.inst       417500                       # number of demand (read+write) miss ticks (Tick)
-system.l2.demandMissLatency::switch_cpus.data  22169565500                       # number of demand (read+write) miss ticks (Tick)
-system.l2.demandMissLatency::total        22169983000                       # number of demand (read+write) miss ticks (Tick)
-system.l2.overallMissLatency::switch_cpus.inst       417500                       # number of overall miss ticks (Tick)
-system.l2.overallMissLatency::switch_cpus.data  22169565500                       # number of overall miss ticks (Tick)
-system.l2.overallMissLatency::total       22169983000                       # number of overall miss ticks (Tick)
-system.l2.demandAccesses::switch_cpus.inst            5                       # number of demand (read+write) accesses (Count)
-system.l2.demandAccesses::switch_cpus.data       678886                       # number of demand (read+write) accesses (Count)
-system.l2.demandAccesses::total                678891                       # number of demand (read+write) accesses (Count)
-system.l2.overallAccesses::switch_cpus.inst            5                       # number of overall (read+write) accesses (Count)
-system.l2.overallAccesses::switch_cpus.data       678886                       # number of overall (read+write) accesses (Count)
-system.l2.overallAccesses::total               678891                       # number of overall (read+write) accesses (Count)
-system.l2.demandMissRate::switch_cpus.inst            1                       # miss rate for demand accesses (Ratio)
-system.l2.demandMissRate::switch_cpus.data     0.392761                       # miss rate for demand accesses (Ratio)
-system.l2.demandMissRate::total              0.392766                       # miss rate for demand accesses (Ratio)
-system.l2.overallMissRate::switch_cpus.inst            1                       # miss rate for overall accesses (Ratio)
-system.l2.overallMissRate::switch_cpus.data     0.392761                       # miss rate for overall accesses (Ratio)
-system.l2.overallMissRate::total             0.392766                       # miss rate for overall accesses (Ratio)
-system.l2.demandAvgMissLatency::switch_cpus.inst        83500                       # average overall miss latency in ticks ((Tick/Count))
-system.l2.demandAvgMissLatency::switch_cpus.data 83144.185044                       # average overall miss latency in ticks ((Tick/Count))
-system.l2.demandAvgMissLatency::total    83144.191716                       # average overall miss latency in ticks ((Tick/Count))
-system.l2.overallAvgMissLatency::switch_cpus.inst        83500                       # average overall miss latency ((Tick/Count))
-system.l2.overallAvgMissLatency::switch_cpus.data 83144.185044                       # average overall miss latency ((Tick/Count))
-system.l2.overallAvgMissLatency::total   83144.191716                       # average overall miss latency ((Tick/Count))
-system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
-system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
-system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
-system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
-system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
-system.l2.writebacks::writebacks               161492                       # number of writebacks (Count)
-system.l2.writebacks::total                    161492                       # number of writebacks (Count)
-system.l2.demandMshrMisses::switch_cpus.inst            5                       # number of demand (read+write) MSHR misses (Count)
-system.l2.demandMshrMisses::switch_cpus.data       266640                       # number of demand (read+write) MSHR misses (Count)
-system.l2.demandMshrMisses::total              266645                       # number of demand (read+write) MSHR misses (Count)
-system.l2.overallMshrMisses::switch_cpus.inst            5                       # number of overall MSHR misses (Count)
-system.l2.overallMshrMisses::switch_cpus.data       266640                       # number of overall MSHR misses (Count)
-system.l2.overallMshrMisses::total             266645                       # number of overall MSHR misses (Count)
-system.l2.demandMshrMissLatency::switch_cpus.inst       367500                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.l2.demandMshrMissLatency::switch_cpus.data  19503165500                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.l2.demandMshrMissLatency::total    19503533000                       # number of demand (read+write) MSHR miss ticks (Tick)
-system.l2.overallMshrMissLatency::switch_cpus.inst       367500                       # number of overall MSHR miss ticks (Tick)
-system.l2.overallMshrMissLatency::switch_cpus.data  19503165500                       # number of overall MSHR miss ticks (Tick)
-system.l2.overallMshrMissLatency::total   19503533000                       # number of overall MSHR miss ticks (Tick)
-system.l2.demandMshrMissRate::switch_cpus.inst            1                       # mshr miss ratio for demand accesses (Ratio)
-system.l2.demandMshrMissRate::switch_cpus.data     0.392761                       # mshr miss ratio for demand accesses (Ratio)
-system.l2.demandMshrMissRate::total          0.392766                       # mshr miss ratio for demand accesses (Ratio)
-system.l2.overallMshrMissRate::switch_cpus.inst            1                       # mshr miss ratio for overall accesses (Ratio)
-system.l2.overallMshrMissRate::switch_cpus.data     0.392761                       # mshr miss ratio for overall accesses (Ratio)
-system.l2.overallMshrMissRate::total         0.392766                       # mshr miss ratio for overall accesses (Ratio)
-system.l2.demandAvgMshrMissLatency::switch_cpus.inst        73500                       # average overall mshr miss latency ((Tick/Count))
-system.l2.demandAvgMshrMissLatency::switch_cpus.data 73144.185044                       # average overall mshr miss latency ((Tick/Count))
-system.l2.demandAvgMshrMissLatency::total 73144.191716                       # average overall mshr miss latency ((Tick/Count))
-system.l2.overallAvgMshrMissLatency::switch_cpus.inst        73500                       # average overall mshr miss latency ((Tick/Count))
-system.l2.overallAvgMshrMissLatency::switch_cpus.data 73144.185044                       # average overall mshr miss latency ((Tick/Count))
-system.l2.overallAvgMshrMissLatency::total 73144.191716                       # average overall mshr miss latency ((Tick/Count))
-system.l2.replacements                         275109                       # number of replacements (Count)
-system.l2.ReadCleanReq.misses::switch_cpus.inst            5                       # number of ReadCleanReq misses (Count)
-system.l2.ReadCleanReq.misses::total                5                       # number of ReadCleanReq misses (Count)
-system.l2.ReadCleanReq.missLatency::switch_cpus.inst       417500                       # number of ReadCleanReq miss ticks (Tick)
-system.l2.ReadCleanReq.missLatency::total       417500                       # number of ReadCleanReq miss ticks (Tick)
-system.l2.ReadCleanReq.accesses::switch_cpus.inst            5                       # number of ReadCleanReq accesses(hits+misses) (Count)
-system.l2.ReadCleanReq.accesses::total              5                       # number of ReadCleanReq accesses(hits+misses) (Count)
-system.l2.ReadCleanReq.missRate::switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
-system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
-system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst        83500                       # average ReadCleanReq miss latency ((Tick/Count))
-system.l2.ReadCleanReq.avgMissLatency::total        83500                       # average ReadCleanReq miss latency ((Tick/Count))
-system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst            5                       # number of ReadCleanReq MSHR misses (Count)
-system.l2.ReadCleanReq.mshrMisses::total            5                       # number of ReadCleanReq MSHR misses (Count)
-system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst       367500                       # number of ReadCleanReq MSHR miss ticks (Tick)
-system.l2.ReadCleanReq.mshrMissLatency::total       367500                       # number of ReadCleanReq MSHR miss ticks (Tick)
-system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
-system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
-system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst        73500                       # average ReadCleanReq mshr miss latency ((Tick/Count))
-system.l2.ReadCleanReq.avgMshrMissLatency::total        73500                       # average ReadCleanReq mshr miss latency ((Tick/Count))
-system.l2.ReadExReq.hits::switch_cpus.data       110461                       # number of ReadExReq hits (Count)
-system.l2.ReadExReq.hits::total                110461                       # number of ReadExReq hits (Count)
-system.l2.ReadExReq.misses::switch_cpus.data       158183                       # number of ReadExReq misses (Count)
-system.l2.ReadExReq.misses::total              158183                       # number of ReadExReq misses (Count)
-system.l2.ReadExReq.missLatency::switch_cpus.data  13052966500                       # number of ReadExReq miss ticks (Tick)
-system.l2.ReadExReq.missLatency::total    13052966500                       # number of ReadExReq miss ticks (Tick)
-system.l2.ReadExReq.accesses::switch_cpus.data       268644                       # number of ReadExReq accesses(hits+misses) (Count)
-system.l2.ReadExReq.accesses::total            268644                       # number of ReadExReq accesses(hits+misses) (Count)
-system.l2.ReadExReq.missRate::switch_cpus.data     0.588820                       # miss rate for ReadExReq accesses (Ratio)
-system.l2.ReadExReq.missRate::total          0.588820                       # miss rate for ReadExReq accesses (Ratio)
-system.l2.ReadExReq.avgMissLatency::switch_cpus.data 82518.137221                       # average ReadExReq miss latency ((Tick/Count))
-system.l2.ReadExReq.avgMissLatency::total 82518.137221                       # average ReadExReq miss latency ((Tick/Count))
-system.l2.ReadExReq.mshrMisses::switch_cpus.data       158183                       # number of ReadExReq MSHR misses (Count)
-system.l2.ReadExReq.mshrMisses::total          158183                       # number of ReadExReq MSHR misses (Count)
-system.l2.ReadExReq.mshrMissLatency::switch_cpus.data  11471136500                       # number of ReadExReq MSHR miss ticks (Tick)
-system.l2.ReadExReq.mshrMissLatency::total  11471136500                       # number of ReadExReq MSHR miss ticks (Tick)
-system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.588820                       # mshr miss rate for ReadExReq accesses (Ratio)
-system.l2.ReadExReq.mshrMissRate::total      0.588820                       # mshr miss rate for ReadExReq accesses (Ratio)
-system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 72518.137221                       # average ReadExReq mshr miss latency ((Tick/Count))
-system.l2.ReadExReq.avgMshrMissLatency::total 72518.137221                       # average ReadExReq mshr miss latency ((Tick/Count))
-system.l2.ReadSharedReq.hits::switch_cpus.data       301785                       # number of ReadSharedReq hits (Count)
-system.l2.ReadSharedReq.hits::total            301785                       # number of ReadSharedReq hits (Count)
-system.l2.ReadSharedReq.misses::switch_cpus.data       108457                       # number of ReadSharedReq misses (Count)
-system.l2.ReadSharedReq.misses::total          108457                       # number of ReadSharedReq misses (Count)
-system.l2.ReadSharedReq.missLatency::switch_cpus.data   9116599000                       # number of ReadSharedReq miss ticks (Tick)
-system.l2.ReadSharedReq.missLatency::total   9116599000                       # number of ReadSharedReq miss ticks (Tick)
-system.l2.ReadSharedReq.accesses::switch_cpus.data       410242                       # number of ReadSharedReq accesses(hits+misses) (Count)
-system.l2.ReadSharedReq.accesses::total        410242                       # number of ReadSharedReq accesses(hits+misses) (Count)
-system.l2.ReadSharedReq.missRate::switch_cpus.data     0.264373                       # miss rate for ReadSharedReq accesses (Ratio)
-system.l2.ReadSharedReq.missRate::total      0.264373                       # miss rate for ReadSharedReq accesses (Ratio)
-system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 84057.266935                       # average ReadSharedReq miss latency ((Tick/Count))
-system.l2.ReadSharedReq.avgMissLatency::total 84057.266935                       # average ReadSharedReq miss latency ((Tick/Count))
-system.l2.ReadSharedReq.mshrMisses::switch_cpus.data       108457                       # number of ReadSharedReq MSHR misses (Count)
-system.l2.ReadSharedReq.mshrMisses::total       108457                       # number of ReadSharedReq MSHR misses (Count)
-system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data   8032029000                       # number of ReadSharedReq MSHR miss ticks (Tick)
-system.l2.ReadSharedReq.mshrMissLatency::total   8032029000                       # number of ReadSharedReq MSHR miss ticks (Tick)
-system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.264373                       # mshr miss rate for ReadSharedReq accesses (Ratio)
-system.l2.ReadSharedReq.mshrMissRate::total     0.264373                       # mshr miss rate for ReadSharedReq accesses (Ratio)
-system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 74057.266935                       # average ReadSharedReq mshr miss latency ((Tick/Count))
-system.l2.ReadSharedReq.avgMshrMissLatency::total 74057.266935                       # average ReadSharedReq mshr miss latency ((Tick/Count))
-system.l2.WritebackClean.hits::writebacks       228537                       # number of WritebackClean hits (Count)
-system.l2.WritebackClean.hits::total           228537                       # number of WritebackClean hits (Count)
-system.l2.WritebackClean.accesses::writebacks       228537                       # number of WritebackClean accesses(hits+misses) (Count)
-system.l2.WritebackClean.accesses::total       228537                       # number of WritebackClean accesses(hits+misses) (Count)
-system.l2.WritebackDirty.hits::writebacks       450354                       # number of WritebackDirty hits (Count)
-system.l2.WritebackDirty.hits::total           450354                       # number of WritebackDirty hits (Count)
-system.l2.WritebackDirty.accesses::writebacks       450354                       # number of WritebackDirty accesses(hits+misses) (Count)
-system.l2.WritebackDirty.accesses::total       450354                       # number of WritebackDirty accesses(hits+misses) (Count)
-system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1285649106500                       # Cumulative time (in ticks) in various power states (Tick)
-system.l2.tags.tagsInUse                         8192                       # Average ticks per tags in use ((Tick/Count))
-system.l2.tags.totalRefs                      1406717                       # Total number of references to valid blocks. (Count)
-system.l2.tags.sampledRefs                     283301                       # Sample count of references to valid blocks. (Count)
-system.l2.tags.avgRefs                       4.965450                       # Average number of references to valid blocks. ((Count/Count))
-system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
-system.l2.tags.occupancies::writebacks     291.047009                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.l2.tags.occupancies::cpu.data       188.801141                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.l2.tags.occupancies::switch_cpus.inst     0.170716                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.l2.tags.occupancies::switch_cpus.data  7711.981135                       # Average occupied blocks per tick, per requestor ((Count/Tick))
-system.l2.tags.avgOccs::writebacks           0.035528                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2.tags.avgOccs::cpu.data             0.023047                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2.tags.avgOccs::switch_cpus.inst     0.000021                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2.tags.avgOccs::switch_cpus.data     0.941404                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
-system.l2.tags.occupanciesTaskId::1024           8192                       # Occupied blocks per task id (Count)
-system.l2.tags.ageTaskId_1024::0                    1                       # Occupied blocks per task id, per block age (Count)
-system.l2.tags.ageTaskId_1024::1                    7                       # Occupied blocks per task id, per block age (Count)
-system.l2.tags.ageTaskId_1024::2                  264                       # Occupied blocks per task id, per block age (Count)
-system.l2.tags.ageTaskId_1024::3                 2212                       # Occupied blocks per task id, per block age (Count)
-system.l2.tags.ageTaskId_1024::4                 5708                       # Occupied blocks per task id, per block age (Count)
-system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
-system.l2.tags.tagAccesses                   11137365                       # Number of tag accesses (Count)
-system.l2.tags.dataAccesses                  11137365                       # Number of data accesses (Count)
-system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1285649106500                       # Cumulative time (in ticks) in various power states (Tick)
-system.mem_ctrls.avgPriority_writebacks::samples    161492.00                       # Average QoS priority value for accepted requests (Count)
-system.mem_ctrls.avgPriority_switch_cpus.inst::samples         5.00                       # Average QoS priority value for accepted requests (Count)
-system.mem_ctrls.avgPriority_switch_cpus.data::samples    265558.00                       # Average QoS priority value for accepted requests (Count)
-system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
-system.mem_ctrls.priorityMaxLatency      0.002497557750                       # per QoS priority maximum request to response latency (Second)
-system.mem_ctrls.numReadWriteTurnArounds         9467                       # Number of turnarounds from READ to WRITE (Count)
-system.mem_ctrls.numWriteReadTurnArounds         9467                       # Number of turnarounds from WRITE to READ (Count)
-system.mem_ctrls.numStayReadState              970692                       # Number of times bus staying in READ state (Count)
-system.mem_ctrls.numStayWriteState             152098                       # Number of times bus staying in WRITE state (Count)
-system.mem_ctrls.readReqs                      266645                       # Number of read requests accepted (Count)
-system.mem_ctrls.writeReqs                     161492                       # Number of write requests accepted (Count)
-system.mem_ctrls.readBursts                    266645                       # Number of controller read bursts, including those serviced by the write queue (Count)
-system.mem_ctrls.writeBursts                   161492                       # Number of controller write bursts, including those merged in the write queue (Count)
-system.mem_ctrls.servicedByWrQ                   1082                       # Number of controller read bursts serviced by the write queue (Count)
-system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
-system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
-system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
-system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing ((Count/Tick))
-system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
-system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
-system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
-system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
-system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
-system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
-system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
-system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
-system.mem_ctrls.readPktSize::6                266645                       # Read request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
-system.mem_ctrls.writePktSize::6               161492                       # Write request sizes (log2) (Count)
-system.mem_ctrls.rdQLenPdf::0                  264321                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::1                    1242                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::15                   4944                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::16                   4948                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::17                   9444                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::18                   9475                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::19                   9475                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::20                   9479                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::21                   9477                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::22                   9468                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::23                   9472                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::24                   9470                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::25                   9488                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::26                   9509                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::27                   9469                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::28                   9468                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::29                   9489                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::30                   9467                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::31                   9467                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::32                   9467                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
-system.mem_ctrls.rdPerTurnAround::samples         9467                       # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::mean      28.049963                       # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::gmean     27.608194                       # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::stdev      5.029423                       # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::12-13             2      0.02%      0.02% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::14-15             3      0.03%      0.05% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::16-17            41      0.43%      0.49% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::18-19           190      2.01%      2.49% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::20-21           529      5.59%      8.08% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::22-23           994     10.50%     18.58% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::24-25          1334     14.09%     32.67% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::26-27          1543     16.30%     48.97% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::28-29          1449     15.31%     64.28% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::30-31          1199     12.67%     76.94% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::32-33           836      8.83%     85.77% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::34-35           592      6.25%     92.02% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::36-37           359      3.79%     95.82% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::38-39           206      2.18%     97.99% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::40-41            98      1.04%     99.03% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::42-43            42      0.44%     99.47% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::44-45            23      0.24%     99.71% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::46-47            18      0.19%     99.90% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::48-49             6      0.06%     99.97% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::50-51             2      0.02%     99.99% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::52-53             1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.rdPerTurnAround::total          9467                       # Reads before turning the bus around for writes (Count)
-system.mem_ctrls.wrPerTurnAround::samples         9467                       # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::mean      17.056090                       # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::gmean     17.025823                       # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::stdev      1.014641                       # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::16             4517     47.71%     47.71% # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::17                7      0.07%     47.79% # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::18             4838     51.10%     98.89% # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::19              105      1.11%    100.00% # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.wrPerTurnAround::total          9467                       # Writes before turning the bus around for reads (Count)
-system.mem_ctrls.bytesReadWrQ                   69248                       # Total number of bytes read from write queue (Byte)
-system.mem_ctrls.bytesReadSys                17065280                       # Total read bytes from the system interface side (Byte)
-system.mem_ctrls.bytesWrittenSys             10335488                       # Total written bytes from the system interface side (Byte)
-system.mem_ctrls.avgRdBWSys              15491373.92950610                       # Average system read bandwidth in Byte/s ((Byte/Second))
-system.mem_ctrls.avgWrBWSys              9382260.90353766                       # Average system write bandwidth in Byte/s ((Byte/Second))
-system.mem_ctrls.totGap                  1101586302500                       # Total gap between requests (Tick)
-system.mem_ctrls.avgGap                    2572976.18                       # Average gap between requests ((Tick/Count))
-system.mem_ctrls.requestorReadBytes::switch_cpus.inst          320                       # Per-requestor bytes read from memory (Byte)
-system.mem_ctrls.requestorReadBytes::switch_cpus.data     16995712                       # Per-requestor bytes read from memory (Byte)
-system.mem_ctrls.requestorWriteBytes::writebacks     10334080                       # Per-requestor bytes write to memory (Byte)
-system.mem_ctrls.requestorReadRate::switch_cpus.inst 290.486863235877                       # Per-requestor bytes read from memory rate ((Byte/Second))
-system.mem_ctrls.requestorReadRate::switch_cpus.data 15428222.085438614711                       # Per-requestor bytes read from memory rate ((Byte/Second))
-system.mem_ctrls.requestorWriteRate::writebacks 9380982.761339418590                       # Per-requestor bytes write to memory rate ((Byte/Second))
-system.mem_ctrls.requestorReadAccesses::switch_cpus.inst            5                       # Per-requestor read serviced memory accesses (Count)
-system.mem_ctrls.requestorReadAccesses::switch_cpus.data       266640                       # Per-requestor read serviced memory accesses (Count)
-system.mem_ctrls.requestorWriteAccesses::writebacks       161492                       # Per-requestor write serviced memory accesses (Count)
-system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst       162500                       # Per-requestor read total memory access latency (Tick)
-system.mem_ctrls.requestorReadTotalLat::switch_cpus.data   8600162500                       # Per-requestor read total memory access latency (Tick)
-system.mem_ctrls.requestorWriteTotalLat::writebacks 25986112609500                       # Per-requestor write total memory access latency (Tick)
-system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
-system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     32253.83                       # Per-requestor read average memory access latency ((Tick/Count))
-system.mem_ctrls.requestorWriteAvgLat::writebacks 160912692.95                       # Per-requestor write average memory access latency ((Tick/Count))
-system.mem_ctrls.dram.bytesRead::switch_cpus.inst          320                       # Number of bytes read from this memory (Byte)
-system.mem_ctrls.dram.bytesRead::switch_cpus.data     17064960                       # Number of bytes read from this memory (Byte)
-system.mem_ctrls.dram.bytesRead::total       17065280                       # Number of bytes read from this memory (Byte)
-system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst          320                       # Number of instructions bytes read from this memory (Byte)
-system.mem_ctrls.dram.bytesInstRead::total          320                       # Number of instructions bytes read from this memory (Byte)
-system.mem_ctrls.dram.bytesWritten::writebacks     10335488                       # Number of bytes written to this memory (Byte)
-system.mem_ctrls.dram.bytesWritten::total     10335488                       # Number of bytes written to this memory (Byte)
-system.mem_ctrls.dram.numReads::switch_cpus.inst            5                       # Number of read requests responded to by this memory (Count)
-system.mem_ctrls.dram.numReads::switch_cpus.data       266640                       # Number of read requests responded to by this memory (Count)
-system.mem_ctrls.dram.numReads::total          266645                       # Number of read requests responded to by this memory (Count)
-system.mem_ctrls.dram.numWrites::writebacks       161492                       # Number of write requests responded to by this memory (Count)
-system.mem_ctrls.dram.numWrites::total         161492                       # Number of write requests responded to by this memory (Count)
-system.mem_ctrls.dram.bwRead::switch_cpus.inst          290                       # Total read bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwRead::switch_cpus.data     15491083                       # Total read bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwRead::total          15491374                       # Total read bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwInstRead::switch_cpus.inst          290                       # Instruction read bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwInstRead::total           290                       # Instruction read bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwWrite::writebacks      9382261                       # Write bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwWrite::total          9382261                       # Write bandwidth from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwTotal::writebacks      9382261                       # Total bandwidth to/from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwTotal::switch_cpus.inst          290                       # Total bandwidth to/from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwTotal::switch_cpus.data     15491083                       # Total bandwidth to/from this memory ((Byte/Second))
-system.mem_ctrls.dram.bwTotal::total         24873635                       # Total bandwidth to/from this memory ((Byte/Second))
-system.mem_ctrls.dram.readBursts               265563                       # Number of DRAM read bursts (Count)
-system.mem_ctrls.dram.writeBursts              161470                       # Number of DRAM write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::0        16336                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::1        16777                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::2        16109                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::3        16429                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::4        17768                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::5        16358                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::6        17319                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::7        18096                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::8        16487                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::9        16340                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::10        16572                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::11        16330                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::12        16327                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::13        16165                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::14        16106                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankRdBursts::15        16044                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::0        10156                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::1        10561                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::2         9746                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::3         9739                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::4         9754                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::5         9747                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::6        10849                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::7        11705                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::8         9894                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::9        10059                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::10        10253                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::11         9867                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::12         9926                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::13         9761                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::14         9728                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.perBankWrBursts::15         9725                       # Per bank write bursts (Count)
-system.mem_ctrls.dram.totQLat              3621018750                       # Total ticks spent queuing (Tick)
-system.mem_ctrls.dram.totBusLat            1327815000                       # Total ticks spent in databus transfers (Tick)
-system.mem_ctrls.dram.totMemAccLat         8600325000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
-system.mem_ctrls.dram.avgQLat                13635.25                       # Average queueing delay per DRAM burst ((Tick/Count))
-system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
-system.mem_ctrls.dram.avgMemAccLat           32385.25                       # Average memory access latency per DRAM burst ((Tick/Count))
-system.mem_ctrls.dram.readRowHits              106242                       # Number of row buffer hits during reads (Count)
-system.mem_ctrls.dram.writeRowHits              56114                       # Number of row buffer hits during writes (Count)
-system.mem_ctrls.dram.readRowHitRate            40.01                       # Row buffer hit rate for reads (Ratio)
-system.mem_ctrls.dram.writeRowHitRate           34.75                       # Row buffer hit rate for writes (Ratio)
-system.mem_ctrls.dram.bytesPerActivate::samples       264677                       # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::mean   103.258356                       # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::gmean    80.242309                       # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::stdev   140.316277                       # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::0-127       209723     79.24%     79.24% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::128-255        42110     15.91%     95.15% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::256-383         4648      1.76%     96.90% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::384-511         1430      0.54%     97.44% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::512-639          844      0.32%     97.76% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::640-767          716      0.27%     98.03% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::768-895          562      0.21%     98.25% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::896-1023          480      0.18%     98.43% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::1024-1151         4164      1.57%    100.00% # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesPerActivate::total       264677                       # Bytes accessed per row activation (Byte)
-system.mem_ctrls.dram.bytesRead              16996032                       # Total bytes read (Byte)
-system.mem_ctrls.dram.bytesWritten           10334080                       # Total bytes written (Byte)
-system.mem_ctrls.dram.avgRdBW               15.428513                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
-system.mem_ctrls.dram.avgWrBW                9.380983                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
-system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
-system.mem_ctrls.dram.busUtil                    0.19                       # Data bus utilization in percentage (Ratio)
-system.mem_ctrls.dram.busUtilRead                0.12                       # Data bus utilization in percentage for reads (Ratio)
-system.mem_ctrls.dram.busUtilWrite               0.07                       # Data bus utilization in percentage for writes (Ratio)
-system.mem_ctrls.dram.pageHitRate               38.02                       # Row buffer hit rate, read and write combined (Ratio)
-system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1285649106500                       # Cumulative time (in ticks) in various power states (Tick)
-system.mem_ctrls.dram.rank0.actEnergy       961993620                       # Energy for activate commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.preEnergy       511311735                       # Energy for precharge commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.readEnergy      965270880                       # Energy for read commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.writeEnergy     429381540                       # Energy for write commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.refreshEnergy 86959267200.000015                       # Energy for refresh commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.actBackEnergy 138181319760                       # Energy for active background per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.preBackEnergy 306647769600                       # Energy for precharge background per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.totalEnergy  534656314335                       # Total energy per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank0.averagePower   485.345736                       # Core power per rank (mW) (Watt)
-system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
-system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 795676055250                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank0.pwrStateTime::REF  36784759000                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank0.pwrStateTime::ACT 269138054750                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank1.actEnergy       927800160                       # Energy for activate commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.preEnergy       493137480                       # Energy for precharge commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.readEnergy      930848940                       # Energy for read commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.writeEnergy     413491860                       # Energy for write commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.refreshEnergy 86959267200.000015                       # Energy for refresh commands per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.actBackEnergy 135271379700                       # Energy for active background per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.preBackEnergy 309099601440                       # Energy for precharge background per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.totalEnergy  534095526780                       # Total energy per rank (pJ) (Joule)
-system.mem_ctrls.dram.rank1.averagePower   484.836670                       # Core power per rank (mW) (Watt)
-system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
-system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 802069908750                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank1.pwrStateTime::REF  36784759000                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank1.pwrStateTime::ACT 262744201250                       # Time in different power states (Tick)
-system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
-system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1285649106500                       # Cumulative time (in ticks) in various power states (Tick)
-system.membus.transDist::ReadResp              108462                       # Transaction distribution (Count)
-system.membus.transDist::WritebackDirty        161492                       # Transaction distribution (Count)
-system.membus.transDist::CleanEvict            105153                       # Transaction distribution (Count)
-system.membus.transDist::ReadExReq             158183                       # Transaction distribution (Count)
-system.membus.transDist::ReadExResp            158183                       # Transaction distribution (Count)
-system.membus.transDist::ReadSharedReq         108462                       # Transaction distribution (Count)
-system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       799935                       # Packet count per connected requestor and responder (Count)
-system.membus.pktCount_system.l2.mem_side_port::total       799935                       # Packet count per connected requestor and responder (Count)
-system.membus.pktCount::total                  799935                       # Packet count per connected requestor and responder (Count)
-system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     27400768                       # Cumulative packet size per connected requestor and responder (Byte)
-system.membus.pktSize_system.l2.mem_side_port::total     27400768                       # Cumulative packet size per connected requestor and responder (Byte)
-system.membus.pktSize::total                 27400768                       # Cumulative packet size per connected requestor and responder (Byte)
-system.membus.snoops                                0                       # Total snoops (Count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
-system.membus.snoopFanout::samples             266645                       # Request fanout histogram (Count)
-system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
-system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
-system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
-system.membus.snoopFanout::0                   266645    100.00%    100.00% # Request fanout histogram (Count)
-system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
-system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
-system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
-system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
-system.membus.snoopFanout::total               266645                       # Request fanout histogram (Count)
-system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1285649106500                       # Cumulative time (in ticks) in various power states (Tick)
-system.membus.reqLayer2.occupancy          1186769000                       # Layer occupancy (ticks) (Tick)
-system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
-system.membus.respLayer1.occupancy         1439525750                       # Layer occupancy (ticks) (Tick)
-system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
-system.membus.snoop_filter.totRequests         533290                       # Total number of requests made to the snoop filter. (Count)
-system.membus.snoop_filter.hitSingleRequests       266645                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
-system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
-system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
-system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
-system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
-system.switch_cpus.numCycles               2203197738                       # Number of cpu cycles simulated (Cycle)
-system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
-system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
-system.switch_cpus.exec_context.thread_0.numInsts    700000000                       # Number of instructions committed (Count)
-system.switch_cpus.exec_context.thread_0.numOps   1038043463                       # Number of ops (including micro ops) committed (Count)
-system.switch_cpus.exec_context.thread_0.numIntAluAccesses   1036417389                       # Number of integer alu accesses (Count)
-system.switch_cpus.exec_context.thread_0.numFpAluAccesses        25380                       # Number of float alu accesses (Count)
-system.switch_cpus.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
-system.switch_cpus.exec_context.thread_0.numCallsReturns       339832                       # Number of times a function call or return occured (Count)
-system.switch_cpus.exec_context.thread_0.numCondCtrlInsts     71289864                       # Number of instructions that are conditional controls (Count)
-system.switch_cpus.exec_context.thread_0.numIntInsts   1036417389                       # Number of integer instructions (Count)
-system.switch_cpus.exec_context.thread_0.numFpInsts        25380                       # Number of float instructions (Count)
-system.switch_cpus.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
-system.switch_cpus.exec_context.thread_0.numIntRegReads   1729485500                       # Number of times the integer registers were read (Count)
-system.switch_cpus.exec_context.thread_0.numIntRegWrites    834788749                       # Number of times the integer registers were written (Count)
-system.switch_cpus.exec_context.thread_0.numFpRegReads        15288                       # Number of times the floating registers were read (Count)
-system.switch_cpus.exec_context.thread_0.numFpRegWrites        18652                       # Number of times the floating registers were written (Count)
-system.switch_cpus.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
-system.switch_cpus.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
-system.switch_cpus.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
-system.switch_cpus.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
-system.switch_cpus.exec_context.thread_0.numCCRegReads    509292302                       # Number of times the CC registers were read (Count)
-system.switch_cpus.exec_context.thread_0.numCCRegWrites    595775432                       # Number of times the CC registers were written (Count)
-system.switch_cpus.exec_context.thread_0.numMiscRegReads    311163122                       # Number of times the Misc registers were read (Count)
-system.switch_cpus.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
-system.switch_cpus.exec_context.thread_0.numMemRefs    141810821                       # Number of memory refs (Count)
-system.switch_cpus.exec_context.thread_0.numLoadInsts     98884095                       # Number of load instructions (Count)
-system.switch_cpus.exec_context.thread_0.numStoreInsts     42926726                       # Number of store instructions (Count)
-system.switch_cpus.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
-system.switch_cpus.exec_context.thread_0.numBusyCycles   2203197738                       # Number of busy cycles (Cycle)
-system.switch_cpus.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
-system.switch_cpus.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
-system.switch_cpus.exec_context.thread_0.numBranches     86232867                       # Number of branches fetched (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::No_OpClass       148771      0.01%      0.01% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::IntAlu    870429006     83.85%     83.87% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::IntMult     25646723      2.47%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatAdd         5932      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdMisc         3424      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     86.34% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::MemRead     98875655      9.53%     95.86% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::MemWrite     42919998      4.13%    100.00% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMemRead         8440      0.00%    100.00% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMemWrite         6728      0.00%    100.00% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
-system.switch_cpus.exec_context.thread_0.statExecutedInstType::total   1038044677                       # Class of executed instruction. (Count)
-system.switch_cpus.mmu.dtb.rdAccesses        98914861                       # TLB accesses on read requests (Count)
-system.switch_cpus.mmu.dtb.wrAccesses        42957922                       # TLB accesses on write requests (Count)
-system.switch_cpus.mmu.dtb.rdMisses             76645                       # TLB misses on read requests (Count)
-system.switch_cpus.mmu.dtb.wrMisses              6647                       # TLB misses on write requests (Count)
-system.switch_cpus.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1285649106500                       # Cumulative time (in ticks) in various power states (Tick)
-system.switch_cpus.mmu.itb.rdAccesses               0                       # TLB accesses on read requests (Count)
-system.switch_cpus.mmu.itb.wrAccesses       932394786                       # TLB accesses on write requests (Count)
-system.switch_cpus.mmu.itb.rdMisses                 0                       # TLB misses on read requests (Count)
-system.switch_cpus.mmu.itb.wrMisses                16                       # TLB misses on write requests (Count)
-system.switch_cpus.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1285649106500                       # Cumulative time (in ticks) in various power states (Tick)
-system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1285649106500                       # Cumulative time (in ticks) in various power states (Tick)
-system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
-system.switch_cpus.thread_0.numOps                  0                       # Number of Ops committed (Count)
-system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
-system.tol2bus.transDist::ReadResp             410247                       # Transaction distribution (Count)
-system.tol2bus.transDist::WritebackDirty       611846                       # Transaction distribution (Count)
-system.tol2bus.transDist::WritebackClean       228537                       # Transaction distribution (Count)
-system.tol2bus.transDist::CleanEvict           113617                       # Transaction distribution (Count)
-system.tol2bus.transDist::ReadExReq            268644                       # Transaction distribution (Count)
-system.tol2bus.transDist::ReadExResp           268644                       # Transaction distribution (Count)
-system.tol2bus.transDist::ReadCleanReq              5                       # Transaction distribution (Count)
-system.tol2bus.transDist::ReadSharedReq        410242                       # Transaction distribution (Count)
-system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           15                       # Packet count per connected requestor and responder (Count)
-system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2036658                       # Packet count per connected requestor and responder (Count)
-system.tol2bus.pktCount::total                2036673                       # Packet count per connected requestor and responder (Count)
-system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
-system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     86897408                       # Cumulative packet size per connected requestor and responder (Byte)
-system.tol2bus.pktSize::total                86898048                       # Cumulative packet size per connected requestor and responder (Byte)
-system.tol2bus.snoops                          275109                       # Total snoops (Count)
-system.tol2bus.snoopTraffic                  10335488                       # Total snoop traffic (Byte)
-system.tol2bus.snoopFanout::samples            954000                       # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::mean             0.008872                       # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::stdev            0.093773                       # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::0                  945536     99.11%     99.11% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::1                    8464      0.89%    100.00% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
-system.tol2bus.snoopFanout::total              954000                       # Request fanout histogram (Count)
-system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1285649106500                       # Cumulative time (in ticks) in various power states (Tick)
-system.tol2bus.reqLayer0.occupancy         1357782000                       # Layer occupancy (ticks) (Tick)
-system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
-system.tol2bus.respLayer0.occupancy              7500                       # Layer occupancy (ticks) (Tick)
-system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
-system.tol2bus.respLayer1.occupancy        1018329000                       # Layer occupancy (ticks) (Tick)
-system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
-system.tol2bus.snoop_filter.totRequests       1357782                       # Total number of requests made to the snoop filter. (Count)
-system.tol2bus.snoop_filter.hitSingleRequests       678891                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
-system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
-system.tol2bus.snoop_filter.totSnoops            8464                       # Total number of snoops made to the snoop filter. (Count)
-system.tol2bus.snoop_filter.hitSingleSnoops         8464                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
-system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
-system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
-system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
-system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
-
----------- End Simulation Statistics   ----------
diff --git a/zcache_benchmarks.log b/zcache_benchmarks.log
deleted file mode 100644
index 6810ce1..0000000
--- a/zcache_benchmarks.log
+++ /dev/null
@@ -1,7 +0,0 @@
-
-
-
-----------------------------------
-----------------------------------
-mcf_s
-----------------------------------
