<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="17" Path="C:/Users/HEP/Desktop/zturn_fw/test/test.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="e5e45e7b2c2b4c20ba3e33894ee96c5d"/>
    <Option Name="Part" Val="xc7z020clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="myir.com:mys-7z020:part0:2.1"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../ptb_ip_repository"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/test.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/test.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="mys-7z020"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_processing_system7_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci">
          <Proxy FileSetName="design_1_processing_system7_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_vio_0_0/design_1_vio_0_0.xci">
          <Proxy FileSetName="design_1_vio_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_vio_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xci">
          <Proxy FileSetName="design_1_util_ds_buf_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_util_ds_buf_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_util_ds_buf_1_0.xml"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.xci">
          <Proxy FileSetName="design_1_util_ds_buf_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_proc_sys_reset_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xci">
          <Proxy FileSetName="design_1_proc_sys_reset_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="sim/design_1_proc_sys_reset_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="synth/design_1_proc_sys_reset_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_proc_sys_reset_0_0.xdc"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_proc_sys_reset_0_0_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_proc_sys_reset_0_0_board.xdc"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="sim/design_1_vio_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_vio_0_0.xdc"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog/xsdbm_v2_0_2_bs.vh"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/6e61/hdl/vio_v3_0_syn_rfs.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog/ltlib_v1_0_0_ver.vh"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog/xsdbm_v2_0_2_icn.vh"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="synth/design_1_vio_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog/xsdbm_v2_0_2_bs_core.vh"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/6273/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog/xsdbm_v2_0_2_i2x.vh"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/469d/hdl/xsdbm_v2_0_vl_rfs.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog/xsdbm_v2_0_2_bs_ports.vh"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/469d/hdl/verilog/xsdbm_v2_0_2_in.vh"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog/xsdbs_v1_0_2_in.vh"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/verilog/xsdbs_v1_0_2_i2x.vh"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/ltlib_v1_0_vl_rfs.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/0cab/hdl/verilog/ltlib_v1_0_0_lib_fn.vh"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/6e61/hdl/vio_v3_0_14_vio_include.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/f9cc/hdl/xsdbs_v1_0_vl_rfs.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_vio_0_0_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="synth/design_1_processing_system7_0_0.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hdl/verilog/processing_system7_v5_5_processing_system7.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_trace_buffer.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_atc.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_w_atc.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ps7_init.tcl"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ps7_init.h"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_processing_system7_0_0.xdc"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="sim/design_1_processing_system7_0_0.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_vl_rfs.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_local_params.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ps7_init.c"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ps7_init_gpl.h"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_b_atc.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hdl/verilog/design_1_processing_system7_0_0.hwdef"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_hp.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ps7_init.html"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ps7_init_gpl.c"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_acp.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_gp.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_apis.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_aw_atc.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_reg_init.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_reg_params.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hdl/design_1.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="synth/design_1_util_ds_buf_1_0.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/1e84/hdl/vhdl/util_ds_buf.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_util_ds_buf_1_0_board.xdc"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="sim/design_1_util_ds_buf_1_0.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="sim/design_1_util_ds_buf_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="synth/design_1_util_ds_buf_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="c:/Users/HEP/Desktop/zturn_fw/test/test.srcs/sources_1/bd/design_1/ipshared/1e84/hdl/vhdl/util_ds_buf.vhd"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_util_ds_buf_0_0_board.xdc"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_processing_system7_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_processing_system7_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_processing_system7_0_0.dcp"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_vio_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_vio_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_vio_0_0.dcp"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hdl/design_1.hwdef"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hw_handoff/design_1.hwh"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="hw_handoff/design_1_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_proc_sys_reset_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_proc_sys_reset_0_0.dcp"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_proc_sys_reset_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_util_ds_buf_0_0.dcp"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_util_ds_buf_1_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_util_ds_buf_1_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_util_ds_buf_1_0.dcp"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_util_ds_buf_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_util_ds_buf_0_0_stub.v"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="design_1_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/top.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/top.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="design_1_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_1_processing_system7_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_1_processing_system7_0_0">
      <Config>
        <Option Name="TopModule" Val="design_1_processing_system7_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_1_vio_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_1_vio_0_0">
      <Config>
        <Option Name="TopModule" Val="design_1_vio_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_1_util_ds_buf_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_1_util_ds_buf_0_0">
      <Config>
        <Option Name="TopModule" Val="design_1_util_ds_buf_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_1_util_ds_buf_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_1_util_ds_buf_1_0">
      <Config>
        <Option Name="TopModule" Val="design_1_util_ds_buf_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_1_proc_sys_reset_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_1_proc_sys_reset_0_0">
      <Config>
        <Option Name="TopModule" Val="design_1_proc_sys_reset_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_1_processing_system7_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_1_processing_system7_0_0" Part="xc7z020clg400-1" ConstrsSet="design_1_processing_system7_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_1_processing_system7_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_1_vio_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_1_vio_0_0" Part="xc7z020clg400-1" ConstrsSet="design_1_vio_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_1_vio_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_1_util_ds_buf_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_1_util_ds_buf_0_0" Part="xc7z020clg400-1" ConstrsSet="design_1_util_ds_buf_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_1_util_ds_buf_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_1_util_ds_buf_1_0_synth_1" Type="Ft3:Synth" SrcSet="design_1_util_ds_buf_1_0" Part="xc7z020clg400-1" ConstrsSet="design_1_util_ds_buf_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_1_util_ds_buf_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_1_proc_sys_reset_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_1_proc_sys_reset_0_0" Part="xc7z020clg400-1" ConstrsSet="design_1_proc_sys_reset_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_1_proc_sys_reset_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_1_processing_system7_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="design_1_processing_system7_0_0" Description="Default settings for Implementation." SynthRun="design_1_processing_system7_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_1_vio_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="design_1_vio_0_0" Description="Default settings for Implementation." SynthRun="design_1_vio_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_1_util_ds_buf_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="design_1_util_ds_buf_0_0" Description="Default settings for Implementation." SynthRun="design_1_util_ds_buf_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_1_util_ds_buf_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="design_1_util_ds_buf_1_0" Description="Default settings for Implementation." SynthRun="design_1_util_ds_buf_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_1_proc_sys_reset_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="design_1_proc_sys_reset_0_0" Description="Default settings for Implementation." SynthRun="design_1_proc_sys_reset_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
