#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Oct 27 20:40:19 2019
# Process ID: 20336
# Current directory: C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/project.runs/synth_1
# Command line: vivado.exe -log mlp.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mlp.tcl
# Log file: C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/project.runs/synth_1/mlp.vds
# Journal file: C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mlp.tcl -notrace
Command: synth_design -top mlp -part xc7k325tffg676-2 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28396 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 431.402 ; gain = 119.211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mlp' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp.v:12]
INFO: [Synth 8-6157] synthesizing module 'mlp_L1_no_activ_V' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L1_no_activ_V.v:11]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_L1_no_activ_V_memcore' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L1_no_activ_V_memcore.v:66]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_L1_no_activ_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L1_no_activ_V_memcore.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 50 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L1_no_activ_V_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L1_no_activ_V_memcore_ram' (1#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L1_no_activ_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L1_no_activ_V_memcore' (2#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L1_no_activ_V_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L1_no_activ_V' (3#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L1_no_activ_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'mlp_L2_bias_added_V' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_bias_added_V.v:11]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_L2_bias_added_V_memcore' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_bias_added_V_memcore.v:58]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_L2_bias_added_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_bias_added_V_memcore.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 26 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_bias_added_V_memcore.v:25]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L2_bias_added_V_memcore_ram' (4#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_bias_added_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L2_bias_added_V_memcore' (5#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_bias_added_V_memcore.v:58]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L2_bias_added_V' (6#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_bias_added_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'mlp_L2_out_V' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_out_V.v:11]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_L2_out_V_memcore' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_out_V_memcore.v:66]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_L2_out_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_out_V_memcore.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_out_V_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L2_out_V_memcore_ram' (7#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_out_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L2_out_V_memcore' (8#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_out_V_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'mlp_L2_out_V' (9#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_out_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'add_bias_pre_L1' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/add_bias_pre_L1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_state3 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_state4 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_state5 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_state6 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_state7 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_state8 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_state9 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_state10 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_state11 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_state12 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_state13 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_state14 bound to: 14'b10000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/add_bias_pre_L1.v:1104]
INFO: [Synth 8-6155] done synthesizing module 'add_bias_pre_L1' (10#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/add_bias_pre_L1.v:10]
INFO: [Synth 8-6157] synthesizing module 'mvprod_layer_1' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mvprod_layer_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 27'b100000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mvprod_layer_1.v:1129]
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_18s_18s_3bkb' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3bkb.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_18s_18s_3bkb_MulnS_0' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_18s_18s_3bkb_MulnS_0' (11#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_18s_18s_3bkb' (12#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3bkb.v:29]
INFO: [Synth 8-6155] done synthesizing module 'mvprod_layer_1' (13#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mvprod_layer_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_activation_L_1' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:62]
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_mul_18s_1cud' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_mul_18s_1cud_DSP48_0' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_mul_18s_1cud_DSP48_0' (14#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_mul_18s_1cud' (15#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:334]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:338]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_activation_L_1' (16#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'add_bias_pre_L2' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/add_bias_pre_L2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/add_bias_pre_L2.v:56]
INFO: [Synth 8-6155] done synthesizing module 'add_bias_pre_L2' (17#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/add_bias_pre_L2.v:10]
INFO: [Synth 8-6157] synthesizing module 'mvprod_layer_2' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mvprod_layer_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 14'b10000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mvprod_layer_2.v:89]
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_18s_18s_3dEe' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_18s_18s_3dEe_MulnS_1' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_18s_18s_3dEe_MulnS_1' (18#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_18s_18s_3dEe' (19#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_18s_18s_3dEe.v:29]
INFO: [Synth 8-6155] done synthesizing module 'mvprod_layer_2' (20#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mvprod_layer_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_activation_L' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:62]
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_mul_18s_1eOg' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1eOg.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_mul_mul_18s_1eOg_DSP48_1' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1eOg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_mul_18s_1eOg_DSP48_1' (21#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1eOg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mul_mul_18s_1eOg' (22#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1eOg.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:336]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:340]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_activation_L' (23#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:10]
INFO: [Synth 8-6157] synthesizing module 'classify' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:207]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:209]
INFO: [Synth 8-6155] done synthesizing module 'classify' (24#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/classify.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_arrayctor_loop' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/Block_arrayctor_loop.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/Block_arrayctor_loop.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Block_arrayctor_loop' (25#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/Block_arrayctor_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'p_src_mlp_cpp_lin' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/p_src_mlp_cpp_lin.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/p_src_mlp_cpp_lin.v:40]
INFO: [Synth 8-6155] done synthesizing module 'p_src_mlp_cpp_lin' (26#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/p_src_mlp_cpp_lin.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w18_d2_A' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/fifo_w18_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w18_d2_A_shiftReg' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/fifo_w18_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w18_d2_A_shiftReg' (27#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/fifo_w18_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w18_d2_A' (28#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/fifo_w18_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (29#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (30#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/fifo_w32_d2_A.v:45]
WARNING: [Synth 8-6014] Unused sequential element add_bias_pre_L1_U0_ap_ready_count_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp.v:15514]
WARNING: [Synth 8-6014] Unused sequential element mvprod_layer_1_U0_ap_ready_count_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp.v:15522]
WARNING: [Synth 8-6014] Unused sequential element mvprod_layer_2_U0_ap_ready_count_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp.v:15530]
INFO: [Synth 8-6155] done synthesizing module 'mlp' (31#1) [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp.v:12]
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[17] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[16] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[15] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[14] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[13] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[12] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[11] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[10] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[9] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[8] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_we0 driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[17] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[16] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[15] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[14] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[13] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[12] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[11] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[10] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[9] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[8] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[7] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[6] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[5] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[4] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[3] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[2] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[1] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_d1[0] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_0_V_we1 driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[17] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[16] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[15] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[14] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[13] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[12] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[11] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[10] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[9] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[8] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_we0 driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[17] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[16] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[15] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[14] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[13] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[12] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[11] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[10] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[9] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[8] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[7] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[6] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[5] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[4] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[3] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[2] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[1] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_d1[0] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_1_V_we1 driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[17] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[16] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[15] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[14] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[13] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[12] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[11] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[10] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[9] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[8] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_we0 driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d1[17] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d1[16] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d1[15] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d1[14] driven by constant 0
WARNING: [Synth 8-3917] design mlp has port weights_L1_2_V_d1[13] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design mlp_mul_mul_18s_1eOg_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design mlp_mul_18s_18s_3dEe has unconnected port reset
WARNING: [Synth 8-3331] design mlp_mul_mul_18s_1cud_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design mlp_mul_18s_18s_3bkb has unconnected port reset
WARNING: [Synth 8-3331] design mlp_L2_out_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design mlp_L2_bias_added_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design mlp_L1_no_activ_V_memcore has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 691.262 ; gain = 379.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 691.262 ; gain = 379.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 691.262 ; gain = 379.070
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp.xdc]
Finished Parsing XDC File [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1388.406 ; gain = 44.320
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1388.406 ; gain = 1076.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1388.406 ; gain = 1076.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1388.406 ; gain = 1076.215
---------------------------------------------------------------------------------
WARNING: [Synth 8-5557] Skipped directive 'ram_style', Block implementation is mandatory for this RAM (ram_reg)
WARNING: [Synth 8-5557] Skipped directive 'ram_style', Block implementation is mandatory for this RAM (ram_reg)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_25331_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_25331_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:20]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_103_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_70_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_fu_2190_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_fu_2190_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_V_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1eOg.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1eOg.v:20]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_fu_101_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_fu_75_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1388.406 ; gain = 1076.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |mvprod_layer_1__GB0  |           1|     23726|
|2     |mvprod_layer_1__GB1  |           1|      6370|
|3     |mvprod_layer_1__GB2  |           1|      7806|
|4     |mvprod_layer_1__GB3  |           1|      9430|
|5     |mvprod_layer_1__GB4  |           1|     12380|
|6     |mvprod_layer_1__GB5  |           1|     26333|
|7     |mvprod_layer_1__GB6  |           1|     17025|
|8     |mvprod_layer_1__GB7  |           1|      7952|
|9     |mvprod_layer_1__GB8  |           1|      5630|
|10    |mvprod_layer_1__GB9  |           1|     24862|
|11    |mvprod_layer_1__GB10 |           1|     12656|
|12    |mvprod_layer_1__GB11 |           1|     41049|
|13    |mvprod_layer_1__GB12 |           1|     17921|
|14    |mlp__GCB0            |           1|     35695|
|15    |mlp__GCB1            |           1|      8683|
|16    |mlp__GCB2            |           1|      7095|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     38 Bit       Adders := 399   
	   2 Input     37 Bit       Adders := 1     
	   2 Input     35 Bit       Adders := 25    
	   3 Input     28 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 25    
	   2 Input      9 Bit       Adders := 15    
	   2 Input      8 Bit       Adders := 21    
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 407   
	   2 Input      1 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 810   
+---Registers : 
	               36 Bit    Registers := 1583  
	               35 Bit    Registers := 16    
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               31 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               18 Bit    Registers := 2818  
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 4     
	               10 Bit    Registers := 26    
	                9 Bit    Registers := 18    
	                8 Bit    Registers := 23    
	                5 Bit    Registers := 13    
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 407   
	                1 Bit    Registers := 1264  
+---RAMs : 
	              900 Bit         RAMs := 2     
	              360 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 1     
	  28 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1618  
	  15 Input     14 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	  10 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	  13 Input      5 Bit        Muxes := 2     
	  12 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 1673  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mlp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 810   
+---Registers : 
	                1 Bit    Registers := 403   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mvprod_layer_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     38 Bit       Adders := 399   
	   2 Input     37 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 25    
	   2 Input      9 Bit       Adders := 11    
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1583  
	               27 Bit    Registers := 1     
	               18 Bit    Registers := 1611  
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 26    
	                9 Bit    Registers := 12    
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 17    
+---Muxes : 
	  28 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1203  
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module add_bias_pre_L1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 368   
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  15 Input     14 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_w18_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__32 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__33 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__34 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__35 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__36 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__37 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__38 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__39 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__40 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__41 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__42 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__43 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__44 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__45 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__46 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__47 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__48 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__49 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__50 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__51 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__52 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__53 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__54 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__55 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__56 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__57 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__58 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__59 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__60 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__61 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__62 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__63 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__64 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__65 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__66 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__67 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__68 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__69 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__70 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__71 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__72 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__73 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__74 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__75 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__76 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__77 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__78 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__79 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__80 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__81 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__82 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__83 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__84 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__85 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__86 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__87 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__88 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__89 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__90 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__91 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__92 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__93 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__94 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__95 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__96 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__97 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__98 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__99 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__100 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__101 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__102 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__103 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__104 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__105 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__106 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__107 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__108 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__109 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__110 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__111 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__112 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__113 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__114 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__115 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__116 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__117 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__118 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__119 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__120 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__121 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__122 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__123 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__124 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__125 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__126 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__127 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__128 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__129 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__130 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__131 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__132 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__133 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__134 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__135 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__136 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__137 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__138 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__139 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__140 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__141 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__142 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__143 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__144 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__145 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__146 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__147 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__148 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__149 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__150 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__151 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__152 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__153 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__154 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__155 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__156 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__157 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__158 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__159 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__160 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__161 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__162 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__163 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__164 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__165 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__166 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__167 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__168 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__169 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__170 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__171 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__172 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__173 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__174 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__175 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__176 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__177 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__178 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__179 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__180 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__181 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__182 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__183 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__184 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__185 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__186 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__187 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__188 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__189 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__190 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__191 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__192 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__193 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__194 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__195 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__196 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__197 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__198 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__199 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__200 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__201 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__202 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__203 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__204 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__205 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__206 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__207 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__208 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__209 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__210 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__211 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__212 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__213 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__214 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__215 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__216 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__217 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__218 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__219 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__220 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__221 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__222 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__223 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__224 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__225 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__226 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__227 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__228 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__229 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__229 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__230 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__231 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__231 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__232 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__233 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__233 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__234 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__234 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__235 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__235 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__236 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__236 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__237 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__237 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__238 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__238 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__239 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__239 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__240 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__240 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__241 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__241 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__242 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__242 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__243 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__243 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__244 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__244 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__245 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__245 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__246 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__246 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__247 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__247 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__248 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__248 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__249 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__249 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__250 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__250 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__251 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__251 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__252 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__252 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__253 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__253 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__254 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__255 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__255 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__256 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__257 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__257 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__258 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__258 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__259 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__259 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__260 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__260 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__261 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__261 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__262 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__262 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__263 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__263 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__264 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__264 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__265 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__265 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__266 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__266 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__267 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__267 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__268 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__268 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__269 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__269 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__270 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__270 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__271 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__271 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__272 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__272 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__273 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__273 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__274 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__274 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__275 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__275 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__276 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__276 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__277 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__277 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__278 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__278 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__279 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__279 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__280 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__280 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__281 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__281 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__282 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__282 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__283 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__283 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__284 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__284 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__285 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__285 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__286 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__286 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__287 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__287 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__288 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__288 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__289 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__289 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__290 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__290 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__291 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__291 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__292 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__292 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__293 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__293 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__294 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__294 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__295 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__295 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__296 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__296 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__297 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__297 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__298 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__298 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__299 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__299 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__300 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__300 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__301 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__301 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__302 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__302 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__303 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__303 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__304 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__304 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__305 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__305 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__306 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__306 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__307 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__307 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__308 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__308 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__309 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__309 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__310 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__310 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__311 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__311 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__312 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__312 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__313 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__313 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__314 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__314 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__315 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__315 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__316 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__316 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__317 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__317 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__318 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__318 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__319 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__319 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__320 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__320 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__321 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__321 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__322 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__322 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__323 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__323 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__324 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__324 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__325 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__325 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__326 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__326 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__327 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__327 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__328 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__328 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__329 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__329 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__330 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__330 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__331 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__331 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__332 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__332 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__333 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__333 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__334 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__334 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__335 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__335 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__336 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__336 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__337 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__337 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__338 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__338 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__339 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__339 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__340 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__340 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__341 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__341 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__342 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__342 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__343 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__343 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__344 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__344 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__345 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__345 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__346 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__346 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__347 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__347 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__348 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__348 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__349 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__349 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__350 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__350 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__351 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__351 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__352 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__352 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__353 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__353 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__354 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__354 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__355 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__355 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__356 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__356 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__357 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__357 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__358 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__358 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__359 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__359 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__360 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__360 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__361 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__361 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__362 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__362 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__363 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__363 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__364 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__364 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__365 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__365 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__366 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__366 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__367 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__367 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__368 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__368 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__369 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__369 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__370 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__370 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__371 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__371 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__372 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__372 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__373 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__373 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__374 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__374 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__375 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__375 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__376 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__376 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__377 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__377 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__378 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__378 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__379 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__379 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__380 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__380 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__381 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__381 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__382 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__382 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__383 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__383 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__384 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__384 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__385 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__385 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__386 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__386 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__387 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__387 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__388 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__388 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__389 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__389 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__390 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__390 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__391 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__391 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__392 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__392 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__393 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__393 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__394 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__394 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__395 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__395 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__396 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__396 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__397 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__397 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__398 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__398 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg__399 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A__399 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w18_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fifo_w18_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module p_src_mlp_cpp_lin 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mlp_mul_mul_18s_1cud_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sigmoid_activation_L_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 3     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mlp_L1_no_activ_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              900 Bit         RAMs := 1     
Module mlp_L1_no_activ_V__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Block_arrayctor_loop 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module classify 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mlp_mul_mul_18s_1eOg_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sigmoid_activation_L 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 3     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mvprod_layer_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 25    
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 21    
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 16    
	               18 Bit    Registers := 18    
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 23    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  15 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module add_bias_pre_L2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mlp_L2_out_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              360 Bit         RAMs := 1     
Module mlp_L2_out_V__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mlp_L2_out_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              360 Bit         RAMs := 1     
Module mlp_L2_out_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mlp_L2_bias_added_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_L2_bias_added_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mlp_L2_bias_added_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module mlp_L1_no_activ_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              900 Bit         RAMs := 1     
Module mlp_L1_no_activ_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U27/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U27/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U27/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U27/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U27/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U26/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U26/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U26/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U26/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U26/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U21/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U20/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U19/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U22/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U18/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
INFO: [Synth 8-4471] merging register 'mlp_mul_mul_18s_1cud_U452/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg[17:0]' into 'mlp_mul_mul_18s_1cud_U452/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U452/mlp_mul_mul_18s_1cud_DSP48_0_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U452/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element mlp_mul_mul_18s_1cud_U452/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_1_reg_253_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L_1.v:161]
DSP Report: Generating DSP tmp_4_reg_274_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_Val2_1_reg_253_reg is absorbed into DSP tmp_4_reg_274_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U452/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_4_reg_274_reg.
DSP Report: register p_Val2_1_reg_253_reg is absorbed into DSP tmp_4_reg_274_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U452/mlp_mul_mul_18s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_4_reg_274_reg.
DSP Report: register tmp_4_reg_274_reg is absorbed into DSP tmp_4_reg_274_reg.
DSP Report: register mlp_mul_mul_18s_1cud_U452/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_4_reg_274_reg.
DSP Report: operator mlp_mul_mul_18s_1cud_U452/mlp_mul_mul_18s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp_4_reg_274_reg.
WARNING: [Synth 8-6014] Unused sequential element reg_1252_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mvprod_layer_2.v:558]
WARNING: [Synth 8-6014] Unused sequential element reg_1256_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mvprod_layer_2.v:559]
WARNING: [Synth 8-6014] Unused sequential element reg_1260_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mvprod_layer_2.v:498]
WARNING: [Synth 8-6014] Unused sequential element reg_1264_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mvprod_layer_2.v:499]
DSP Report: Generating DSP mlp_mul_18s_18s_3dEe_U459/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1256_reg is absorbed into DSP mlp_mul_18s_18s_3dEe_U459/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product.
DSP Report: register reg_1252_reg is absorbed into DSP mlp_mul_18s_18s_3dEe_U459/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product.
DSP Report: operator mlp_mul_18s_18s_3dEe_U459/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3dEe_U459/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product.
DSP Report: Generating DSP mlp_mul_18s_18s_3dEe_U458/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1264_reg is absorbed into DSP mlp_mul_18s_18s_3dEe_U458/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product.
DSP Report: register reg_1260_reg is absorbed into DSP mlp_mul_18s_18s_3dEe_U458/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product.
DSP Report: operator mlp_mul_18s_18s_3dEe_U458/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3dEe_U458/mlp_mul_18s_18s_3dEe_MulnS_1_U/tmp_product.
INFO: [Synth 8-4471] merging register 'sigmoid_activation_L_U0/mlp_mul_mul_18s_1eOg_U478/mlp_mul_mul_18s_1eOg_DSP48_1_U/a_reg_reg[17:0]' into 'sigmoid_activation_L_U0/mlp_mul_mul_18s_1eOg_U478/mlp_mul_mul_18s_1eOg_DSP48_1_U/b_reg_reg[17:0]' [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1eOg.v:19]
WARNING: [Synth 8-6014] Unused sequential element sigmoid_activation_L_U0/mlp_mul_mul_18s_1eOg_U478/mlp_mul_mul_18s_1eOg_DSP48_1_U/a_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1eOg.v:19]
WARNING: [Synth 8-6014] Unused sequential element sigmoid_activation_L_U0/mlp_mul_mul_18s_1eOg_U478/mlp_mul_mul_18s_1eOg_DSP48_1_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1eOg.v:21]
WARNING: [Synth 8-6014] Unused sequential element sigmoid_activation_L_U0/mlp_mul_mul_18s_1eOg_U478/mlp_mul_mul_18s_1eOg_DSP48_1_U/b_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_mul_mul_18s_1eOg.v:19]
WARNING: [Synth 8-6014] Unused sequential element sigmoid_activation_L_U0/p_Val2_2_reg_251_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/sigmoid_activation_L.v:161]
DSP Report: Generating DSP sigmoid_activation_L_U0/tmp_8_reg_272_reg, operation Mode is: (A''*B'')'.
DSP Report: register sigmoid_activation_L_U0/p_Val2_2_reg_251_reg is absorbed into DSP sigmoid_activation_L_U0/tmp_8_reg_272_reg.
DSP Report: register sigmoid_activation_L_U0/mlp_mul_mul_18s_1eOg_U478/mlp_mul_mul_18s_1eOg_DSP48_1_U/b_reg_reg is absorbed into DSP sigmoid_activation_L_U0/tmp_8_reg_272_reg.
DSP Report: register sigmoid_activation_L_U0/p_Val2_2_reg_251_reg is absorbed into DSP sigmoid_activation_L_U0/tmp_8_reg_272_reg.
DSP Report: register sigmoid_activation_L_U0/mlp_mul_mul_18s_1eOg_U478/mlp_mul_mul_18s_1eOg_DSP48_1_U/b_reg_reg is absorbed into DSP sigmoid_activation_L_U0/tmp_8_reg_272_reg.
DSP Report: register sigmoid_activation_L_U0/tmp_8_reg_272_reg is absorbed into DSP sigmoid_activation_L_U0/tmp_8_reg_272_reg.
DSP Report: register sigmoid_activation_L_U0/mlp_mul_mul_18s_1eOg_U478/mlp_mul_mul_18s_1eOg_DSP48_1_U/p_reg_reg is absorbed into DSP sigmoid_activation_L_U0/tmp_8_reg_272_reg.
DSP Report: operator sigmoid_activation_L_U0/mlp_mul_mul_18s_1eOg_U478/mlp_mul_mul_18s_1eOg_DSP48_1_U/p_reg0 is absorbed into DSP sigmoid_activation_L_U0/tmp_8_reg_272_reg.
WARNING: [Synth 8-6014] Unused sequential element L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L1_no_activ_V_memcore.v:39]
WARNING: [Synth 8-6014] Unused sequential element L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element L2_out_activ_V_U/mlp_L2_out_V_memcore_U/mlp_L2_out_V_memcore_ram_U/q0_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_out_V_memcore.v:39]
WARNING: [Synth 8-6014] Unused sequential element L2_out_activ_V_U/mlp_L2_out_V_memcore_U/mlp_L2_out_V_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element L2_out_V_U/mlp_L2_out_V_memcore_U/mlp_L2_out_V_memcore_ram_U/q0_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L2_out_V_memcore.v:39]
WARNING: [Synth 8-6014] Unused sequential element L2_out_V_U/mlp_L2_out_V_memcore_U/mlp_L2_out_V_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element L1_no_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/mlp_L1_no_activ_V_memcore.v:39]
WARNING: [Synth 8-6014] Unused sequential element L1_no_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'i_3_1/sigmoid_activation_L_1_U0/p_Val2_s_reg_242_reg[17]' (FDE) to 'i_3_1/sigmoid_activation_L_1_U0/tmp_1_reg_248_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3_1/sigmoid_activation_L_1_U0/p_Val2_9_reg_279_reg[0]' (FD) to 'i_3_1/sigmoid_activation_L_1_U0/p_Val2_9_reg_279_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_3_1/sigmoid_activation_L_1_U0/p_Val2_9_reg_279_reg[1]' (FD) to 'i_3_1/sigmoid_activation_L_1_U0/p_Val2_9_reg_279_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_3_1/sigmoid_activation_L_1_U0/p_Val2_9_reg_279_reg[2]' (FD) to 'i_3_1/sigmoid_activation_L_1_U0/p_Val2_9_reg_279_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3_1/sigmoid_activation_L_1_U0/\p_Val2_9_reg_279_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3_1/p_src_mlp_cpp_lin_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3_1/p_src_mlp_cpp_lin_U0/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module p_src_mlp_cpp_lin.
INFO: [Synth 8-3886] merging instance 'i_3_2/sigmoid_activation_L_U0/p_Val2_s_reg_240_reg[17]' (FDE) to 'i_3_2/sigmoid_activation_L_U0/tmp_2_reg_246_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3_2/\sigmoid_activation_L_U0/p_Val2_5_reg_277_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3_2/\sigmoid_activation_L_U0/p_Val2_5_reg_277_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3_2/\sigmoid_activation_L_U0/p_Val2_5_reg_277_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[4]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[5]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[6]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[7]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[8]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[9]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[10]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[11]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[12]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[13]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[14]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[15]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[16]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[17]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[18]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[19]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[20]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[21]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[22]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[23]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[24]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[25]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[26]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[27]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[28]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[29]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_3_2/classify_U0/result_write_assign_reg_52_reg[30]' (FDRE) to 'i_3_2/classify_U0/result_write_assign_reg_52_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3_2/\classify_U0/result_write_assign_reg_52_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_3_2/mvprod_layer_2_U0/phi_mul_cast2_reg_2952_reg[0]' (FDE) to 'i_3_2/mvprod_layer_2_U0/tmp_26_reg_2968_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3_2/\mvprod_layer_2_U0/phi_mul_cast2_reg_2952_reg[8] )
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][8]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][8]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][9]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][9]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][10]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][10]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][11]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][11]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][12]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][12]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][13]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][13]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][14]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][14]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][15]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][15]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][16]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][16]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][17]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][17]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][18]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][18]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][19]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][19]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][20]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][20]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][21]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][21]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][22]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][22]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][23]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][23]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][24]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][24]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][25]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][25]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][26]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][26]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][27]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][27]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][28]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][28]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][29]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][29]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][30]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][30]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][31]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3_2/\Block_arrayctor_loop_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3_2/\digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31] )
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31]' (FDE) to 'i_3_2/digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3_2/\digit_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4] )
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][8]' (FDE) to 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][8]' (FDE) to 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][9]' (FDE) to 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][9]' (FDE) to 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][10]' (FDE) to 'i_3_2/digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3_2/\digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3_2/\digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][4] )
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[31]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[30]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[29]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[28]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[27]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[26]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[25]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[24]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[23]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[22]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[21]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[20]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[19]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[18]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[17]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[16]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[15]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[14]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[13]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[12]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[11]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[10]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[9]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[8]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[7]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[6]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[5]) is unused and will be removed from module p_src_mlp_cpp_lin.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[4]) is unused and will be removed from module p_src_mlp_cpp_lin.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U25/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U29/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U32/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U32/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U32/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U32/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U32/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U31/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U17/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U30/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: Generating DSP mlp_mul_18s_18s_3bkb_U28/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register mlp_mul_18s_18s_3bkb_U28/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg is absorbed into DSP mlp_mul_18s_18s_3bkb_U28/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
DSP Report: operator mlp_mul_18s_18s_3bkb_U28/mlp_mul_18s_18s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP mlp_mul_18s_18s_3bkb_U28/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:32 . Memory (MB): peak = 1388.406 ; gain = 1076.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name | RTL Object                                                                                              | Inference      | Size (Depth x Width) | Primitives      | 
+------------+---------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|mlp         | L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg                        | User Attribute | 64 x 18              | RAM64M x 6      | 
|mlp         | L2_out_activ_V_U/mlp_L2_out_V_memcore_U/mlp_L2_out_V_memcore_ram_U/ram_reg                              | User Attribute | 32 x 18              | RAM32M x 3      | 
|mlp         | L2_out_V_U/mlp_L2_out_V_memcore_U/mlp_L2_out_V_memcore_ram_U/ram_reg                                    | User Attribute | 32 x 18              | RAM32M x 3      | 
|mlp         | L1_no_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg                     | User Attribute | 64 x 18              | RAM64M x 6      | 
|mlp         | L2_bias_added_V_U/gen_buffer[1].mlp_L2_bias_added_V_memcore_U/mlp_L2_bias_added_V_memcore_ram_U/ram_reg | User Attribute | 32 x 18              | RAM16X1D x 36   | 
|mlp         | L2_bias_added_V_U/gen_buffer[0].mlp_L2_bias_added_V_memcore_U/mlp_L2_bias_added_V_memcore_ram_U/ram_reg | User Attribute | 32 x 18              | RAM16X1D x 36   | 
+------------+---------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sigmoid_activation_L_1       | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mvprod_layer_2               | A2*B2       | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mvprod_layer_2               | A2*B2       | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mlp                          | (A''*B'')'  | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mlp_mul_18s_18s_3bkb_MulnS_0 | (A*B)'      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |mvprod_layer_1__GB0  |           1|      9541|
|2     |mvprod_layer_1__GB1  |           1|      2537|
|3     |mvprod_layer_1__GB2  |           1|      3081|
|4     |mvprod_layer_1__GB3  |           1|      3761|
|5     |mvprod_layer_1__GB4  |           1|      4866|
|6     |mvprod_layer_1__GB5  |           1|     23473|
|7     |mvprod_layer_1__GB6  |           1|      6167|
|8     |mvprod_layer_1__GB7  |           1|      2854|
|9     |mvprod_layer_1__GB8  |           1|      1947|
|10    |mvprod_layer_1__GB9  |           1|     31323|
|11    |mvprod_layer_1__GB10 |           1|      4910|
|12    |mvprod_layer_1__GB11 |           1|     51594|
|13    |mvprod_layer_1__GB12 |           1|     22166|
|14    |mlp__GCB0            |           1|     45834|
|15    |mlp__GCB1            |           1|     11231|
|16    |mlp__GCB2            |           1|      3773|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:27 ; elapsed = 00:02:53 . Memory (MB): peak = 1388.406 ; gain = 1076.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:15 ; elapsed = 00:11:55 . Memory (MB): peak = 1765.410 ; gain = 1453.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+---------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name | RTL Object                                                                                              | Inference      | Size (Depth x Width) | Primitives      | 
+------------+---------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|mlp         | L2_out_activ_V_U/mlp_L2_out_V_memcore_U/mlp_L2_out_V_memcore_ram_U/ram_reg                              | User Attribute | 32 x 18              | RAM32M x 3      | 
|mlp         | L2_out_V_U/mlp_L2_out_V_memcore_U/mlp_L2_out_V_memcore_ram_U/ram_reg                                    | User Attribute | 32 x 18              | RAM32M x 3      | 
|mlp         | L1_no_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg                     | User Attribute | 64 x 18              | RAM64M x 6      | 
|mlp         | L2_bias_added_V_U/gen_buffer[1].mlp_L2_bias_added_V_memcore_U/mlp_L2_bias_added_V_memcore_ram_U/ram_reg | User Attribute | 32 x 18              | RAM16X1D x 36   | 
|mlp         | L2_bias_added_V_U/gen_buffer[0].mlp_L2_bias_added_V_memcore_U/mlp_L2_bias_added_V_memcore_ram_U/ram_reg | User Attribute | 32 x 18              | RAM16X1D x 36   | 
|mlp         | L1_activ_V_U/mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg                        | User Attribute | 64 x 18              | RAM64M x 6      | 
+------------+---------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |mvprod_layer_1__GB0 |           1|      9541|
|2     |mvprod_layer_1__GB1 |           1|      2537|
|3     |mvprod_layer_1__GB2 |           1|      3081|
|4     |mvprod_layer_1__GB3 |           1|      3761|
|5     |mvprod_layer_1__GB4 |           1|      4866|
|6     |mvprod_layer_1__GB5 |           1|     23473|
|7     |mlp__GCB2           |           1|      3772|
|8     |mlp_GT0             |           1|       270|
|9     |case__1__GD         |           1|         1|
|10    |mlp_GT7             |           1|        36|
|11    |mlp_GT8             |           1|        18|
|12    |mlp_GT9             |           1|        36|
|13    |mlp_GT10            |           1|        18|
|14    |mlp_GT11            |           1|        36|
|15    |mlp_GT12            |           1|        18|
|16    |mlp_GT13            |           1|        36|
|17    |mlp_GT14            |           1|        18|
|18    |mlp_GT15            |           1|        36|
|19    |mlp_GT16            |           1|        18|
|20    |mlp_GT17            |           1|        36|
|21    |mlp_GT18            |           1|        18|
|22    |mlp_GT19            |           1|        36|
|23    |mlp_GT20            |           1|        18|
|24    |mlp_GT21            |           1|        36|
|25    |mlp_GT22            |           1|        18|
|26    |mlp_GT23            |           1|        36|
|27    |mlp_GT24            |           1|        18|
|28    |mlp_GT25            |           1|        36|
|29    |mlp_GT26            |           1|        18|
|30    |mlp_GT27            |           1|        36|
|31    |mlp_GT28            |           1|        18|
|32    |mlp_GT29            |           1|        36|
|33    |mlp_GT30            |           1|        18|
|34    |mlp_GT31            |           1|        36|
|35    |mlp_GT1__1          |           1|       348|
|36    |logic__8315__GD     |           1|         1|
|37    |case__GD            |           1|         1|
|38    |case__42__GD        |           1|         1|
|39    |mlp_GT6__1          |           1|        36|
|40    |mlp_GT7__1          |           1|        36|
|41    |mlp_GT8__1          |           1|        36|
|42    |mlp_GT9__1          |           1|        36|
|43    |mlp_GT10__1         |           1|        36|
|44    |mlp_GT11__1         |           1|        36|
|45    |mlp_GT12__1         |           1|        36|
|46    |mlp_GT13__1         |           1|        18|
|47    |mlp_GT14__1         |           1|        36|
|48    |mlp_GT15__1         |           1|        18|
|49    |mlp_GT16__1         |           1|        36|
|50    |mlp_GT17__1         |           1|        18|
|51    |mlp_GT18__1         |           1|        36|
|52    |mlp_GT19__1         |           1|        18|
|53    |mlp_GT20__1         |           1|        36|
|54    |mlp_GT21__1         |           1|        18|
|55    |mlp_GT22__1         |           1|        36|
|56    |mlp_GT23__1         |           1|        18|
|57    |mlp_GT24__1         |           1|        18|
|58    |mlp_GT25__1         |           1|        18|
|59    |mlp_GT0__2          |           1|        18|
|60    |mlp_GT3             |           1|        36|
|61    |mlp_GT4             |           1|        36|
|62    |mlp_GT5             |           1|        36|
|63    |mlp_GT6             |           1|        36|
|64    |mlp_GT7__2          |           1|        36|
|65    |mlp_GT8__2          |           1|        36|
|66    |mlp_GT9__2          |           1|        36|
|67    |mlp_GT10__2         |           1|        36|
|68    |mlp_GT11__2         |           1|        36|
|69    |mlp_GT12__2         |           1|        36|
|70    |mlp_GT13__2         |           1|        36|
|71    |mlp_GT14__2         |           1|        36|
|72    |mlp_GT15__2         |           1|        36|
|73    |mlp_GT16__2         |           1|        36|
|74    |mlp_GT17__2         |           1|        36|
|75    |mlp_GT18__2         |           1|        36|
|76    |mlp_GT19__2         |           1|        36|
|77    |mlp_GT20__2         |           1|        36|
|78    |mlp_GT21__2         |           1|        36|
|79    |mlp_GT22__2         |           1|        36|
|80    |mlp_GT23__2         |           1|        36|
|81    |mlp_GT24__2         |           1|        36|
|82    |mlp_GT25__2         |           1|        36|
|83    |mlp_GT26__2         |           1|        36|
|84    |mlp_GT27__1         |           1|        36|
|85    |mlp_GT28__1         |           1|        36|
|86    |mlp_GT29__1         |           1|        36|
|87    |mlp_GT30__1         |           1|        36|
|88    |mlp_GT31__1         |           1|        36|
|89    |mlp_GT32            |           1|        36|
|90    |mlp_GT33            |           1|        36|
|91    |mlp_GT34            |           1|        36|
|92    |mlp_GT35            |           1|        36|
|93    |mlp_GT36            |           1|        36|
|94    |mlp_GT37            |           1|        36|
|95    |mlp_GT38            |           1|        36|
|96    |mlp_GT39            |           1|        36|
|97    |mlp_GT40            |           1|        36|
|98    |mlp_GT41            |           1|        36|
|99    |mlp_GT42            |           1|        36|
|100   |mlp_GT43            |           1|        36|
|101   |mlp_GT44            |           1|        36|
|102   |mlp_GT45            |           1|        36|
|103   |mlp_GT46            |           1|        36|
|104   |mlp_GT47            |           1|        36|
|105   |mlp_GT48            |           1|        36|
|106   |mlp_GT49            |           1|        36|
|107   |mlp_GT50            |           1|        36|
|108   |mlp_GT51            |           1|        36|
|109   |mlp_GT52            |           1|        36|
|110   |mlp_GT53            |           1|        36|
|111   |mlp_GT54            |           1|        36|
|112   |mlp_GT55            |           1|        36|
|113   |mlp_GT56            |           1|        36|
|114   |mlp_GT57            |           1|        36|
|115   |mlp_GT58            |           1|        36|
|116   |mlp_GT59            |           1|        36|
|117   |mlp_GT60            |           1|        36|
|118   |mlp_GT61            |           1|        36|
|119   |mlp_GT62            |           1|        18|
|120   |mlp_GT63            |           1|        36|
|121   |mlp_GT64            |           1|        36|
|122   |mlp_GT65            |           1|        36|
|123   |mlp_GT66            |           1|        36|
|124   |mlp_GT67            |           1|        36|
|125   |mlp_GT68            |           1|        36|
|126   |mlp_GT69            |           1|        36|
|127   |mlp_GT70            |           1|        36|
|128   |mlp_GT71            |           1|        36|
|129   |mlp_GT72            |           1|        36|
|130   |mlp_GT73            |           1|        36|
|131   |mlp_GT74            |           1|        36|
|132   |mlp_GT75            |           1|        36|
|133   |mlp_GT76            |           1|        36|
|134   |mlp_GT77            |           1|        36|
|135   |mlp_GT78            |           1|        36|
|136   |mlp_GT79            |           1|        36|
|137   |mlp_GT80            |           1|        36|
|138   |mlp_GT81            |           1|        36|
|139   |mlp_GT82            |           1|        36|
|140   |mlp_GT83            |           1|        36|
|141   |mlp_GT84            |           1|        36|
|142   |mlp_GT85            |           1|        36|
|143   |mlp_GT86            |           1|        36|
|144   |mlp_GT87            |           1|        36|
|145   |mlp_GT88            |           1|        36|
|146   |mlp_GT89            |           1|        36|
|147   |mlp_GT90            |           1|        36|
|148   |mlp_GT91            |           1|        36|
|149   |mlp_GT92            |           1|        36|
|150   |mlp_GT93            |           1|        36|
|151   |mlp_GT94            |           1|        36|
|152   |mlp_GT95            |           1|        36|
|153   |mlp_GT97            |           1|        47|
|154   |mlp_GT98            |           1|        20|
|155   |mlp_GT99            |           1|       240|
|156   |mlp_GT100           |           1|        18|
|157   |mlp_GT101           |           1|        18|
|158   |mlp_GT102           |           1|        18|
|159   |mlp_GT103           |           1|        18|
|160   |mlp_GT104           |           1|        18|
|161   |mlp_GT105           |           1|        18|
|162   |mlp_GT106           |           1|        18|
|163   |mlp_GT107           |           1|        18|
|164   |mlp_GT108           |           1|        18|
|165   |mlp_GT109           |           1|        18|
|166   |mlp_GT110           |           1|        18|
|167   |mlp_GT111           |           1|        18|
|168   |mlp_GT112           |           1|        18|
|169   |mlp_GT113           |           1|        18|
|170   |mlp_GT114           |           1|        18|
|171   |mlp_GT115           |           1|        18|
|172   |mlp_GT116           |           1|        18|
|173   |mlp_GT117           |           1|        18|
|174   |mlp_GT118           |           1|        18|
|175   |mlp_GT119           |           1|        18|
|176   |mlp_GT120           |           1|        18|
|177   |mlp_GT121           |           1|        18|
|178   |mlp_GT122           |           1|        18|
|179   |mlp_GT123           |           1|        18|
|180   |mlp_GT124           |           1|        18|
|181   |mlp_GT125           |           1|        18|
|182   |mlp_GT126           |           1|        18|
|183   |mlp_GT127           |           1|        18|
|184   |mlp_GT128           |           1|        36|
|185   |mlp_GT129           |           1|        18|
|186   |mlp_GT130           |           1|        18|
|187   |mlp_GT131           |           1|        18|
|188   |mlp_GT132           |           1|        18|
|189   |mlp_GT133           |           1|        18|
|190   |mlp_GT134           |           1|        18|
|191   |mlp_GT135           |           1|        18|
|192   |mlp_GT136           |           1|        18|
|193   |mlp_GT137           |           1|        18|
|194   |mlp_GT138           |           1|        18|
|195   |mlp_GT139           |           1|        18|
|196   |mlp_GT140           |           1|        18|
|197   |mlp_GT141           |           1|        18|
|198   |mlp_GT142           |           1|        18|
|199   |mlp_GT143           |           1|        18|
|200   |mlp_GT144           |           1|        18|
|201   |mlp_GT145           |           1|        18|
|202   |mlp_GT146           |           1|        18|
|203   |mlp_GT147           |           1|        18|
|204   |mlp_GT148           |           1|        18|
|205   |mlp_GT149           |           1|        18|
|206   |mlp_GT150           |           1|        18|
|207   |mlp_GT151           |           1|        18|
|208   |mlp_GT152           |           1|        18|
|209   |mlp_GT153           |           1|        18|
|210   |mlp_GT154           |           1|        36|
|211   |mlp_GT155           |           1|        18|
|212   |mlp_GT156           |           1|        18|
|213   |mlp_GT157           |           1|        18|
|214   |mlp_GT158           |           1|        18|
|215   |mlp_GT159           |           1|        18|
|216   |mlp_GT160           |           1|        18|
|217   |mlp_GT161           |           1|        18|
|218   |mlp_GT162           |           1|        18|
|219   |mlp_GT163           |           1|        18|
|220   |mlp_GT164           |           1|        36|
|221   |mlp_GT165           |           1|        18|
|222   |mlp_GT166           |           1|        36|
|223   |mlp_GT167           |           1|        18|
|224   |mlp_GT168           |           1|        36|
|225   |mlp_GT169           |           1|        18|
|226   |mlp_GT170           |           1|        36|
|227   |mlp_GT171           |           1|        18|
|228   |mlp_GT172           |           1|        36|
|229   |mlp_GT173           |           1|        18|
|230   |mlp_GT174           |           1|        36|
|231   |mlp_GT175           |           1|        18|
|232   |mlp_GT176           |           1|        36|
|233   |mlp_GT177           |           1|        18|
|234   |mlp_GT178           |           1|        36|
|235   |mlp_GT179           |           1|        18|
|236   |mlp_GT180           |           1|        36|
|237   |mlp_GT181           |           1|        18|
|238   |mlp_GT182           |           1|        36|
|239   |mlp_GT183           |           1|        18|
|240   |mlp_GT184           |           1|        36|
|241   |mlp_GT185           |           1|        18|
|242   |mlp_GT186           |           1|        36|
|243   |mlp_GT187           |           1|        18|
|244   |mlp_GT188           |           1|        36|
|245   |mlp_GT189           |           1|        18|
|246   |mlp_GT190           |           1|        36|
|247   |mlp_GT191           |           1|        18|
|248   |mlp_GT192           |           1|        36|
|249   |mlp_GT193           |           1|        18|
|250   |mlp_GT194           |           1|        36|
|251   |mlp_GT195           |           1|        18|
|252   |mlp_GT196           |           1|        36|
|253   |mlp_GT197           |           1|        18|
|254   |mlp_GT198           |           1|        36|
|255   |mlp_GT199           |           1|        18|
|256   |mlp_GT200           |           1|        36|
|257   |mlp_GT201           |           1|        18|
|258   |mlp_GT202           |           1|        36|
|259   |mlp_GT203           |           1|         2|
|260   |mlp_GT206           |           1|       306|
|261   |mlp_GT207           |           1|         3|
|262   |mlp_GT208           |           1|        18|
|263   |mlp_GT209           |           1|        36|
|264   |mlp_GT210           |           1|        18|
|265   |mlp_GT211           |           1|        18|
|266   |mlp_GT212           |           1|        18|
|267   |mlp_GT213           |           1|        18|
|268   |mlp_GT214           |           1|        18|
|269   |mlp_GT215           |           1|        18|
|270   |mlp_GT216           |           1|        18|
|271   |mlp_GT217           |           1|        18|
|272   |mlp_GT218           |           1|        18|
|273   |mlp_GT219           |           1|        18|
|274   |mlp_GT220           |           1|        18|
|275   |mlp_GT221           |           1|        18|
|276   |mlp_GT222           |           1|        18|
|277   |mlp_GT223           |           1|        18|
|278   |mlp_GT224           |           1|        18|
|279   |mlp_GT225           |           1|        18|
|280   |mlp_GT226           |           1|        18|
|281   |mlp_GT227           |           1|        18|
|282   |mlp_GT228           |           1|        18|
|283   |mlp_GT229           |           1|        18|
|284   |mlp_GT230           |           1|        18|
|285   |mlp_GT231           |           1|        18|
|286   |mlp_GT232           |           1|        18|
|287   |mlp_GT233           |           1|        18|
|288   |mlp_GT234           |           1|        18|
|289   |mlp_GT235           |           1|        18|
|290   |mlp_GT236           |           1|        18|
|291   |mlp_GT237           |           1|        18|
|292   |mlp_GT238           |           1|        18|
|293   |mlp_GT239           |           1|        18|
|294   |mlp_GT240           |           1|        18|
|295   |mlp_GT241           |           1|        18|
|296   |mlp_GT242           |           1|        18|
|297   |mlp_GT243           |           1|        18|
|298   |mlp_GT244           |           1|        18|
|299   |mlp_GT245           |           1|        18|
|300   |mlp_GT246           |           1|        18|
|301   |mlp_GT247           |           1|        18|
|302   |mlp_GT248           |           1|        18|
|303   |mlp_GT249           |           1|        18|
|304   |mlp_GT250           |           1|        18|
|305   |mlp_GT251           |           1|        18|
|306   |mlp_GT252           |           1|        18|
|307   |mlp_GT253           |           1|        18|
|308   |mlp_GT254           |           1|        18|
|309   |mlp_GT255           |           1|        18|
|310   |mlp_GT256           |           1|        18|
|311   |mlp_GT257           |           1|        18|
|312   |mlp_GT258           |           1|        18|
|313   |mlp_GT259           |           1|        18|
|314   |mlp_GT260           |           1|        18|
|315   |mlp_GT261           |           1|        36|
|316   |mlp_GT262           |           1|        18|
|317   |mlp_GT263           |           1|        18|
|318   |mlp_GT264           |           1|        18|
|319   |mlp_GT265           |           1|        18|
|320   |mlp_GT266           |           1|        18|
|321   |mlp_GT267           |           1|        18|
|322   |mlp_GT268           |           1|        18|
|323   |mlp_GT269           |           1|        18|
|324   |mlp_GT270           |           1|        18|
|325   |mlp_GT271           |           1|        18|
|326   |mlp_GT272           |           1|        18|
|327   |mlp_GT273           |           1|        18|
|328   |mlp_GT274           |           1|        18|
|329   |mlp_GT275           |           1|        18|
|330   |mlp_GT276           |           1|        18|
|331   |mlp_GT277           |           1|        18|
|332   |mlp_GT278           |           1|        18|
|333   |mlp_GT279           |           1|        18|
|334   |mlp_GT280           |           1|        18|
|335   |mlp_GT281           |           1|        18|
|336   |mlp_GT282           |           1|        18|
|337   |mlp_GT283           |           1|        18|
|338   |mlp_GT284           |           1|        18|
|339   |mlp_GT285           |           1|        18|
|340   |mlp_GT286           |           1|        18|
|341   |mlp_GT287           |           1|        18|
|342   |mlp_GT288           |           1|        18|
|343   |mlp_GT289           |           1|        18|
|344   |mlp_GT290           |           1|        18|
|345   |mlp_GT291           |           1|        18|
|346   |mlp_GT292           |           1|        18|
|347   |mlp_GT293           |           1|        18|
|348   |mlp_GT294           |           1|        18|
|349   |mlp_GT295           |           1|        18|
|350   |mlp_GT296           |           1|        18|
|351   |mlp_GT297           |           1|        18|
|352   |mlp_GT298           |           1|        18|
|353   |mlp_GT299           |           1|        18|
|354   |mlp_GT300           |           1|        18|
|355   |mlp_GT301           |           1|        18|
|356   |mlp_GT302           |           1|        18|
|357   |mlp_GT303           |           1|        18|
|358   |mlp_GT304           |           1|        18|
|359   |mlp_GT305           |           1|        18|
|360   |mlp_GT306           |           1|        18|
|361   |mlp_GT307           |           1|        18|
|362   |mlp_GT308           |           1|        18|
|363   |mlp_GT309           |           1|        18|
|364   |mlp_GT310           |           1|        18|
|365   |mlp_GT311           |           1|        18|
|366   |mlp_GT312           |           1|        18|
|367   |mlp_GT313           |           1|        18|
|368   |mlp_GT314           |           1|        36|
|369   |mlp_GT315           |           1|        36|
|370   |mlp_GT316           |           1|        36|
|371   |mlp_GT317           |           1|        36|
|372   |mlp_GT318           |           1|        36|
|373   |mlp_GT319           |           1|        36|
|374   |mlp_GT320           |           1|        36|
|375   |mlp_GT321           |           1|        36|
|376   |mlp_GT322           |           1|        36|
|377   |mlp_GT323           |           1|        36|
|378   |mlp_GT324           |           1|        36|
|379   |mlp_GT325           |           1|        36|
|380   |mlp_GT326           |           1|        36|
|381   |mlp_GT327           |           1|        36|
|382   |mlp_GT328           |           1|        36|
|383   |mlp_GT329           |           1|        36|
|384   |mlp_GT330           |           1|        36|
|385   |mlp_GT331           |           1|        36|
|386   |mlp_GT332           |           1|        36|
|387   |mlp_GT333           |           1|        36|
|388   |mlp_GT334           |           1|        36|
|389   |mlp_GT335           |           1|        36|
|390   |mlp_GT336           |           1|        36|
|391   |mlp_GT337           |           1|        36|
|392   |mlp_GT338           |           1|        36|
|393   |mlp_GT339           |           1|        36|
|394   |mlp_GT340           |           1|        36|
|395   |mlp_GT341           |           1|        36|
|396   |mlp_GT342           |           1|        36|
|397   |mlp_GT343           |           1|        36|
|398   |mlp_GT344           |           1|        36|
|399   |mlp_GT345           |           1|        36|
|400   |mlp_GT346           |           1|        36|
|401   |mlp_GT347           |           1|        36|
|402   |mlp_GT348           |           1|        36|
|403   |mlp_GT349           |           1|        36|
|404   |mlp_GT350           |           1|        36|
|405   |mlp_GT351           |           1|        36|
|406   |mlp_GT352           |           1|        36|
|407   |mlp_GT353           |           1|        36|
|408   |mlp_GT354           |           1|        36|
|409   |mlp_GT355           |           1|        36|
|410   |mlp_GT356           |           1|        36|
|411   |mlp_GT357           |           1|        36|
|412   |mlp_GT358           |           1|        36|
|413   |mlp_GT359           |           1|        36|
|414   |mlp_GT360           |           1|        36|
|415   |mlp_GT361           |           1|        36|
|416   |mlp_GT362           |           1|        36|
|417   |mlp_GT363           |           1|        36|
|418   |mlp_GT364           |           1|        36|
|419   |mlp_GT365           |           1|        36|
|420   |mlp_GT366           |           1|        36|
|421   |mlp_GT367           |           1|        36|
|422   |mlp_GT368           |           1|        36|
|423   |mlp_GT369           |           1|        36|
|424   |mlp_GT370           |           1|        36|
|425   |mlp_GT371           |           1|        36|
|426   |mlp_GT372           |           1|        36|
|427   |mlp_GT373           |           1|        36|
|428   |mlp_GT0__3          |           1|      4858|
|429   |mlp_GT1__3          |           1|       108|
|430   |mlp_GT2             |           1|        18|
|431   |mlp_GT3__1          |           1|        18|
|432   |mlp_GT5__1          |           1|      5588|
|433   |mlp_GT6__2          |           1|        36|
|434   |mlp_GT7__3          |           1|        18|
|435   |mlp_GT8__3          |           1|        36|
|436   |mlp_GT9__3          |           1|        18|
|437   |mlp_GT10__3         |           1|        36|
|438   |mlp_GT11__3         |           1|        18|
|439   |mlp_GT12__3         |           1|        36|
|440   |mlp_GT13__3         |           1|        18|
|441   |mlp_GT14__3         |           1|        36|
|442   |mlp_GT15__3         |           1|        18|
|443   |mlp_GT16__3         |           1|        36|
|444   |mlp_GT17__3         |           1|        18|
|445   |mlp_GT18__3         |           1|        36|
|446   |mlp_GT19__3         |           1|        18|
|447   |mlp_GT20__3         |           1|        36|
|448   |mlp_GT21__3         |           1|        18|
|449   |mlp_GT22__3         |           1|        36|
|450   |mlp_GT23__3         |           1|        18|
|451   |mlp_GT24__3         |           1|        36|
|452   |mlp_GT25__3         |           1|        36|
|453   |mlp_GT26__3         |           1|        36|
|454   |mlp_GT27__2         |           1|        36|
|455   |mlp_GT28__2         |           1|        36|
|456   |mlp_GT29__2         |           1|        36|
|457   |mlp_GT30__2         |           1|        36|
|458   |mlp_GT31__2         |           1|        36|
|459   |mlp_GT32__1         |           1|        36|
|460   |mlp_GT33__1         |           1|        36|
|461   |mlp_GT34__1         |           1|        36|
|462   |mlp_GT35__1         |           1|        36|
|463   |mlp_GT36__1         |           1|        36|
|464   |mlp_GT37__1         |           1|        36|
|465   |mlp_GT38__1         |           1|        36|
|466   |mlp_GT39__1         |           1|        36|
|467   |mlp_GT40__1         |           1|       568|
|468   |mlp_GT41__1         |           1|        36|
|469   |mlp_GT42__1         |           1|        36|
|470   |mlp_GT43__1         |           1|        36|
|471   |mlp_GT44__1         |           1|        36|
|472   |mlp_GT45__1         |           1|        36|
|473   |mlp_GT46__1         |           1|        36|
|474   |mlp_GT47__1         |           1|        36|
|475   |mlp_GT48__1         |           1|        36|
|476   |mlp_GT49__1         |           1|        36|
|477   |mlp_GT50__1         |           1|        36|
|478   |mlp_GT51__1         |           1|        36|
|479   |mlp_GT52__1         |           1|        36|
|480   |mlp_GT53__1         |           1|        36|
|481   |mlp_GT54__1         |           1|        36|
|482   |mlp_GT55__1         |           1|        36|
|483   |mlp_GT56__1         |           1|        36|
|484   |mlp_GT57__1         |           1|        36|
|485   |mlp_GT58__1         |           1|        36|
|486   |mlp_GT59__1         |           1|        36|
|487   |mlp_GT60__1         |           1|        36|
|488   |mlp_GT61__1         |           1|        36|
|489   |mlp_GT62__1         |           1|        36|
|490   |mlp_GT63__1         |           1|        36|
|491   |mlp_GT64__1         |           1|        36|
|492   |mlp_GT65__1         |           1|        36|
|493   |mlp_GT66__1         |           1|        36|
|494   |mlp_GT67__1         |           1|        36|
|495   |mlp_GT68__1         |           1|        36|
|496   |mlp_GT69__1         |           1|        36|
|497   |mlp_GT70__1         |           1|        36|
|498   |mlp_GT71__1         |           1|        36|
|499   |mlp_GT72__1         |           1|        36|
|500   |mlp_GT73__1         |           1|        36|
|501   |mlp_GT74__1         |           1|        36|
|502   |mlp_GT75__1         |           1|        36|
|503   |mlp_GT76__1         |           1|        36|
|504   |mlp_GT77__1         |           1|        36|
|505   |mlp_GT78__1         |           1|        36|
|506   |mlp_GT79__1         |           1|        36|
|507   |mlp_GT80__1         |           1|        36|
|508   |mlp_GT81__1         |           1|        36|
|509   |mlp_GT82__1         |           1|        36|
|510   |mlp_GT83__1         |           1|        36|
|511   |mlp_GT84__1         |           1|        36|
|512   |mlp_GT85__1         |           1|        36|
|513   |mlp_GT86__1         |           1|        36|
|514   |mlp_GT87__1         |           1|        36|
|515   |mlp_GT88__1         |           1|        36|
|516   |mlp_GT89__1         |           1|        36|
|517   |mlp_GT90__1         |           1|        36|
|518   |mlp_GT91__1         |           1|        36|
|519   |mlp_GT92__1         |           1|        36|
|520   |mlp_GT93__1         |           1|        36|
|521   |mlp_GT94__1         |           1|        36|
|522   |mlp_GT95__1         |           1|        36|
|523   |mlp_GT96            |           1|        36|
|524   |mlp_GT97__1         |           1|        36|
|525   |mlp_GT98__1         |           1|        36|
|526   |mlp_GT99__1         |           1|        36|
|527   |mlp_GT100__1        |           1|        36|
|528   |mlp_GT101__1        |           1|        36|
|529   |mlp_GT102__1        |           1|        36|
|530   |mlp_GT103__1        |           1|        36|
|531   |mlp_GT104__1        |           1|        36|
|532   |mlp_GT105__1        |           1|        36|
|533   |mlp_GT106__1        |           1|        36|
|534   |mlp_GT107__1        |           1|        36|
|535   |mlp_GT108__1        |           1|        36|
|536   |mlp_GT109__1        |           1|        36|
|537   |mlp_GT110__1        |           1|        36|
|538   |mlp_GT111__1        |           1|        36|
|539   |mlp_GT112__1        |           1|        36|
|540   |mlp_GT113__1        |           1|        36|
|541   |mlp_GT114__1        |           1|        36|
|542   |mlp_GT115__1        |           1|        36|
|543   |mlp_GT116__1        |           1|        36|
|544   |mlp_GT117__1        |           1|        36|
|545   |mlp_GT118__1        |           1|        36|
|546   |mlp_GT119__1        |           1|        36|
|547   |mlp_GT120__1        |           1|        36|
|548   |mlp_GT121__1        |           1|        36|
|549   |mlp_GT122__1        |           1|        36|
|550   |mlp_GT123__1        |           1|        36|
|551   |mlp_GT124__1        |           1|        36|
|552   |mlp_GT125__1        |           1|        36|
|553   |mlp_GT126__1        |           1|        36|
|554   |mlp_GT127__1        |           1|        36|
|555   |mlp_GT128__1        |           1|        36|
|556   |mlp_GT129__1        |           1|        36|
|557   |mlp_GT130__1        |           1|        36|
|558   |mlp_GT131__1        |           1|        36|
|559   |mlp_GT132__1        |           1|        36|
|560   |mlp_GT133__1        |           1|        36|
|561   |mlp_GT134__1        |           1|        36|
|562   |mlp_GT135__1        |           1|        36|
|563   |mlp_GT136__1        |           1|        36|
|564   |mlp_GT137__1        |           1|        36|
|565   |mlp_GT138__1        |           1|        18|
|566   |mlp_GT139__1        |           1|        36|
|567   |mlp_GT140__1        |           1|        18|
|568   |mlp_GT141__1        |           1|        36|
|569   |mlp_GT142__1        |           1|        18|
|570   |mlp_GT143__1        |           1|        36|
|571   |mlp_GT144__1        |           1|        18|
|572   |mlp_GT145__1        |           1|        36|
|573   |mlp_GT146__1        |           1|        18|
|574   |mlp_GT147__1        |           1|        36|
|575   |mlp_GT148__1        |           1|        18|
|576   |mlp_GT149__1        |           1|        36|
|577   |mlp_GT150__1        |           1|        18|
|578   |mlp_GT151__1        |           1|        36|
|579   |mlp_GT152__1        |           1|        18|
|580   |mlp_GT153__1        |           1|        36|
|581   |mlp_GT154__1        |           1|        18|
|582   |mlp_GT155__1        |           1|        36|
|583   |mlp_GT156__1        |           1|        18|
|584   |mlp_GT157__1        |           1|        36|
|585   |mlp_GT158__1        |           1|        18|
|586   |mlp_GT159__1        |           1|        36|
|587   |mlp_GT160__1        |           1|        18|
|588   |mlp_GT161__1        |           1|        36|
|589   |mlp_GT162__1        |           1|        18|
|590   |mlp_GT163__1        |           1|        36|
|591   |mlp_GT164__1        |           1|        18|
|592   |mlp_GT165__1        |           1|        36|
|593   |mlp_GT166__1        |           1|        18|
|594   |mlp_GT167__1        |           1|        36|
|595   |mlp_GT168__1        |           1|        18|
|596   |mlp_GT169__1        |           1|        36|
|597   |mlp_GT170__1        |           1|        18|
|598   |mlp_GT171__1        |           1|        36|
|599   |mlp_GT172__1        |           1|        18|
|600   |mlp_GT173__1        |           1|        36|
|601   |mlp_GT174__1        |           1|        18|
|602   |mlp_GT175__1        |           1|        36|
|603   |mlp_GT176__1        |           1|        18|
|604   |mlp_GT177__1        |           1|        36|
|605   |mlp_GT178__1        |           1|        18|
|606   |mlp_GT179__1        |           1|        36|
|607   |mlp_GT180__1        |           1|        36|
|608   |mlp_GT181__1        |           1|        36|
|609   |mlp_GT182__1        |           1|        36|
|610   |mlp_GT183__1        |           1|        36|
|611   |mlp_GT184__1        |           1|        36|
|612   |mlp_GT185__1        |           1|        36|
|613   |mlp_GT186__1        |           1|        36|
|614   |mlp_GT187__1        |           1|        36|
|615   |mlp_GT188__1        |           1|        36|
|616   |mlp_GT189__1        |           1|        36|
|617   |mlp_GT190__1        |           1|        36|
|618   |mlp_GT191__1        |           1|        36|
|619   |mlp_GT192__1        |           1|        36|
|620   |mlp_GT193__1        |           1|        36|
|621   |mlp_GT194__1        |           1|        36|
|622   |mlp_GT195__1        |           1|        36|
|623   |mlp_GT196__1        |           1|        36|
|624   |mlp_GT197__1        |           1|        36|
|625   |mlp_GT198__1        |           1|        36|
|626   |mlp_GT199__1        |           1|        36|
|627   |mlp_GT200__1        |           1|        36|
|628   |mlp_GT201__1        |           1|        36|
|629   |mlp_GT202__1        |           1|        36|
|630   |mlp_GT203__1        |           1|        36|
|631   |mlp_GT204           |           1|        36|
|632   |mlp_GT205           |           1|        36|
|633   |mlp_GT206__1        |           1|        36|
|634   |mlp_GT207__1        |           1|        36|
|635   |mlp_GT208__1        |           1|        36|
|636   |mlp_GT209__1        |           1|        36|
|637   |mlp_GT210__1        |           1|        36|
|638   |mlp_GT211__1        |           1|        36|
|639   |mlp_GT212__1        |           1|        36|
|640   |mlp_GT213__1        |           1|        18|
|641   |mlp_GT214__1        |           1|        36|
|642   |mlp_GT215__1        |           1|        18|
|643   |mlp_GT216__1        |           1|        36|
|644   |mlp_GT217__1        |           1|        18|
|645   |mlp_GT218__1        |           1|        36|
|646   |mlp_GT219__1        |           1|        18|
|647   |mlp_GT220__1        |           1|        36|
|648   |mlp_GT221__1        |           1|        18|
|649   |mlp_GT222__1        |           1|        36|
|650   |mlp_GT223__1        |           1|        18|
|651   |mlp_GT224__1        |           1|        36|
|652   |mlp_GT225__1        |           1|        18|
|653   |mlp_GT226__1        |           1|        36|
|654   |mlp_GT227__1        |           1|        18|
|655   |mlp_GT228__1        |           1|        36|
|656   |mlp_GT229__1        |           1|        18|
|657   |mlp_GT230__1        |           1|        36|
|658   |mlp_GT231__1        |           1|        18|
|659   |mlp_GT232__1        |           1|        36|
|660   |mlp_GT233__1        |           1|        18|
|661   |mlp_GT234__1        |           1|        36|
|662   |mlp_GT235__1        |           1|        18|
|663   |mlp_GT236__1        |           1|        36|
|664   |mlp_GT237__1        |           1|        18|
|665   |mlp_GT238__1        |           1|        36|
|666   |mlp_GT239__1        |           1|        18|
|667   |mlp_GT240__1        |           1|        36|
|668   |mlp_GT241__1        |           1|        18|
|669   |mlp_GT242__1        |           1|        36|
|670   |mlp_GT243__1        |           1|        18|
|671   |mlp_GT244__1        |           1|        36|
|672   |mlp_GT245__1        |           1|        18|
|673   |mlp_GT246__1        |           1|        36|
|674   |mlp_GT247__1        |           1|        18|
|675   |mlp_GT248__1        |           1|        36|
|676   |mlp_GT249__1        |           1|        18|
|677   |mlp_GT250__1        |           1|        36|
|678   |mlp_GT251__1        |           1|        18|
|679   |mlp_GT252__1        |           1|        36|
|680   |mlp_GT253__1        |           1|        18|
|681   |mlp_GT254__1        |           1|        36|
|682   |mlp_GT255__1        |           1|        18|
|683   |mlp_GT256__1        |           1|        36|
|684   |logic__8323__GD     |           1|         1|
|685   |logic__8326__GD     |           1|         1|
|686   |logic__8330__GD     |           1|         1|
|687   |logic__8331__GD     |           1|         1|
|688   |logic__8332__GD     |           1|         1|
|689   |logic__8333__GD     |           1|         1|
|690   |logic__8334__GD     |           1|         1|
|691   |logic__8337__GD     |           1|         1|
|692   |logic__8338__GD     |           1|         1|
|693   |logic__8341__GD     |           1|         1|
|694   |partition__276__GD  |           1|        52|
|695   |partition__282__GD  |           1|        52|
|696   |partition__298__GD  |           1|        52|
|697   |mlp_GT270__1        |           1|      5057|
|698   |mlp_GT271__1        |           1|        18|
|699   |mlp_GT272__1        |           1|        18|
|700   |mlp_GT273__1        |           1|        18|
|701   |mlp_GT274__1        |           1|        18|
|702   |mlp_GT275__1        |           1|        18|
|703   |mlp_GT276__1        |           1|        18|
|704   |mlp_GT277__1        |           1|        18|
|705   |mlp_GT278__1        |           1|        18|
|706   |mlp_GT279__1        |           1|        18|
|707   |mlp_GT280__1        |           1|        18|
|708   |mlp_GT281__1        |           1|        18|
|709   |mlp_GT282__1        |           1|        18|
|710   |mlp_GT283__1        |           1|        18|
|711   |mlp_GT284__1        |           1|        18|
|712   |mlp_GT285__1        |           1|        18|
|713   |mlp_GT286__1        |           1|        18|
|714   |mlp_GT287__1        |           1|        18|
|715   |mlp_GT288__1        |           1|        18|
|716   |mlp_GT289__1        |           1|        18|
|717   |mlp_GT290__1        |           1|        18|
|718   |mlp_GT291__1        |           1|        18|
|719   |mlp_GT292__1        |           1|        18|
|720   |mlp_GT293__1        |           1|        18|
|721   |mlp_GT294__1        |           1|        18|
|722   |mlp_GT295__1        |           1|        18|
|723   |mlp_GT296__1        |           1|        18|
|724   |mlp_GT297__1        |           1|        18|
|725   |mlp_GT298__1        |           1|        18|
|726   |mlp_GT299__1        |           1|        18|
|727   |mlp_GT300__1        |           1|        18|
|728   |mlp_GT301__1        |           1|        18|
|729   |mlp_GT302__1        |           1|        18|
|730   |mlp_GT303__1        |           1|        18|
|731   |mlp_GT304__1        |           1|        18|
|732   |mlp_GT305__1        |           1|        18|
|733   |mlp_GT306__1        |           1|        18|
|734   |mlp_GT307__1        |           1|        18|
|735   |mlp_GT308__1        |           1|        18|
|736   |mlp_GT309__1        |           1|        18|
|737   |mlp_GT310__1        |           1|        18|
|738   |mlp_GT311__1        |           1|        18|
|739   |mlp_GT312__1        |           1|        18|
|740   |mlp_GT313__1        |           1|        18|
|741   |mlp_GT314__1        |           1|        18|
|742   |mlp_GT315__1        |           1|        18|
|743   |mlp_GT316__1        |           1|        18|
|744   |mlp_GT317__1        |           1|        18|
|745   |mlp_GT318__1        |           1|        18|
|746   |mlp_GT319__1        |           1|        18|
|747   |mlp_GT320__1        |           1|        18|
|748   |mlp_GT321__1        |           1|        18|
|749   |mlp_GT322__1        |           1|        18|
|750   |mlp_GT323__1        |           1|        18|
|751   |mlp_GT324__1        |           1|        18|
|752   |mlp_GT325__1        |           1|        18|
|753   |mlp_GT326__1        |           1|        18|
|754   |mlp_GT327__1        |           1|        18|
|755   |mlp_GT328__1        |           1|        18|
|756   |mlp_GT329__1        |           1|        18|
|757   |mlp_GT330__1        |           1|        18|
|758   |mlp_GT331__1        |           1|        18|
|759   |mlp_GT332__1        |           1|        18|
|760   |mlp_GT333__1        |           1|        18|
|761   |mlp_GT334__1        |           1|        18|
|762   |mlp_GT335__1        |           1|        18|
|763   |mlp_GT336__1        |           1|        18|
|764   |mlp_GT337__1        |           1|        18|
|765   |mlp_GT338__1        |           1|        18|
|766   |mlp_GT339__1        |           1|        18|
|767   |mlp_GT340__1        |           1|        18|
|768   |mlp_GT341__1        |           1|        18|
|769   |mlp_GT342__1        |           1|        18|
|770   |mlp_GT343__1        |           1|        18|
|771   |mlp_GT344__1        |           1|        18|
|772   |mlp_GT345__1        |           1|        18|
|773   |mlp_GT346__1        |           1|        18|
|774   |mlp_GT347__1        |           1|        18|
|775   |mlp_GT348__1        |           1|        18|
|776   |mlp_GT349__1        |           1|        18|
|777   |mlp_GT350__1        |           1|        18|
|778   |mlp_GT351__1        |           1|        18|
|779   |mlp_GT352__1        |           1|        18|
|780   |mlp_GT353__1        |           1|        18|
|781   |mlp_GT354__1        |           1|        18|
|782   |mlp_GT355__1        |           1|        18|
|783   |mlp_GT356__1        |           1|        18|
|784   |mlp_GT357__1        |           1|        18|
|785   |mlp_GT358__1        |           1|        18|
|786   |mlp_GT359__1        |           1|        18|
|787   |mlp_GT360__1        |           1|        18|
|788   |mlp_GT361__1        |           1|        18|
|789   |mlp_GT362__1        |           1|        18|
|790   |mlp_GT363__1        |           1|        18|
|791   |mlp_GT364__1        |           1|        18|
|792   |mlp_GT365__1        |           1|        18|
|793   |mlp_GT366__1        |           1|        18|
|794   |mlp_GT367__1        |           1|        18|
|795   |mlp_GT368__1        |           1|        18|
|796   |mlp_GT369__1        |           1|        18|
|797   |mlp_GT370__1        |           1|        18|
|798   |mlp_GT371__1        |           1|        18|
|799   |mlp_GT372__1        |           1|        18|
|800   |mlp_GT373__1        |           1|        18|
|801   |mlp_GT374           |           1|        18|
|802   |mlp_GT375           |           1|        18|
|803   |mlp_GT376           |           1|        18|
|804   |mlp_GT377           |           1|        18|
|805   |mlp_GT378           |           1|        18|
|806   |mlp_GT379           |           1|        18|
|807   |mlp_GT380           |           1|        18|
|808   |mlp_GT381           |           1|        18|
|809   |mlp_GT382           |           1|        18|
|810   |mlp_GT383           |           1|        18|
|811   |mlp_GT384           |           1|        18|
|812   |mlp_GT385           |           1|        18|
|813   |mlp_GT386           |           1|        18|
|814   |mlp_GT387           |           1|        18|
|815   |mlp_GT388           |           1|        18|
|816   |mlp_GT389           |           1|        18|
|817   |mlp_GT390           |           1|        18|
|818   |mlp_GT391           |           1|        18|
|819   |mlp_GT392           |           1|        18|
|820   |mlp_GT393           |           1|        18|
|821   |mlp_GT394           |           1|        18|
|822   |mlp_GT395           |           1|        18|
|823   |mlp_GT396           |           1|        18|
|824   |mlp_GT397           |           1|        18|
|825   |mlp_GT398           |           1|        18|
|826   |mlp_GT399           |           1|        18|
|827   |mlp_GT400           |           1|        18|
|828   |mlp_GT401           |           1|        18|
|829   |mlp_GT402           |           1|        18|
|830   |mlp_GT403           |           1|        18|
|831   |mlp_GT404           |           1|        18|
|832   |mlp_GT405           |           1|        18|
|833   |mlp_GT406           |           1|        18|
|834   |mlp_GT407           |           1|        18|
|835   |mlp_GT408           |           1|        18|
|836   |mlp_GT409           |           1|        18|
|837   |mlp_GT410           |           1|        18|
|838   |mlp_GT411           |           1|        18|
|839   |mlp_GT412           |           1|        18|
|840   |mlp_GT413           |           1|        18|
|841   |mlp_GT414           |           1|        18|
|842   |mlp_GT415           |           1|        18|
|843   |logic__8302__GD     |           1|         1|
|844   |logic__8336__GD     |           1|         1|
|845   |logic__8335__GD     |           1|         1|
|846   |logic__8291__GD     |           1|         1|
|847   |logic__8339__GD     |           1|         1|
|848   |logic__8287__GD     |           1|         1|
|849   |logic__8286__GD     |           1|         1|
|850   |logic__8289__GD     |           1|         1|
|851   |logic__8299__GD     |           1|         1|
|852   |logic__8303__GD     |           1|         1|
|853   |logic__8304__GD     |           1|         1|
|854   |logic__8305__GD     |           1|         1|
|855   |logic__8308__GD     |           1|         1|
|856   |logic__8310__GD     |           1|         1|
|857   |logic__8319__GD     |           1|         1|
|858   |logic__8320__GD     |           1|         1|
|859   |logic__8321__GD     |           1|         1|
|860   |logic__8322__GD     |           1|         1|
|861   |mlp_GT435           |           1|        18|
|862   |mlp_GT0__4          |           1|      7575|
|863   |mlp_GT1             |           1|        36|
|864   |logic__8301__GD     |           1|         1|
|865   |logic__8343__GD     |           1|         1|
|866   |mlp_GT7__4          |           1|       134|
|867   |mlp_GT2__2          |           1|      3912|
|868   |mlp_GT4__3          |           1|        25|
|869   |mlp_GT6__4          |           1|         6|
|870   |mlp_GT1__6          |           1|     14964|
|871   |mlp_GT2__3          |           1|      1740|
|872   |mlp_GT3__2          |           1|         4|
|873   |fifo_w18_d2_A__359  |           1|       116|
|874   |mlp_GT0__8          |           1|     49925|
|875   |mlp_GT1__7          |           1|     56814|
|876   |mlp_GT2__4          |           1|      3460|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:14:55 ; elapsed = 00:15:45 . Memory (MB): peak = 1771.887 ; gain = 1459.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |mvprod_layer_1__GB0 |           1|      9401|
|2     |mvprod_layer_1__GB1 |           1|      2497|
|3     |mvprod_layer_1__GB2 |           1|      3033|
|4     |mvprod_layer_1__GB3 |           1|      3703|
|5     |mvprod_layer_1__GB4 |           1|      4786|
|6     |mvprod_layer_1__GB5 |           1|      6967|
|7     |mlp__GCB2           |           1|      2698|
|8     |mlp_GT0             |           1|       270|
|9     |case__1__GD         |           1|         1|
|10    |mlp_GT7             |           1|        36|
|11    |mlp_GT8             |           1|        18|
|12    |mlp_GT9             |           1|        36|
|13    |mlp_GT10            |           1|        18|
|14    |mlp_GT11            |           1|        36|
|15    |mlp_GT12            |           1|        18|
|16    |mlp_GT13            |           1|        36|
|17    |mlp_GT14            |           1|        18|
|18    |mlp_GT15            |           1|        36|
|19    |mlp_GT16            |           1|        18|
|20    |mlp_GT17            |           1|        36|
|21    |mlp_GT18            |           1|        18|
|22    |mlp_GT19            |           1|        36|
|23    |mlp_GT20            |           1|        18|
|24    |mlp_GT21            |           1|        36|
|25    |mlp_GT22            |           1|        18|
|26    |mlp_GT23            |           1|        36|
|27    |mlp_GT24            |           1|        18|
|28    |mlp_GT25            |           1|        36|
|29    |mlp_GT26            |           1|        18|
|30    |mlp_GT27            |           1|        36|
|31    |mlp_GT28            |           1|        18|
|32    |mlp_GT29            |           1|        36|
|33    |mlp_GT30            |           1|        18|
|34    |mlp_GT31            |           1|        36|
|35    |mlp_GT1__1          |           1|       195|
|36    |logic__8315__GD     |           1|         1|
|37    |case__GD            |           1|         1|
|38    |case__42__GD        |           1|         1|
|39    |mlp_GT6__1          |           1|        36|
|40    |mlp_GT7__1          |           1|        36|
|41    |mlp_GT8__1          |           1|        36|
|42    |mlp_GT9__1          |           1|        36|
|43    |mlp_GT10__1         |           1|        36|
|44    |mlp_GT11__1         |           1|        36|
|45    |mlp_GT12__1         |           1|        36|
|46    |mlp_GT13__1         |           1|        18|
|47    |mlp_GT14__1         |           1|        36|
|48    |mlp_GT15__1         |           1|        18|
|49    |mlp_GT16__1         |           1|        36|
|50    |mlp_GT17__1         |           1|        18|
|51    |mlp_GT18__1         |           1|        36|
|52    |mlp_GT19__1         |           1|        18|
|53    |mlp_GT20__1         |           1|        36|
|54    |mlp_GT21__1         |           1|        18|
|55    |mlp_GT22__1         |           1|        36|
|56    |mlp_GT23__1         |           1|        18|
|57    |mlp_GT24__1         |           1|        18|
|58    |mlp_GT25__1         |           1|        18|
|59    |mlp_GT0__2          |           1|        18|
|60    |mlp_GT3             |           1|        36|
|61    |mlp_GT4             |           1|        36|
|62    |mlp_GT5             |           1|        36|
|63    |mlp_GT6             |           1|        36|
|64    |mlp_GT7__2          |           1|        36|
|65    |mlp_GT8__2          |           1|        36|
|66    |mlp_GT9__2          |           1|        36|
|67    |mlp_GT10__2         |           1|        36|
|68    |mlp_GT11__2         |           1|        36|
|69    |mlp_GT12__2         |           1|        36|
|70    |mlp_GT13__2         |           1|        36|
|71    |mlp_GT14__2         |           1|        36|
|72    |mlp_GT15__2         |           1|        36|
|73    |mlp_GT16__2         |           1|        36|
|74    |mlp_GT17__2         |           1|        36|
|75    |mlp_GT18__2         |           1|        36|
|76    |mlp_GT19__2         |           1|        36|
|77    |mlp_GT20__2         |           1|        36|
|78    |mlp_GT21__2         |           1|        36|
|79    |mlp_GT22__2         |           1|        36|
|80    |mlp_GT23__2         |           1|        36|
|81    |mlp_GT24__2         |           1|        36|
|82    |mlp_GT25__2         |           1|        36|
|83    |mlp_GT26__2         |           1|        36|
|84    |mlp_GT27__1         |           1|        36|
|85    |mlp_GT28__1         |           1|        36|
|86    |mlp_GT29__1         |           1|        36|
|87    |mlp_GT30__1         |           1|        36|
|88    |mlp_GT31__1         |           1|        36|
|89    |mlp_GT32            |           1|        36|
|90    |mlp_GT33            |           1|        36|
|91    |mlp_GT34            |           1|        36|
|92    |mlp_GT35            |           1|        36|
|93    |mlp_GT36            |           1|        36|
|94    |mlp_GT37            |           1|        36|
|95    |mlp_GT38            |           1|        36|
|96    |mlp_GT39            |           1|        36|
|97    |mlp_GT40            |           1|        36|
|98    |mlp_GT41            |           1|        36|
|99    |mlp_GT42            |           1|        36|
|100   |mlp_GT43            |           1|        36|
|101   |mlp_GT44            |           1|        36|
|102   |mlp_GT45            |           1|        36|
|103   |mlp_GT46            |           1|        36|
|104   |mlp_GT47            |           1|        36|
|105   |mlp_GT48            |           1|        36|
|106   |mlp_GT49            |           1|        36|
|107   |mlp_GT50            |           1|        36|
|108   |mlp_GT51            |           1|        36|
|109   |mlp_GT52            |           1|        36|
|110   |mlp_GT53            |           1|        36|
|111   |mlp_GT54            |           1|        36|
|112   |mlp_GT55            |           1|        36|
|113   |mlp_GT56            |           1|        36|
|114   |mlp_GT57            |           1|        36|
|115   |mlp_GT58            |           1|        36|
|116   |mlp_GT59            |           1|        36|
|117   |mlp_GT60            |           1|        36|
|118   |mlp_GT61            |           1|        36|
|119   |mlp_GT62            |           1|        18|
|120   |mlp_GT63            |           1|        36|
|121   |mlp_GT64            |           1|        36|
|122   |mlp_GT65            |           1|        36|
|123   |mlp_GT66            |           1|        36|
|124   |mlp_GT67            |           1|        36|
|125   |mlp_GT68            |           1|        36|
|126   |mlp_GT69            |           1|        36|
|127   |mlp_GT70            |           1|        36|
|128   |mlp_GT71            |           1|        36|
|129   |mlp_GT72            |           1|        36|
|130   |mlp_GT73            |           1|        36|
|131   |mlp_GT74            |           1|        36|
|132   |mlp_GT75            |           1|        36|
|133   |mlp_GT76            |           1|        36|
|134   |mlp_GT77            |           1|        36|
|135   |mlp_GT78            |           1|        36|
|136   |mlp_GT79            |           1|        36|
|137   |mlp_GT80            |           1|        36|
|138   |mlp_GT81            |           1|        36|
|139   |mlp_GT82            |           1|        36|
|140   |mlp_GT83            |           1|        36|
|141   |mlp_GT84            |           1|        36|
|142   |mlp_GT85            |           1|        36|
|143   |mlp_GT86            |           1|        36|
|144   |mlp_GT87            |           1|        36|
|145   |mlp_GT88            |           1|        36|
|146   |mlp_GT89            |           1|        36|
|147   |mlp_GT90            |           1|        36|
|148   |mlp_GT91            |           1|        36|
|149   |mlp_GT92            |           1|        36|
|150   |mlp_GT93            |           1|        36|
|151   |mlp_GT94            |           1|        36|
|152   |mlp_GT95            |           1|        36|
|153   |mlp_GT97            |           1|        47|
|154   |mlp_GT98            |           1|        20|
|155   |mlp_GT99            |           1|       227|
|156   |mlp_GT100           |           1|        18|
|157   |mlp_GT101           |           1|        18|
|158   |mlp_GT102           |           1|        18|
|159   |mlp_GT103           |           1|        18|
|160   |mlp_GT104           |           1|        18|
|161   |mlp_GT105           |           1|        18|
|162   |mlp_GT106           |           1|        18|
|163   |mlp_GT107           |           1|        18|
|164   |mlp_GT108           |           1|        18|
|165   |mlp_GT109           |           1|        18|
|166   |mlp_GT110           |           1|        18|
|167   |mlp_GT111           |           1|        18|
|168   |mlp_GT112           |           1|        18|
|169   |mlp_GT113           |           1|        18|
|170   |mlp_GT114           |           1|        18|
|171   |mlp_GT115           |           1|        18|
|172   |mlp_GT116           |           1|        18|
|173   |mlp_GT117           |           1|        18|
|174   |mlp_GT118           |           1|        18|
|175   |mlp_GT119           |           1|        18|
|176   |mlp_GT120           |           1|        18|
|177   |mlp_GT121           |           1|        18|
|178   |mlp_GT122           |           1|        18|
|179   |mlp_GT123           |           1|        18|
|180   |mlp_GT124           |           1|        18|
|181   |mlp_GT125           |           1|        18|
|182   |mlp_GT126           |           1|        18|
|183   |mlp_GT127           |           1|        18|
|184   |mlp_GT128           |           1|        36|
|185   |mlp_GT129           |           1|        18|
|186   |mlp_GT130           |           1|        18|
|187   |mlp_GT131           |           1|        18|
|188   |mlp_GT132           |           1|        18|
|189   |mlp_GT133           |           1|        18|
|190   |mlp_GT134           |           1|        18|
|191   |mlp_GT135           |           1|        18|
|192   |mlp_GT136           |           1|        18|
|193   |mlp_GT137           |           1|        18|
|194   |mlp_GT138           |           1|        18|
|195   |mlp_GT139           |           1|        18|
|196   |mlp_GT140           |           1|        18|
|197   |mlp_GT141           |           1|        18|
|198   |mlp_GT142           |           1|        18|
|199   |mlp_GT143           |           1|        18|
|200   |mlp_GT144           |           1|        18|
|201   |mlp_GT145           |           1|        18|
|202   |mlp_GT146           |           1|        18|
|203   |mlp_GT147           |           1|        18|
|204   |mlp_GT148           |           1|        18|
|205   |mlp_GT149           |           1|        18|
|206   |mlp_GT150           |           1|        18|
|207   |mlp_GT151           |           1|        18|
|208   |mlp_GT152           |           1|        18|
|209   |mlp_GT153           |           1|        18|
|210   |mlp_GT154           |           1|        36|
|211   |mlp_GT155           |           1|        18|
|212   |mlp_GT156           |           1|        18|
|213   |mlp_GT157           |           1|        18|
|214   |mlp_GT158           |           1|        18|
|215   |mlp_GT159           |           1|        18|
|216   |mlp_GT160           |           1|        18|
|217   |mlp_GT161           |           1|        18|
|218   |mlp_GT162           |           1|        18|
|219   |mlp_GT163           |           1|        18|
|220   |mlp_GT164           |           1|        36|
|221   |mlp_GT165           |           1|        18|
|222   |mlp_GT166           |           1|        36|
|223   |mlp_GT167           |           1|        18|
|224   |mlp_GT168           |           1|        36|
|225   |mlp_GT169           |           1|        18|
|226   |mlp_GT170           |           1|        36|
|227   |mlp_GT171           |           1|        18|
|228   |mlp_GT172           |           1|        36|
|229   |mlp_GT173           |           1|        18|
|230   |mlp_GT174           |           1|        36|
|231   |mlp_GT175           |           1|        18|
|232   |mlp_GT176           |           1|        36|
|233   |mlp_GT177           |           1|        18|
|234   |mlp_GT178           |           1|        36|
|235   |mlp_GT179           |           1|        18|
|236   |mlp_GT180           |           1|        36|
|237   |mlp_GT181           |           1|        18|
|238   |mlp_GT182           |           1|        36|
|239   |mlp_GT183           |           1|        18|
|240   |mlp_GT184           |           1|        36|
|241   |mlp_GT185           |           1|        18|
|242   |mlp_GT186           |           1|        36|
|243   |mlp_GT187           |           1|        18|
|244   |mlp_GT188           |           1|        36|
|245   |mlp_GT189           |           1|        18|
|246   |mlp_GT190           |           1|        36|
|247   |mlp_GT191           |           1|        18|
|248   |mlp_GT192           |           1|        36|
|249   |mlp_GT193           |           1|        18|
|250   |mlp_GT194           |           1|        36|
|251   |mlp_GT195           |           1|        18|
|252   |mlp_GT196           |           1|        36|
|253   |mlp_GT197           |           1|        18|
|254   |mlp_GT198           |           1|        36|
|255   |mlp_GT199           |           1|        18|
|256   |mlp_GT200           |           1|        36|
|257   |mlp_GT201           |           1|        18|
|258   |mlp_GT202           |           1|        36|
|259   |mlp_GT203           |           1|         2|
|260   |mlp_GT206           |           1|       306|
|261   |mlp_GT207           |           1|         6|
|262   |mlp_GT208           |           1|        18|
|263   |mlp_GT209           |           1|        36|
|264   |mlp_GT210           |           1|        18|
|265   |mlp_GT211           |           1|        18|
|266   |mlp_GT212           |           1|        18|
|267   |mlp_GT213           |           1|        18|
|268   |mlp_GT214           |           1|        18|
|269   |mlp_GT215           |           1|        18|
|270   |mlp_GT216           |           1|        18|
|271   |mlp_GT217           |           1|        18|
|272   |mlp_GT218           |           1|        18|
|273   |mlp_GT219           |           1|        18|
|274   |mlp_GT220           |           1|        18|
|275   |mlp_GT221           |           1|        18|
|276   |mlp_GT222           |           1|        18|
|277   |mlp_GT223           |           1|        18|
|278   |mlp_GT224           |           1|        18|
|279   |mlp_GT225           |           1|        18|
|280   |mlp_GT226           |           1|        18|
|281   |mlp_GT227           |           1|        18|
|282   |mlp_GT228           |           1|        18|
|283   |mlp_GT229           |           1|        18|
|284   |mlp_GT230           |           1|        18|
|285   |mlp_GT231           |           1|        18|
|286   |mlp_GT232           |           1|        18|
|287   |mlp_GT233           |           1|        18|
|288   |mlp_GT234           |           1|        18|
|289   |mlp_GT235           |           1|        18|
|290   |mlp_GT236           |           1|        18|
|291   |mlp_GT237           |           1|        18|
|292   |mlp_GT238           |           1|        18|
|293   |mlp_GT239           |           1|        18|
|294   |mlp_GT240           |           1|        18|
|295   |mlp_GT241           |           1|        18|
|296   |mlp_GT242           |           1|        18|
|297   |mlp_GT243           |           1|        18|
|298   |mlp_GT244           |           1|        18|
|299   |mlp_GT245           |           1|        18|
|300   |mlp_GT246           |           1|        18|
|301   |mlp_GT247           |           1|        18|
|302   |mlp_GT248           |           1|        18|
|303   |mlp_GT249           |           1|        18|
|304   |mlp_GT250           |           1|        18|
|305   |mlp_GT251           |           1|        18|
|306   |mlp_GT252           |           1|        18|
|307   |mlp_GT253           |           1|        18|
|308   |mlp_GT254           |           1|        18|
|309   |mlp_GT255           |           1|        18|
|310   |mlp_GT256           |           1|        18|
|311   |mlp_GT257           |           1|        18|
|312   |mlp_GT258           |           1|        18|
|313   |mlp_GT259           |           1|        18|
|314   |mlp_GT260           |           1|        18|
|315   |mlp_GT261           |           1|        36|
|316   |mlp_GT262           |           1|        18|
|317   |mlp_GT263           |           1|        18|
|318   |mlp_GT264           |           1|        18|
|319   |mlp_GT265           |           1|        18|
|320   |mlp_GT266           |           1|        18|
|321   |mlp_GT267           |           1|        18|
|322   |mlp_GT268           |           1|        18|
|323   |mlp_GT269           |           1|        18|
|324   |mlp_GT270           |           1|        18|
|325   |mlp_GT271           |           1|        18|
|326   |mlp_GT272           |           1|        18|
|327   |mlp_GT273           |           1|        18|
|328   |mlp_GT274           |           1|        18|
|329   |mlp_GT275           |           1|        18|
|330   |mlp_GT276           |           1|        18|
|331   |mlp_GT277           |           1|        18|
|332   |mlp_GT278           |           1|        18|
|333   |mlp_GT279           |           1|        18|
|334   |mlp_GT280           |           1|        18|
|335   |mlp_GT281           |           1|        18|
|336   |mlp_GT282           |           1|        18|
|337   |mlp_GT283           |           1|        18|
|338   |mlp_GT284           |           1|        18|
|339   |mlp_GT285           |           1|        18|
|340   |mlp_GT286           |           1|        18|
|341   |mlp_GT287           |           1|        18|
|342   |mlp_GT288           |           1|        18|
|343   |mlp_GT289           |           1|        18|
|344   |mlp_GT290           |           1|        18|
|345   |mlp_GT291           |           1|        18|
|346   |mlp_GT292           |           1|        18|
|347   |mlp_GT293           |           1|        18|
|348   |mlp_GT294           |           1|        18|
|349   |mlp_GT295           |           1|        18|
|350   |mlp_GT296           |           1|        18|
|351   |mlp_GT297           |           1|        18|
|352   |mlp_GT298           |           1|        18|
|353   |mlp_GT299           |           1|        18|
|354   |mlp_GT300           |           1|        18|
|355   |mlp_GT301           |           1|        18|
|356   |mlp_GT302           |           1|        18|
|357   |mlp_GT303           |           1|        18|
|358   |mlp_GT304           |           1|        18|
|359   |mlp_GT305           |           1|        18|
|360   |mlp_GT306           |           1|        18|
|361   |mlp_GT307           |           1|        18|
|362   |mlp_GT308           |           1|        18|
|363   |mlp_GT309           |           1|        18|
|364   |mlp_GT310           |           1|        18|
|365   |mlp_GT311           |           1|        18|
|366   |mlp_GT312           |           1|        18|
|367   |mlp_GT313           |           1|        18|
|368   |mlp_GT314           |           1|        36|
|369   |mlp_GT315           |           1|        36|
|370   |mlp_GT316           |           1|        36|
|371   |mlp_GT317           |           1|        36|
|372   |mlp_GT318           |           1|        36|
|373   |mlp_GT319           |           1|        36|
|374   |mlp_GT320           |           1|        36|
|375   |mlp_GT321           |           1|        36|
|376   |mlp_GT322           |           1|        36|
|377   |mlp_GT323           |           1|        36|
|378   |mlp_GT324           |           1|        36|
|379   |mlp_GT325           |           1|        36|
|380   |mlp_GT326           |           1|        36|
|381   |mlp_GT327           |           1|        36|
|382   |mlp_GT328           |           1|        36|
|383   |mlp_GT329           |           1|        36|
|384   |mlp_GT330           |           1|        36|
|385   |mlp_GT331           |           1|        36|
|386   |mlp_GT332           |           1|        36|
|387   |mlp_GT333           |           1|        36|
|388   |mlp_GT334           |           1|        36|
|389   |mlp_GT335           |           1|        36|
|390   |mlp_GT336           |           1|        36|
|391   |mlp_GT337           |           1|        36|
|392   |mlp_GT338           |           1|        36|
|393   |mlp_GT339           |           1|        36|
|394   |mlp_GT340           |           1|        36|
|395   |mlp_GT341           |           1|        36|
|396   |mlp_GT342           |           1|        36|
|397   |mlp_GT343           |           1|        36|
|398   |mlp_GT344           |           1|        36|
|399   |mlp_GT345           |           1|        36|
|400   |mlp_GT346           |           1|        36|
|401   |mlp_GT347           |           1|        36|
|402   |mlp_GT348           |           1|        36|
|403   |mlp_GT349           |           1|        36|
|404   |mlp_GT350           |           1|        36|
|405   |mlp_GT351           |           1|        36|
|406   |mlp_GT352           |           1|        36|
|407   |mlp_GT353           |           1|        36|
|408   |mlp_GT354           |           1|        36|
|409   |mlp_GT355           |           1|        36|
|410   |mlp_GT356           |           1|        36|
|411   |mlp_GT357           |           1|        36|
|412   |mlp_GT358           |           1|        36|
|413   |mlp_GT359           |           1|        36|
|414   |mlp_GT360           |           1|        36|
|415   |mlp_GT361           |           1|        36|
|416   |mlp_GT362           |           1|        36|
|417   |mlp_GT363           |           1|        36|
|418   |mlp_GT364           |           1|        36|
|419   |mlp_GT365           |           1|        36|
|420   |mlp_GT366           |           1|        36|
|421   |mlp_GT367           |           1|        36|
|422   |mlp_GT368           |           1|        36|
|423   |mlp_GT369           |           1|        36|
|424   |mlp_GT370           |           1|        36|
|425   |mlp_GT371           |           1|        36|
|426   |mlp_GT372           |           1|        36|
|427   |mlp_GT373           |           1|        36|
|428   |mlp_GT0__3          |           1|      4766|
|429   |mlp_GT1__3          |           1|       108|
|430   |mlp_GT2             |           1|        18|
|431   |mlp_GT3__1          |           1|        18|
|432   |mlp_GT5__1          |           1|      3132|
|433   |mlp_GT6__2          |           1|        36|
|434   |mlp_GT7__3          |           1|        18|
|435   |mlp_GT8__3          |           1|        36|
|436   |mlp_GT9__3          |           1|        18|
|437   |mlp_GT10__3         |           1|        36|
|438   |mlp_GT11__3         |           1|        18|
|439   |mlp_GT12__3         |           1|        36|
|440   |mlp_GT13__3         |           1|        18|
|441   |mlp_GT14__3         |           1|        36|
|442   |mlp_GT15__3         |           1|        18|
|443   |mlp_GT16__3         |           1|        36|
|444   |mlp_GT17__3         |           1|        18|
|445   |mlp_GT18__3         |           1|        36|
|446   |mlp_GT19__3         |           1|        18|
|447   |mlp_GT20__3         |           1|        36|
|448   |mlp_GT21__3         |           1|        18|
|449   |mlp_GT22__3         |           1|        36|
|450   |mlp_GT23__3         |           1|        18|
|451   |mlp_GT24__3         |           1|        36|
|452   |mlp_GT25__3         |           1|        36|
|453   |mlp_GT26__3         |           1|        36|
|454   |mlp_GT27__2         |           1|        36|
|455   |mlp_GT28__2         |           1|        36|
|456   |mlp_GT29__2         |           1|        36|
|457   |mlp_GT30__2         |           1|        36|
|458   |mlp_GT31__2         |           1|        36|
|459   |mlp_GT32__1         |           1|        36|
|460   |mlp_GT33__1         |           1|        36|
|461   |mlp_GT34__1         |           1|        36|
|462   |mlp_GT35__1         |           1|        36|
|463   |mlp_GT36__1         |           1|        36|
|464   |mlp_GT37__1         |           1|        36|
|465   |mlp_GT38__1         |           1|        36|
|466   |mlp_GT39__1         |           1|        36|
|467   |mlp_GT40__1         |           1|       548|
|468   |mlp_GT41__1         |           1|        36|
|469   |mlp_GT42__1         |           1|        36|
|470   |mlp_GT43__1         |           1|        36|
|471   |mlp_GT44__1         |           1|        36|
|472   |mlp_GT45__1         |           1|        36|
|473   |mlp_GT46__1         |           1|        36|
|474   |mlp_GT47__1         |           1|        36|
|475   |mlp_GT48__1         |           1|        36|
|476   |mlp_GT49__1         |           1|        36|
|477   |mlp_GT50__1         |           1|        36|
|478   |mlp_GT51__1         |           1|        36|
|479   |mlp_GT52__1         |           1|        36|
|480   |mlp_GT53__1         |           1|        36|
|481   |mlp_GT54__1         |           1|        36|
|482   |mlp_GT55__1         |           1|        36|
|483   |mlp_GT56__1         |           1|        36|
|484   |mlp_GT57__1         |           1|        36|
|485   |mlp_GT58__1         |           1|        36|
|486   |mlp_GT59__1         |           1|        36|
|487   |mlp_GT60__1         |           1|        36|
|488   |mlp_GT61__1         |           1|        36|
|489   |mlp_GT62__1         |           1|        36|
|490   |mlp_GT63__1         |           1|        36|
|491   |mlp_GT64__1         |           1|        36|
|492   |mlp_GT65__1         |           1|        36|
|493   |mlp_GT66__1         |           1|        36|
|494   |mlp_GT67__1         |           1|        36|
|495   |mlp_GT68__1         |           1|        36|
|496   |mlp_GT69__1         |           1|        36|
|497   |mlp_GT70__1         |           1|        36|
|498   |mlp_GT71__1         |           1|        36|
|499   |mlp_GT72__1         |           1|        36|
|500   |mlp_GT73__1         |           1|        36|
|501   |mlp_GT74__1         |           1|        36|
|502   |mlp_GT75__1         |           1|        36|
|503   |mlp_GT76__1         |           1|        36|
|504   |mlp_GT77__1         |           1|        36|
|505   |mlp_GT78__1         |           1|        36|
|506   |mlp_GT79__1         |           1|        36|
|507   |mlp_GT80__1         |           1|        36|
|508   |mlp_GT81__1         |           1|        36|
|509   |mlp_GT82__1         |           1|        36|
|510   |mlp_GT83__1         |           1|        36|
|511   |mlp_GT84__1         |           1|        36|
|512   |mlp_GT85__1         |           1|        36|
|513   |mlp_GT86__1         |           1|        36|
|514   |mlp_GT87__1         |           1|        36|
|515   |mlp_GT88__1         |           1|        36|
|516   |mlp_GT89__1         |           1|        36|
|517   |mlp_GT90__1         |           1|        36|
|518   |mlp_GT91__1         |           1|        36|
|519   |mlp_GT92__1         |           1|        36|
|520   |mlp_GT93__1         |           1|        36|
|521   |mlp_GT94__1         |           1|        36|
|522   |mlp_GT95__1         |           1|        36|
|523   |mlp_GT96            |           1|        36|
|524   |mlp_GT97__1         |           1|        36|
|525   |mlp_GT98__1         |           1|        36|
|526   |mlp_GT99__1         |           1|        36|
|527   |mlp_GT100__1        |           1|        36|
|528   |mlp_GT101__1        |           1|        36|
|529   |mlp_GT102__1        |           1|        36|
|530   |mlp_GT103__1        |           1|        36|
|531   |mlp_GT104__1        |           1|        36|
|532   |mlp_GT105__1        |           1|        36|
|533   |mlp_GT106__1        |           1|        36|
|534   |mlp_GT107__1        |           1|        36|
|535   |mlp_GT108__1        |           1|        36|
|536   |mlp_GT109__1        |           1|        36|
|537   |mlp_GT110__1        |           1|        36|
|538   |mlp_GT111__1        |           1|        36|
|539   |mlp_GT112__1        |           1|        36|
|540   |mlp_GT113__1        |           1|        36|
|541   |mlp_GT114__1        |           1|        36|
|542   |mlp_GT115__1        |           1|        36|
|543   |mlp_GT116__1        |           1|        36|
|544   |mlp_GT117__1        |           1|        36|
|545   |mlp_GT118__1        |           1|        36|
|546   |mlp_GT119__1        |           1|        36|
|547   |mlp_GT120__1        |           1|        36|
|548   |mlp_GT121__1        |           1|        36|
|549   |mlp_GT122__1        |           1|        36|
|550   |mlp_GT123__1        |           1|        36|
|551   |mlp_GT124__1        |           1|        36|
|552   |mlp_GT125__1        |           1|        36|
|553   |mlp_GT126__1        |           1|        36|
|554   |mlp_GT127__1        |           1|        36|
|555   |mlp_GT128__1        |           1|        36|
|556   |mlp_GT129__1        |           1|        36|
|557   |mlp_GT130__1        |           1|        36|
|558   |mlp_GT131__1        |           1|        36|
|559   |mlp_GT132__1        |           1|        36|
|560   |mlp_GT133__1        |           1|        36|
|561   |mlp_GT134__1        |           1|        36|
|562   |mlp_GT135__1        |           1|        36|
|563   |mlp_GT136__1        |           1|        36|
|564   |mlp_GT137__1        |           1|        36|
|565   |mlp_GT138__1        |           1|        18|
|566   |mlp_GT139__1        |           1|        36|
|567   |mlp_GT140__1        |           1|        18|
|568   |mlp_GT141__1        |           1|        36|
|569   |mlp_GT142__1        |           1|        18|
|570   |mlp_GT143__1        |           1|        36|
|571   |mlp_GT144__1        |           1|        18|
|572   |mlp_GT145__1        |           1|        36|
|573   |mlp_GT146__1        |           1|        18|
|574   |mlp_GT147__1        |           1|        36|
|575   |mlp_GT148__1        |           1|        18|
|576   |mlp_GT149__1        |           1|        36|
|577   |mlp_GT150__1        |           1|        18|
|578   |mlp_GT151__1        |           1|        36|
|579   |mlp_GT152__1        |           1|        18|
|580   |mlp_GT153__1        |           1|        36|
|581   |mlp_GT154__1        |           1|        18|
|582   |mlp_GT155__1        |           1|        36|
|583   |mlp_GT156__1        |           1|        18|
|584   |mlp_GT157__1        |           1|        36|
|585   |mlp_GT158__1        |           1|        18|
|586   |mlp_GT159__1        |           1|        36|
|587   |mlp_GT160__1        |           1|        18|
|588   |mlp_GT161__1        |           1|        36|
|589   |mlp_GT162__1        |           1|        18|
|590   |mlp_GT163__1        |           1|        36|
|591   |mlp_GT164__1        |           1|        18|
|592   |mlp_GT165__1        |           1|        36|
|593   |mlp_GT166__1        |           1|        18|
|594   |mlp_GT167__1        |           1|        36|
|595   |mlp_GT168__1        |           1|        18|
|596   |mlp_GT169__1        |           1|        36|
|597   |mlp_GT170__1        |           1|        18|
|598   |mlp_GT171__1        |           1|        36|
|599   |mlp_GT172__1        |           1|        18|
|600   |mlp_GT173__1        |           1|        36|
|601   |mlp_GT174__1        |           1|        18|
|602   |mlp_GT175__1        |           1|        36|
|603   |mlp_GT176__1        |           1|        18|
|604   |mlp_GT177__1        |           1|        36|
|605   |mlp_GT178__1        |           1|        18|
|606   |mlp_GT179__1        |           1|        36|
|607   |mlp_GT180__1        |           1|        36|
|608   |mlp_GT181__1        |           1|        36|
|609   |mlp_GT182__1        |           1|        36|
|610   |mlp_GT183__1        |           1|        36|
|611   |mlp_GT184__1        |           1|        36|
|612   |mlp_GT185__1        |           1|        36|
|613   |mlp_GT186__1        |           1|        36|
|614   |mlp_GT187__1        |           1|        36|
|615   |mlp_GT188__1        |           1|        36|
|616   |mlp_GT189__1        |           1|        36|
|617   |mlp_GT190__1        |           1|        36|
|618   |mlp_GT191__1        |           1|        36|
|619   |mlp_GT192__1        |           1|        36|
|620   |mlp_GT193__1        |           1|        36|
|621   |mlp_GT194__1        |           1|        36|
|622   |mlp_GT195__1        |           1|        36|
|623   |mlp_GT196__1        |           1|        36|
|624   |mlp_GT197__1        |           1|        36|
|625   |mlp_GT198__1        |           1|        36|
|626   |mlp_GT199__1        |           1|        36|
|627   |mlp_GT200__1        |           1|        36|
|628   |mlp_GT201__1        |           1|        36|
|629   |mlp_GT202__1        |           1|        36|
|630   |mlp_GT203__1        |           1|        36|
|631   |mlp_GT204           |           1|        36|
|632   |mlp_GT205           |           1|        36|
|633   |mlp_GT206__1        |           1|        36|
|634   |mlp_GT207__1        |           1|        36|
|635   |mlp_GT208__1        |           1|        36|
|636   |mlp_GT209__1        |           1|        36|
|637   |mlp_GT210__1        |           1|        36|
|638   |mlp_GT211__1        |           1|        36|
|639   |mlp_GT212__1        |           1|        36|
|640   |mlp_GT213__1        |           1|        18|
|641   |mlp_GT214__1        |           1|        36|
|642   |mlp_GT215__1        |           1|        18|
|643   |mlp_GT216__1        |           1|        36|
|644   |mlp_GT217__1        |           1|        18|
|645   |mlp_GT218__1        |           1|        36|
|646   |mlp_GT219__1        |           1|        18|
|647   |mlp_GT220__1        |           1|        36|
|648   |mlp_GT221__1        |           1|        18|
|649   |mlp_GT222__1        |           1|        36|
|650   |mlp_GT223__1        |           1|        18|
|651   |mlp_GT224__1        |           1|        36|
|652   |mlp_GT225__1        |           1|        18|
|653   |mlp_GT226__1        |           1|        36|
|654   |mlp_GT227__1        |           1|        18|
|655   |mlp_GT228__1        |           1|        36|
|656   |mlp_GT229__1        |           1|        18|
|657   |mlp_GT230__1        |           1|        36|
|658   |mlp_GT231__1        |           1|        18|
|659   |mlp_GT232__1        |           1|        36|
|660   |mlp_GT233__1        |           1|        18|
|661   |mlp_GT234__1        |           1|        36|
|662   |mlp_GT235__1        |           1|        18|
|663   |mlp_GT236__1        |           1|        36|
|664   |mlp_GT237__1        |           1|        18|
|665   |mlp_GT238__1        |           1|        36|
|666   |mlp_GT239__1        |           1|        18|
|667   |mlp_GT240__1        |           1|        36|
|668   |mlp_GT241__1        |           1|        18|
|669   |mlp_GT242__1        |           1|        36|
|670   |mlp_GT243__1        |           1|        18|
|671   |mlp_GT244__1        |           1|        36|
|672   |mlp_GT245__1        |           1|        18|
|673   |mlp_GT246__1        |           1|        36|
|674   |mlp_GT247__1        |           1|        18|
|675   |mlp_GT248__1        |           1|        36|
|676   |mlp_GT249__1        |           1|        18|
|677   |mlp_GT250__1        |           1|        36|
|678   |mlp_GT251__1        |           1|        18|
|679   |mlp_GT252__1        |           1|        36|
|680   |mlp_GT253__1        |           1|        18|
|681   |mlp_GT254__1        |           1|        36|
|682   |mlp_GT255__1        |           1|        18|
|683   |mlp_GT256__1        |           1|        36|
|684   |logic__8323__GD     |           1|         1|
|685   |logic__8326__GD     |           1|         1|
|686   |logic__8330__GD     |           1|         1|
|687   |logic__8331__GD     |           1|         1|
|688   |logic__8332__GD     |           1|         1|
|689   |logic__8333__GD     |           1|         1|
|690   |logic__8334__GD     |           1|         1|
|691   |logic__8337__GD     |           1|         1|
|692   |logic__8338__GD     |           1|         1|
|693   |logic__8341__GD     |           1|         1|
|694   |partition__276__GD  |           1|        48|
|695   |partition__282__GD  |           1|        48|
|696   |partition__298__GD  |           1|        48|
|697   |mlp_GT270__1        |           1|      4943|
|698   |mlp_GT271__1        |           1|        18|
|699   |mlp_GT272__1        |           1|        18|
|700   |mlp_GT273__1        |           1|        18|
|701   |mlp_GT274__1        |           1|        18|
|702   |mlp_GT275__1        |           1|        18|
|703   |mlp_GT276__1        |           1|        18|
|704   |mlp_GT277__1        |           1|        18|
|705   |mlp_GT278__1        |           1|        18|
|706   |mlp_GT279__1        |           1|        18|
|707   |mlp_GT280__1        |           1|        18|
|708   |mlp_GT281__1        |           1|        18|
|709   |mlp_GT282__1        |           1|        18|
|710   |mlp_GT283__1        |           1|        18|
|711   |mlp_GT284__1        |           1|        18|
|712   |mlp_GT285__1        |           1|        18|
|713   |mlp_GT286__1        |           1|        18|
|714   |mlp_GT287__1        |           1|        18|
|715   |mlp_GT288__1        |           1|        18|
|716   |mlp_GT289__1        |           1|        18|
|717   |mlp_GT290__1        |           1|        18|
|718   |mlp_GT291__1        |           1|        18|
|719   |mlp_GT292__1        |           1|        18|
|720   |mlp_GT293__1        |           1|        18|
|721   |mlp_GT294__1        |           1|        18|
|722   |mlp_GT295__1        |           1|        18|
|723   |mlp_GT296__1        |           1|        18|
|724   |mlp_GT297__1        |           1|        18|
|725   |mlp_GT298__1        |           1|        18|
|726   |mlp_GT299__1        |           1|        18|
|727   |mlp_GT300__1        |           1|        18|
|728   |mlp_GT301__1        |           1|        18|
|729   |mlp_GT302__1        |           1|        18|
|730   |mlp_GT303__1        |           1|        18|
|731   |mlp_GT304__1        |           1|        18|
|732   |mlp_GT305__1        |           1|        18|
|733   |mlp_GT306__1        |           1|        18|
|734   |mlp_GT307__1        |           1|        18|
|735   |mlp_GT308__1        |           1|        18|
|736   |mlp_GT309__1        |           1|        18|
|737   |mlp_GT310__1        |           1|        18|
|738   |mlp_GT311__1        |           1|        18|
|739   |mlp_GT312__1        |           1|        18|
|740   |mlp_GT313__1        |           1|        18|
|741   |mlp_GT314__1        |           1|        18|
|742   |mlp_GT315__1        |           1|        18|
|743   |mlp_GT316__1        |           1|        18|
|744   |mlp_GT317__1        |           1|        18|
|745   |mlp_GT318__1        |           1|        18|
|746   |mlp_GT319__1        |           1|        18|
|747   |mlp_GT320__1        |           1|        18|
|748   |mlp_GT321__1        |           1|        18|
|749   |mlp_GT322__1        |           1|        18|
|750   |mlp_GT323__1        |           1|        18|
|751   |mlp_GT324__1        |           1|        18|
|752   |mlp_GT325__1        |           1|        18|
|753   |mlp_GT326__1        |           1|        18|
|754   |mlp_GT327__1        |           1|        18|
|755   |mlp_GT328__1        |           1|        18|
|756   |mlp_GT329__1        |           1|        18|
|757   |mlp_GT330__1        |           1|        18|
|758   |mlp_GT331__1        |           1|        18|
|759   |mlp_GT332__1        |           1|        18|
|760   |mlp_GT333__1        |           1|        18|
|761   |mlp_GT334__1        |           1|        18|
|762   |mlp_GT335__1        |           1|        18|
|763   |mlp_GT336__1        |           1|        18|
|764   |mlp_GT337__1        |           1|        18|
|765   |mlp_GT338__1        |           1|        18|
|766   |mlp_GT339__1        |           1|        18|
|767   |mlp_GT340__1        |           1|        18|
|768   |mlp_GT341__1        |           1|        18|
|769   |mlp_GT342__1        |           1|        18|
|770   |mlp_GT343__1        |           1|        18|
|771   |mlp_GT344__1        |           1|        18|
|772   |mlp_GT345__1        |           1|        18|
|773   |mlp_GT346__1        |           1|        18|
|774   |mlp_GT347__1        |           1|        18|
|775   |mlp_GT348__1        |           1|        18|
|776   |mlp_GT349__1        |           1|        18|
|777   |mlp_GT350__1        |           1|        18|
|778   |mlp_GT351__1        |           1|        18|
|779   |mlp_GT352__1        |           1|        18|
|780   |mlp_GT353__1        |           1|        18|
|781   |mlp_GT354__1        |           1|        18|
|782   |mlp_GT355__1        |           1|        18|
|783   |mlp_GT356__1        |           1|        18|
|784   |mlp_GT357__1        |           1|        18|
|785   |mlp_GT358__1        |           1|        18|
|786   |mlp_GT359__1        |           1|        18|
|787   |mlp_GT360__1        |           1|        18|
|788   |mlp_GT361__1        |           1|        18|
|789   |mlp_GT362__1        |           1|        18|
|790   |mlp_GT363__1        |           1|        18|
|791   |mlp_GT364__1        |           1|        18|
|792   |mlp_GT365__1        |           1|        18|
|793   |mlp_GT366__1        |           1|        18|
|794   |mlp_GT367__1        |           1|        18|
|795   |mlp_GT368__1        |           1|        18|
|796   |mlp_GT369__1        |           1|        18|
|797   |mlp_GT370__1        |           1|        18|
|798   |mlp_GT371__1        |           1|        18|
|799   |mlp_GT372__1        |           1|        18|
|800   |mlp_GT373__1        |           1|        18|
|801   |mlp_GT374           |           1|        18|
|802   |mlp_GT375           |           1|        18|
|803   |mlp_GT376           |           1|        18|
|804   |mlp_GT377           |           1|        18|
|805   |mlp_GT378           |           1|        18|
|806   |mlp_GT379           |           1|        18|
|807   |mlp_GT380           |           1|        18|
|808   |mlp_GT381           |           1|        18|
|809   |mlp_GT382           |           1|        18|
|810   |mlp_GT383           |           1|        18|
|811   |mlp_GT384           |           1|        18|
|812   |mlp_GT385           |           1|        18|
|813   |mlp_GT386           |           1|        18|
|814   |mlp_GT387           |           1|        18|
|815   |mlp_GT388           |           1|        18|
|816   |mlp_GT389           |           1|        18|
|817   |mlp_GT390           |           1|        18|
|818   |mlp_GT391           |           1|        18|
|819   |mlp_GT392           |           1|        18|
|820   |mlp_GT393           |           1|        18|
|821   |mlp_GT394           |           1|        18|
|822   |mlp_GT395           |           1|        18|
|823   |mlp_GT396           |           1|        18|
|824   |mlp_GT397           |           1|        18|
|825   |mlp_GT398           |           1|        18|
|826   |mlp_GT399           |           1|        18|
|827   |mlp_GT400           |           1|        18|
|828   |mlp_GT401           |           1|        18|
|829   |mlp_GT402           |           1|        18|
|830   |mlp_GT403           |           1|        18|
|831   |mlp_GT404           |           1|        18|
|832   |mlp_GT405           |           1|        18|
|833   |mlp_GT406           |           1|        18|
|834   |mlp_GT407           |           1|        18|
|835   |mlp_GT408           |           1|        18|
|836   |mlp_GT409           |           1|        18|
|837   |mlp_GT410           |           1|        18|
|838   |mlp_GT411           |           1|        18|
|839   |mlp_GT412           |           1|        18|
|840   |mlp_GT413           |           1|        18|
|841   |mlp_GT414           |           1|        18|
|842   |mlp_GT415           |           1|        18|
|843   |logic__8302__GD     |           1|         1|
|844   |logic__8336__GD     |           1|         1|
|845   |logic__8335__GD     |           1|         1|
|846   |logic__8291__GD     |           1|         1|
|847   |logic__8339__GD     |           1|         1|
|848   |logic__8287__GD     |           1|         1|
|849   |logic__8286__GD     |           1|         1|
|850   |logic__8289__GD     |           1|         1|
|851   |logic__8299__GD     |           1|         1|
|852   |logic__8303__GD     |           1|         1|
|853   |logic__8304__GD     |           1|         1|
|854   |logic__8305__GD     |           1|         1|
|855   |logic__8308__GD     |           1|         1|
|856   |logic__8310__GD     |           1|         1|
|857   |logic__8319__GD     |           1|         1|
|858   |logic__8320__GD     |           1|         1|
|859   |logic__8321__GD     |           1|         1|
|860   |logic__8322__GD     |           1|         1|
|861   |mlp_GT435           |           1|        18|
|862   |mlp_GT0__4          |           1|      5428|
|863   |mlp_GT1             |           1|        36|
|864   |logic__8301__GD     |           1|         1|
|865   |logic__8343__GD     |           1|         1|
|866   |mlp_GT7__4          |           1|        83|
|867   |mlp_GT2__2          |           1|      2586|
|868   |mlp_GT4__3          |           1|        25|
|869   |mlp_GT6__4          |           1|         6|
|870   |mlp_GT1__6          |           1|     11354|
|871   |mlp_GT2__3          |           1|       975|
|872   |mlp_GT3__2          |           1|         4|
|873   |fifo_w18_d2_A__359  |           1|        65|
|874   |mlp_GT0__8          |           1|     12758|
|875   |mlp_GT1__7          |           1|     17052|
|876   |mlp_GT2__4          |           1|      2291|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[4] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[6] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[5] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[26] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter1_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[8] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[7] /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_enable_reg_pp0_iter0_reg_reg /R and its slack: 214748368
Retiming high-fanout: rPin: \mvprod_layer_1_U0/ap_CS_fsm_reg[1] /R and its slack: 214748368
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance mvprod_layer_1_U0/ap_enable_reg_pp0_iter1_reg with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            mvprod_layer_1_U0/ap_enable_reg_pp0_iter1_reg_fret

INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mvprod_layer_1_U0/tmp_63_reg_37834_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mvprod_layer_1_U0/tmp_61_reg_37414_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mvprod_layer_1_U0/tmp_65_reg_38329_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mvprod_layer_1_U0/tmp_59_reg_37159_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mvprod_layer_1_U0/tmp_57_reg_34979_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mvprod_layer_1_U0/tmp_56_reg_34974_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mvprod_layer_1_U0/tmp_75_reg_40714_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mvprod_layer_1_U0/tmp_73_reg_40249_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mvprod_layer_1_U0/tmp_77_reg_41179_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mvprod_layer_1_U0/tmp_69_reg_39309_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mvprod_layer_1_U0/tmp_67_reg_38824_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mvprod_layer_1_U0/tmp_71_reg_39784_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mvprod_layer_1_U0/tmp_79_reg_41644_reg[0] )
WARNING: [Synth 8-3332] Sequential element (mvprod_layer_1_U0/tmp_56_reg_34974_reg[0]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (mvprod_layer_1_U0/tmp_57_reg_34979_reg[0]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (mvprod_layer_1_U0/tmp_59_reg_37159_reg[0]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (mvprod_layer_1_U0/tmp_67_reg_38824_reg[0]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (mvprod_layer_1_U0/tmp_75_reg_40714_reg[0]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (mvprod_layer_1_U0/tmp_61_reg_37414_reg[0]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (mvprod_layer_1_U0/tmp_63_reg_37834_reg[0]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (mvprod_layer_1_U0/tmp_65_reg_38329_reg[0]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (mvprod_layer_1_U0/tmp_69_reg_39309_reg[0]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (mvprod_layer_1_U0/tmp_71_reg_39784_reg[0]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (mvprod_layer_1_U0/tmp_73_reg_40249_reg[0]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (mvprod_layer_1_U0/tmp_77_reg_41179_reg[0]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (mvprod_layer_1_U0/tmp_79_reg_41644_reg[0]) is unused and will be removed from module mlp.
INFO: [Synth 8-5365] Flop sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[17] is being inverted and renamed to sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[17]_inv.
INFO: [Synth 8-5365] Flop sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[15] is being inverted and renamed to sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[15]_inv.
INFO: [Synth 8-5365] Flop sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[14] is being inverted and renamed to sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[14]_inv.
INFO: [Synth 8-5365] Flop sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[13] is being inverted and renamed to sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[13]_inv.
INFO: [Synth 8-5365] Flop sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[12] is being inverted and renamed to sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[12]_inv.
INFO: [Synth 8-5365] Flop sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[11] is being inverted and renamed to sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[11]_inv.
INFO: [Synth 8-5365] Flop sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[10] is being inverted and renamed to sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[10]_inv.
INFO: [Synth 8-5365] Flop sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[9] is being inverted and renamed to sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[9]_inv.
INFO: [Synth 8-5365] Flop sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[8] is being inverted and renamed to sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[8]_inv.
INFO: [Synth 8-5365] Flop sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[7] is being inverted and renamed to sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[7]_inv.
INFO: [Synth 8-5365] Flop sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[6] is being inverted and renamed to sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[6]_inv.
INFO: [Synth 8-5365] Flop sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[5] is being inverted and renamed to sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[5]_inv.
INFO: [Synth 8-5365] Flop sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[4] is being inverted and renamed to sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[4]_inv.
INFO: [Synth 8-5365] Flop sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[3] is being inverted and renamed to sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[3]_inv.
INFO: [Synth 8-5365] Flop sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[2] is being inverted and renamed to sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[2]_inv.
INFO: [Synth 8-5365] Flop sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[1] is being inverted and renamed to sigmoid_activation_L_U0/p_Val2_4_reg_282_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:15:39 ; elapsed = 00:16:42 . Memory (MB): peak = 1771.887 ; gain = 1459.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:16:00 ; elapsed = 00:17:04 . Memory (MB): peak = 1771.887 ; gain = 1459.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:16:36 ; elapsed = 00:17:41 . Memory (MB): peak = 1771.887 ; gain = 1459.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:16:37 ; elapsed = 00:17:42 . Memory (MB): peak = 1771.887 ; gain = 1459.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:17:07 ; elapsed = 00:18:12 . Memory (MB): peak = 1771.887 ; gain = 1459.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:17:07 ; elapsed = 00:18:13 . Memory (MB): peak = 1771.887 ; gain = 1459.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mlp         | mvprod_layer_1_U0/p_Val2_16_309_reg_44829_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_308_reg_44824_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_307_reg_44819_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_306_reg_44814_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_305_reg_44809_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_304_reg_44804_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_303_reg_44799_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_299_reg_44614_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_298_reg_44609_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_393_reg_46088_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_392_reg_46083_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_391_reg_46078_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_390_reg_46073_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_389_reg_46068_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_388_reg_46063_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_387_reg_46058_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_386_reg_46053_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_385_reg_46048_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_292_reg_44579_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_291_reg_44574_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_290_reg_44569_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_289_reg_44564_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_283_reg_44369_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_282_reg_44364_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_344_reg_45334_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_343_reg_45329_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_342_reg_45324_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_341_reg_45319_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_340_reg_45314_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_337_reg_45299_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_336_reg_45294_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_335_reg_45289_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_277_reg_44339_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_272_reg_44314_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_271_reg_44309_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_270_reg_44139_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_269_reg_44134_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_268_reg_44129_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_267_reg_44124_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_266_reg_44119_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_265_reg_44114_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_329_reg_45094_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_326_reg_45079_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_325_reg_45074_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_324_reg_45069_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_323_reg_45064_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_320_reg_45049_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_319_reg_45044_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_318_reg_44874_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_317_reg_44869_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_316_reg_44864_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_315_reg_44859_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_314_reg_44854_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_313_reg_44849_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_262_reg_44099_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_261_reg_44094_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_250_reg_43874_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_234_reg_43629_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_233_reg_43624_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_232_reg_43619_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_382_reg_45868_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_381_reg_45863_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_377_reg_45843_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_376_reg_45838_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_375_reg_45833_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_374_reg_45828_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_373_reg_45823_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_372_reg_45818_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_371_reg_45813_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_370_reg_45808_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_231_reg_43614_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_230_reg_43609_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_260_reg_44089_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_259_reg_44084_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_258_reg_44079_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_264_reg_44109_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_263_reg_44104_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_322_reg_45059_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_321_reg_45054_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_328_reg_45089_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_327_reg_45084_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_276_reg_44334_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_275_reg_44329_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_274_reg_44324_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_273_reg_44319_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_339_reg_45309_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_338_reg_45304_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_312_reg_44844_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_311_reg_44839_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_310_reg_44834_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_384_reg_46043_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_383_reg_46038_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_206_reg_43159_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_205_reg_43154_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_334_reg_45119_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_333_reg_45114_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_332_reg_45109_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_331_reg_45104_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_330_reg_45099_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_350_reg_45364_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_288_reg_44559_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_287_reg_44554_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_286_reg_44384_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_285_reg_44379_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_284_reg_44374_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_395_reg_46098_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_394_reg_46093_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_302_reg_44629_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_301_reg_44624_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_300_reg_44619_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_238_reg_43649_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_237_reg_43644_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_236_reg_43639_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_235_reg_43634_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_366_reg_45619_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_365_reg_45614_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_364_reg_45609_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_363_reg_45604_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_362_reg_45599_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_361_reg_45594_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_380_reg_45858_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_379_reg_45853_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_378_reg_45848_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_222_reg_43404_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_221_reg_43399_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_220_reg_43394_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_219_reg_43389_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_218_reg_43384_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_217_reg_43379_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_257_reg_44074_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_256_reg_44069_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_255_reg_44064_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_254_reg_43894_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_253_reg_43889_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_210_reg_43344_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_209_reg_43339_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_208_reg_43334_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_207_reg_43329_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_346_reg_45344_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_345_reg_45339_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_398_reg_46113_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_397_reg_46108_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_396_reg_46103_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_249_reg_43869_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_248_reg_43864_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_247_reg_43859_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_246_reg_43854_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_245_reg_43849_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_244_reg_43844_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_243_reg_43839_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_242_reg_43834_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_229_reg_43604_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_228_reg_43599_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_227_reg_43594_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_226_reg_43589_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_225_reg_43584_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_224_reg_43579_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_223_reg_43574_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_216_reg_43374_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_215_reg_43369_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_214_reg_43364_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_213_reg_43359_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_212_reg_43354_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_211_reg_43349_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_281_reg_44359_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_280_reg_44354_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_279_reg_44349_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_278_reg_44344_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_297_reg_44604_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_296_reg_44599_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_295_reg_44594_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_294_reg_44589_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_293_reg_44584_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_360_reg_45589_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_359_reg_45584_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_358_reg_45579_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_357_reg_45574_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_356_reg_45569_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_355_reg_45564_pp0_iter6_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_354_reg_45559_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_353_reg_45554_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_352_reg_45549_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_351_reg_45544_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_241_reg_43829_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_240_reg_43824_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_239_reg_43819_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_252_reg_43884_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_251_reg_43879_pp0_iter4_reg_reg[35] | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_369_reg_45803_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_368_reg_45798_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_367_reg_45793_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_161_reg_39629_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_160_reg_39159_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_159_reg_39154_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_158_reg_38674_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_157_reg_38669_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_156_reg_38179_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_155_reg_38174_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_348_reg_45354_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_349_reg_45359_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_347_reg_45349_pp0_iter5_reg_reg[35] | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_183_reg_38699_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_184_reg_38704_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_162_reg_39634_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_188_reg_39664_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_187_reg_39659_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_166_reg_40574_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_192_reg_40604_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_191_reg_40599_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_165_reg_40569_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_170_reg_41504_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_196_reg_41534_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_195_reg_41529_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_169_reg_41499_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_174_reg_42424_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_200_reg_42454_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_199_reg_42449_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_173_reg_42419_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_178_reg_43034_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_204_reg_43064_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_203_reg_43059_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_177_reg_43029_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_176_reg_42729_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_202_reg_42759_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_201_reg_42754_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_175_reg_42724_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_172_reg_41969_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_198_reg_41999_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_197_reg_41994_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_171_reg_41964_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_168_reg_41039_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_194_reg_41069_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_193_reg_41064_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_167_reg_41034_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_164_reg_40109_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_190_reg_40139_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_189_reg_40134_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_163_reg_40104_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_185_reg_39184_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_186_reg_39189_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_181_reg_38204_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_182_reg_38209_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_180_reg_43149_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_179_reg_43144_pp0_iter3_reg_reg[35] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|mlp         | mvprod_layer_1_U0/m1_reg_12813_pp0_iter6_reg_reg[4]             | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|mlp         | mvprod_layer_1_U0/tmp_reg_45784_pp0_iter6_reg_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mlp         | mvprod_layer_1_U0/p_Val2_16_399_reg_46133_pp0_iter7_reg_reg[35] | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
+------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  2169|
|2     |DSP48E1   |    12|
|3     |DSP48E1_1 |     2|
|4     |DSP48E1_2 |     2|
|5     |DSP48E1_3 |     4|
|6     |LUT1      |   503|
|7     |LUT2      |  9351|
|8     |LUT3      |  7945|
|9     |LUT4      |  6222|
|10    |LUT5      |  8609|
|11    |LUT6      |  6325|
|12    |RAM16X1D  |    72|
|13    |RAM32M    |     6|
|14    |RAM64M    |    12|
|15    |SRL16E    |  4171|
|16    |FDRE      | 66308|
|17    |FDSE      |   813|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------------------------------+------------------------------------+-------+
|      |Instance                                          |Module                              |Cells  |
+------+--------------------------------------------------+------------------------------------+-------+
|1     |top                                               |                                    | 112526|
|2     |  Block_arrayctor_loop_U0                         |Block_arrayctor_loop                |      5|
|3     |  L1_activ_V_U                                    |mlp_L1_no_activ_V                   |     37|
|4     |    mlp_L1_no_activ_V_memcore_U                   |mlp_L1_no_activ_V_memcore_866       |     24|
|5     |      mlp_L1_no_activ_V_memcore_ram_U             |mlp_L1_no_activ_V_memcore_ram_867   |     24|
|6     |  L1_no_activ_V_U                                 |mlp_L1_no_activ_V_0                 |     37|
|7     |    mlp_L1_no_activ_V_memcore_U                   |mlp_L1_no_activ_V_memcore           |     24|
|8     |      mlp_L1_no_activ_V_memcore_ram_U             |mlp_L1_no_activ_V_memcore_ram       |     24|
|9     |  L2_bias_added_V_U                               |mlp_L2_bias_added_V                 |    304|
|10    |    \gen_buffer[0].mlp_L2_bias_added_V_memcore_U  |mlp_L2_bias_added_V_memcore         |    127|
|11    |      mlp_L2_bias_added_V_memcore_ram_U           |mlp_L2_bias_added_V_memcore_ram_865 |    127|
|12    |    \gen_buffer[1].mlp_L2_bias_added_V_memcore_U  |mlp_L2_bias_added_V_memcore_864     |    164|
|13    |      mlp_L2_bias_added_V_memcore_ram_U           |mlp_L2_bias_added_V_memcore_ram     |    164|
|14    |  L2_out_V_U                                      |mlp_L2_out_V                        |     31|
|15    |    mlp_L2_out_V_memcore_U                        |mlp_L2_out_V_memcore_862            |     21|
|16    |      mlp_L2_out_V_memcore_ram_U                  |mlp_L2_out_V_memcore_ram_863        |     21|
|17    |  L2_out_activ_V_U                                |mlp_L2_out_V_1                      |     40|
|18    |    mlp_L2_out_V_memcore_U                        |mlp_L2_out_V_memcore                |     30|
|19    |      mlp_L2_out_V_memcore_ram_U                  |mlp_L2_out_V_memcore_ram            |     30|
|20    |  add_bias_pre_L1_U0                              |add_bias_pre_L1                     |   7681|
|21    |  add_bias_pre_L2_U0                              |add_bias_pre_L2                     |     46|
|22    |  bias_added_0_10_V_U                             |fifo_w18_d2_A                       |     65|
|23    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_861          |     55|
|24    |  bias_added_0_11_V_U                             |fifo_w18_d2_A_2                     |     68|
|25    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_860          |     55|
|26    |  bias_added_0_12_V_U                             |fifo_w18_d2_A_3                     |     65|
|27    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_859          |     55|
|28    |  bias_added_0_13_V_U                             |fifo_w18_d2_A_4                     |     65|
|29    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_858          |     55|
|30    |  bias_added_0_14_V_U                             |fifo_w18_d2_A_5                     |     64|
|31    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_857          |     55|
|32    |  bias_added_0_15_V_U                             |fifo_w18_d2_A_6                     |     65|
|33    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_856          |     55|
|34    |  bias_added_0_16_V_U                             |fifo_w18_d2_A_7                     |     65|
|35    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_855          |     55|
|36    |  bias_added_0_17_V_U                             |fifo_w18_d2_A_8                     |     65|
|37    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_854          |     55|
|38    |  bias_added_0_18_V_U                             |fifo_w18_d2_A_9                     |     64|
|39    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_853          |     55|
|40    |  bias_added_0_19_V_U                             |fifo_w18_d2_A_10                    |     66|
|41    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_852          |     55|
|42    |  bias_added_0_1_V_U                              |fifo_w18_d2_A_11                    |     66|
|43    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_851          |     55|
|44    |  bias_added_0_20_V_U                             |fifo_w18_d2_A_12                    |     65|
|45    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_850          |     55|
|46    |  bias_added_0_21_V_U                             |fifo_w18_d2_A_13                    |     64|
|47    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_849          |     55|
|48    |  bias_added_0_22_V_U                             |fifo_w18_d2_A_14                    |     64|
|49    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_848          |     55|
|50    |  bias_added_0_23_V_U                             |fifo_w18_d2_A_15                    |     66|
|51    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_847          |     55|
|52    |  bias_added_0_24_V_U                             |fifo_w18_d2_A_16                    |     64|
|53    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_846          |     55|
|54    |  bias_added_0_25_V_U                             |fifo_w18_d2_A_17                    |     64|
|55    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_845          |     55|
|56    |  bias_added_0_2_V_U                              |fifo_w18_d2_A_18                    |     66|
|57    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_844          |     55|
|58    |  bias_added_0_3_V_U                              |fifo_w18_d2_A_19                    |     65|
|59    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_843          |     55|
|60    |  bias_added_0_4_V_U                              |fifo_w18_d2_A_20                    |     64|
|61    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_842          |     55|
|62    |  bias_added_0_5_V_U                              |fifo_w18_d2_A_21                    |     65|
|63    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_841          |     55|
|64    |  bias_added_0_6_V_U                              |fifo_w18_d2_A_22                    |     64|
|65    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_840          |     55|
|66    |  bias_added_0_7_V_U                              |fifo_w18_d2_A_23                    |     66|
|67    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_839          |     55|
|68    |  bias_added_0_8_V_U                              |fifo_w18_d2_A_24                    |     64|
|69    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_838          |     55|
|70    |  bias_added_0_9_V_U                              |fifo_w18_d2_A_25                    |     64|
|71    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_837          |     55|
|72    |  bias_added_10_0_V_U                             |fifo_w18_d2_A_26                    |     65|
|73    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_836          |     55|
|74    |  bias_added_10_10_V_U                            |fifo_w18_d2_A_27                    |     66|
|75    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_835          |     55|
|76    |  bias_added_10_11_V_U                            |fifo_w18_d2_A_28                    |     65|
|77    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_834          |     55|
|78    |  bias_added_10_12_V_U                            |fifo_w18_d2_A_29                    |     65|
|79    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_833          |     55|
|80    |  bias_added_10_13_V_U                            |fifo_w18_d2_A_30                    |     66|
|81    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_832          |     55|
|82    |  bias_added_10_14_V_U                            |fifo_w18_d2_A_31                    |     66|
|83    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_831          |     55|
|84    |  bias_added_10_15_V_U                            |fifo_w18_d2_A_32                    |     68|
|85    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_830          |     55|
|86    |  bias_added_10_16_V_U                            |fifo_w18_d2_A_33                    |     65|
|87    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_829          |     55|
|88    |  bias_added_10_17_V_U                            |fifo_w18_d2_A_34                    |     66|
|89    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_828          |     55|
|90    |  bias_added_10_18_V_U                            |fifo_w18_d2_A_35                    |     67|
|91    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_827          |     55|
|92    |  bias_added_10_19_V_U                            |fifo_w18_d2_A_36                    |     66|
|93    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_826          |     55|
|94    |  bias_added_10_1_V_U                             |fifo_w18_d2_A_37                    |     65|
|95    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_825          |     55|
|96    |  bias_added_10_20_V_U                            |fifo_w18_d2_A_38                    |     65|
|97    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_824          |     55|
|98    |  bias_added_10_21_V_U                            |fifo_w18_d2_A_39                    |     65|
|99    |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_823          |     55|
|100   |  bias_added_10_22_V_U                            |fifo_w18_d2_A_40                    |     66|
|101   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_822          |     55|
|102   |  bias_added_10_23_V_U                            |fifo_w18_d2_A_41                    |     65|
|103   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_821          |     55|
|104   |  bias_added_10_24_V_U                            |fifo_w18_d2_A_42                    |     66|
|105   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_820          |     55|
|106   |  bias_added_10_25_V_U                            |fifo_w18_d2_A_43                    |     65|
|107   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_819          |     55|
|108   |  bias_added_10_2_V_U                             |fifo_w18_d2_A_44                    |     66|
|109   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_818          |     55|
|110   |  bias_added_10_3_V_U                             |fifo_w18_d2_A_45                    |     66|
|111   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_817          |     55|
|112   |  bias_added_10_4_V_U                             |fifo_w18_d2_A_46                    |     65|
|113   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_816          |     55|
|114   |  bias_added_10_5_V_U                             |fifo_w18_d2_A_47                    |     67|
|115   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_815          |     55|
|116   |  bias_added_10_6_V_U                             |fifo_w18_d2_A_48                    |     65|
|117   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_814          |     55|
|118   |  bias_added_10_7_V_U                             |fifo_w18_d2_A_49                    |     65|
|119   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_813          |     55|
|120   |  bias_added_10_8_V_U                             |fifo_w18_d2_A_50                    |     66|
|121   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_812          |     55|
|122   |  bias_added_10_9_V_U                             |fifo_w18_d2_A_51                    |     67|
|123   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_811          |     55|
|124   |  bias_added_11_0_V_U                             |fifo_w18_d2_A_52                    |     64|
|125   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_810          |     55|
|126   |  bias_added_11_10_V_U                            |fifo_w18_d2_A_53                    |     65|
|127   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_809          |     55|
|128   |  bias_added_11_11_V_U                            |fifo_w18_d2_A_54                    |     65|
|129   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_808          |     55|
|130   |  bias_added_11_12_V_U                            |fifo_w18_d2_A_55                    |     65|
|131   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_807          |     55|
|132   |  bias_added_11_13_V_U                            |fifo_w18_d2_A_56                    |     64|
|133   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_806          |     54|
|134   |  bias_added_11_14_V_U                            |fifo_w18_d2_A_57                    |     65|
|135   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_805          |     55|
|136   |  bias_added_11_15_V_U                            |fifo_w18_d2_A_58                    |     66|
|137   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_804          |     55|
|138   |  bias_added_11_16_V_U                            |fifo_w18_d2_A_59                    |     66|
|139   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_803          |     55|
|140   |  bias_added_11_17_V_U                            |fifo_w18_d2_A_60                    |     64|
|141   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_802          |     55|
|142   |  bias_added_11_18_V_U                            |fifo_w18_d2_A_61                    |     66|
|143   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_801          |     55|
|144   |  bias_added_11_19_V_U                            |fifo_w18_d2_A_62                    |     65|
|145   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_800          |     55|
|146   |  bias_added_11_1_V_U                             |fifo_w18_d2_A_63                    |     66|
|147   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_799          |     55|
|148   |  bias_added_11_20_V_U                            |fifo_w18_d2_A_64                    |     67|
|149   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_798          |     55|
|150   |  bias_added_11_21_V_U                            |fifo_w18_d2_A_65                    |     65|
|151   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_797          |     55|
|152   |  bias_added_11_22_V_U                            |fifo_w18_d2_A_66                    |     65|
|153   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_796          |     55|
|154   |  bias_added_11_23_V_U                            |fifo_w18_d2_A_67                    |     65|
|155   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_795          |     55|
|156   |  bias_added_11_24_V_U                            |fifo_w18_d2_A_68                    |     65|
|157   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_794          |     55|
|158   |  bias_added_11_25_V_U                            |fifo_w18_d2_A_69                    |     64|
|159   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_793          |     55|
|160   |  bias_added_11_2_V_U                             |fifo_w18_d2_A_70                    |     64|
|161   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_792          |     55|
|162   |  bias_added_11_3_V_U                             |fifo_w18_d2_A_71                    |     65|
|163   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_791          |     55|
|164   |  bias_added_11_4_V_U                             |fifo_w18_d2_A_72                    |     64|
|165   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_790          |     55|
|166   |  bias_added_11_5_V_U                             |fifo_w18_d2_A_73                    |     64|
|167   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_789          |     55|
|168   |  bias_added_11_6_V_U                             |fifo_w18_d2_A_74                    |     66|
|169   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_788          |     55|
|170   |  bias_added_11_7_V_U                             |fifo_w18_d2_A_75                    |     64|
|171   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_787          |     55|
|172   |  bias_added_11_8_V_U                             |fifo_w18_d2_A_76                    |     63|
|173   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_786          |     54|
|174   |  bias_added_11_9_V_U                             |fifo_w18_d2_A_77                    |     66|
|175   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_785          |     55|
|176   |  bias_added_12_0_V_U                             |fifo_w18_d2_A_78                    |     66|
|177   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_784          |     55|
|178   |  bias_added_12_10_V_U                            |fifo_w18_d2_A_79                    |     64|
|179   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_783          |     55|
|180   |  bias_added_12_11_V_U                            |fifo_w18_d2_A_80                    |     65|
|181   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_782          |     55|
|182   |  bias_added_12_12_V_U                            |fifo_w18_d2_A_81                    |     65|
|183   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_781          |     55|
|184   |  bias_added_12_13_V_U                            |fifo_w18_d2_A_82                    |     64|
|185   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_780          |     55|
|186   |  bias_added_12_14_V_U                            |fifo_w18_d2_A_83                    |     65|
|187   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_779          |     55|
|188   |  bias_added_12_15_V_U                            |fifo_w18_d2_A_84                    |     64|
|189   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_778          |     55|
|190   |  bias_added_12_16_V_U                            |fifo_w18_d2_A_85                    |     64|
|191   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_777          |     55|
|192   |  bias_added_12_17_V_U                            |fifo_w18_d2_A_86                    |     65|
|193   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_776          |     55|
|194   |  bias_added_12_18_V_U                            |fifo_w18_d2_A_87                    |     65|
|195   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_775          |     55|
|196   |  bias_added_12_19_V_U                            |fifo_w18_d2_A_88                    |     64|
|197   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_774          |     55|
|198   |  bias_added_12_1_V_U                             |fifo_w18_d2_A_89                    |     63|
|199   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_773          |     54|
|200   |  bias_added_12_20_V_U                            |fifo_w18_d2_A_90                    |     66|
|201   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_772          |     55|
|202   |  bias_added_12_21_V_U                            |fifo_w18_d2_A_91                    |     65|
|203   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_771          |     55|
|204   |  bias_added_12_22_V_U                            |fifo_w18_d2_A_92                    |     66|
|205   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_770          |     55|
|206   |  bias_added_12_23_V_U                            |fifo_w18_d2_A_93                    |     64|
|207   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_769          |     55|
|208   |  bias_added_12_24_V_U                            |fifo_w18_d2_A_94                    |     65|
|209   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_768          |     55|
|210   |  bias_added_12_25_V_U                            |fifo_w18_d2_A_95                    |     65|
|211   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_767          |     55|
|212   |  bias_added_12_2_V_U                             |fifo_w18_d2_A_96                    |     65|
|213   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_766          |     55|
|214   |  bias_added_12_3_V_U                             |fifo_w18_d2_A_97                    |     65|
|215   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_765          |     55|
|216   |  bias_added_12_4_V_U                             |fifo_w18_d2_A_98                    |     66|
|217   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_764          |     55|
|218   |  bias_added_12_5_V_U                             |fifo_w18_d2_A_99                    |     66|
|219   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_763          |     55|
|220   |  bias_added_12_6_V_U                             |fifo_w18_d2_A_100                   |     64|
|221   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_762          |     55|
|222   |  bias_added_12_7_V_U                             |fifo_w18_d2_A_101                   |     64|
|223   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_761          |     55|
|224   |  bias_added_12_8_V_U                             |fifo_w18_d2_A_102                   |     65|
|225   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_760          |     55|
|226   |  bias_added_12_9_V_U                             |fifo_w18_d2_A_103                   |     66|
|227   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_759          |     55|
|228   |  bias_added_13_0_V_U                             |fifo_w18_d2_A_104                   |     65|
|229   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_758          |     55|
|230   |  bias_added_13_10_V_U                            |fifo_w18_d2_A_105                   |     65|
|231   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_757          |     55|
|232   |  bias_added_13_11_V_U                            |fifo_w18_d2_A_106                   |     65|
|233   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_756          |     55|
|234   |  bias_added_13_12_V_U                            |fifo_w18_d2_A_107                   |     71|
|235   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_755          |     55|
|236   |  bias_added_13_13_V_U                            |fifo_w18_d2_A_108                   |     64|
|237   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_754          |     55|
|238   |  bias_added_13_14_V_U                            |fifo_w18_d2_A_109                   |     64|
|239   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_753          |     55|
|240   |  bias_added_13_15_V_U                            |fifo_w18_d2_A_110                   |     68|
|241   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_752          |     55|
|242   |  bias_added_13_16_V_U                            |fifo_w18_d2_A_111                   |     66|
|243   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_751          |     55|
|244   |  bias_added_13_17_V_U                            |fifo_w18_d2_A_112                   |     65|
|245   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_750          |     55|
|246   |  bias_added_13_18_V_U                            |fifo_w18_d2_A_113                   |     65|
|247   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_749          |     55|
|248   |  bias_added_13_19_V_U                            |fifo_w18_d2_A_114                   |     67|
|249   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_748          |     55|
|250   |  bias_added_13_1_V_U                             |fifo_w18_d2_A_115                   |     65|
|251   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_747          |     55|
|252   |  bias_added_13_20_V_U                            |fifo_w18_d2_A_116                   |     65|
|253   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_746          |     55|
|254   |  bias_added_13_21_V_U                            |fifo_w18_d2_A_117                   |     65|
|255   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_745          |     55|
|256   |  bias_added_13_22_V_U                            |fifo_w18_d2_A_118                   |     65|
|257   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_744          |     55|
|258   |  bias_added_13_23_V_U                            |fifo_w18_d2_A_119                   |     65|
|259   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_743          |     55|
|260   |  bias_added_13_24_V_U                            |fifo_w18_d2_A_120                   |     65|
|261   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_742          |     55|
|262   |  bias_added_13_25_V_U                            |fifo_w18_d2_A_121                   |     65|
|263   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_741          |     55|
|264   |  bias_added_13_2_V_U                             |fifo_w18_d2_A_122                   |     65|
|265   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_740          |     55|
|266   |  bias_added_13_3_V_U                             |fifo_w18_d2_A_123                   |     65|
|267   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_739          |     55|
|268   |  bias_added_13_4_V_U                             |fifo_w18_d2_A_124                   |     66|
|269   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_738          |     55|
|270   |  bias_added_13_5_V_U                             |fifo_w18_d2_A_125                   |     68|
|271   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_737          |     55|
|272   |  bias_added_13_6_V_U                             |fifo_w18_d2_A_126                   |     66|
|273   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_736          |     55|
|274   |  bias_added_13_7_V_U                             |fifo_w18_d2_A_127                   |     66|
|275   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_735          |     55|
|276   |  bias_added_13_8_V_U                             |fifo_w18_d2_A_128                   |     65|
|277   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_734          |     55|
|278   |  bias_added_13_9_V_U                             |fifo_w18_d2_A_129                   |     67|
|279   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_733          |     55|
|280   |  bias_added_14_0_V_U                             |fifo_w18_d2_A_130                   |     67|
|281   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_732          |     55|
|282   |  bias_added_14_10_V_U                            |fifo_w18_d2_A_131                   |     65|
|283   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_731          |     55|
|284   |  bias_added_14_11_V_U                            |fifo_w18_d2_A_132                   |     66|
|285   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_730          |     55|
|286   |  bias_added_14_12_V_U                            |fifo_w18_d2_A_133                   |     63|
|287   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_729          |     54|
|288   |  bias_added_14_13_V_U                            |fifo_w18_d2_A_134                   |     65|
|289   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_728          |     55|
|290   |  bias_added_14_14_V_U                            |fifo_w18_d2_A_135                   |     66|
|291   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_727          |     55|
|292   |  bias_added_14_15_V_U                            |fifo_w18_d2_A_136                   |     65|
|293   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_726          |     55|
|294   |  bias_added_14_16_V_U                            |fifo_w18_d2_A_137                   |     65|
|295   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_725          |     55|
|296   |  bias_added_14_17_V_U                            |fifo_w18_d2_A_138                   |     68|
|297   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_724          |     55|
|298   |  bias_added_14_18_V_U                            |fifo_w18_d2_A_139                   |     65|
|299   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_723          |     55|
|300   |  bias_added_14_19_V_U                            |fifo_w18_d2_A_140                   |     66|
|301   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_722          |     55|
|302   |  bias_added_14_1_V_U                             |fifo_w18_d2_A_141                   |     65|
|303   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_721          |     55|
|304   |  bias_added_14_20_V_U                            |fifo_w18_d2_A_142                   |     65|
|305   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_720          |     55|
|306   |  bias_added_14_21_V_U                            |fifo_w18_d2_A_143                   |     66|
|307   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_719          |     55|
|308   |  bias_added_14_22_V_U                            |fifo_w18_d2_A_144                   |     65|
|309   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_718          |     55|
|310   |  bias_added_14_23_V_U                            |fifo_w18_d2_A_145                   |     66|
|311   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_717          |     55|
|312   |  bias_added_14_24_V_U                            |fifo_w18_d2_A_146                   |     65|
|313   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_716          |     55|
|314   |  bias_added_14_25_V_U                            |fifo_w18_d2_A_147                   |     65|
|315   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_715          |     55|
|316   |  bias_added_14_2_V_U                             |fifo_w18_d2_A_148                   |     65|
|317   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_714          |     55|
|318   |  bias_added_14_3_V_U                             |fifo_w18_d2_A_149                   |     65|
|319   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_713          |     55|
|320   |  bias_added_14_4_V_U                             |fifo_w18_d2_A_150                   |     68|
|321   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_712          |     55|
|322   |  bias_added_14_5_V_U                             |fifo_w18_d2_A_151                   |     65|
|323   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_711          |     55|
|324   |  bias_added_14_6_V_U                             |fifo_w18_d2_A_152                   |     66|
|325   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_710          |     55|
|326   |  bias_added_14_7_V_U                             |fifo_w18_d2_A_153                   |     67|
|327   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_709          |     55|
|328   |  bias_added_14_8_V_U                             |fifo_w18_d2_A_154                   |     66|
|329   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_708          |     55|
|330   |  bias_added_14_9_V_U                             |fifo_w18_d2_A_155                   |     65|
|331   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_707          |     55|
|332   |  bias_added_15_0_V_U                             |fifo_w18_d2_A_156                   |     66|
|333   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_706          |     55|
|334   |  bias_added_15_10_V_U                            |fifo_w18_d2_A_157                   |     65|
|335   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_705          |     55|
|336   |  bias_added_15_1_V_U                             |fifo_w18_d2_A_158                   |     65|
|337   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_704          |     55|
|338   |  bias_added_15_2_V_U                             |fifo_w18_d2_A_159                   |     65|
|339   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_703          |     55|
|340   |  bias_added_15_3_V_U                             |fifo_w18_d2_A_160                   |     66|
|341   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_702          |     55|
|342   |  bias_added_15_4_V_U                             |fifo_w18_d2_A_161                   |     66|
|343   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_701          |     55|
|344   |  bias_added_15_5_V_U                             |fifo_w18_d2_A_162                   |     65|
|345   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_700          |     55|
|346   |  bias_added_15_6_V_U                             |fifo_w18_d2_A_163                   |     63|
|347   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_699          |     54|
|348   |  bias_added_15_7_V_U                             |fifo_w18_d2_A_164                   |     66|
|349   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_698          |     55|
|350   |  bias_added_15_8_V_U                             |fifo_w18_d2_A_165                   |     65|
|351   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_697          |     55|
|352   |  bias_added_15_9_V_U                             |fifo_w18_d2_A_166                   |     65|
|353   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_696          |     55|
|354   |  bias_added_1_0_V_U                              |fifo_w18_d2_A_167                   |     66|
|355   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_695          |     55|
|356   |  bias_added_1_10_V_U                             |fifo_w18_d2_A_168                   |     65|
|357   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_694          |     55|
|358   |  bias_added_1_11_V_U                             |fifo_w18_d2_A_169                   |     65|
|359   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_693          |     55|
|360   |  bias_added_1_12_V_U                             |fifo_w18_d2_A_170                   |     65|
|361   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_692          |     55|
|362   |  bias_added_1_13_V_U                             |fifo_w18_d2_A_171                   |     65|
|363   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_691          |     55|
|364   |  bias_added_1_14_V_U                             |fifo_w18_d2_A_172                   |     65|
|365   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_690          |     55|
|366   |  bias_added_1_15_V_U                             |fifo_w18_d2_A_173                   |     65|
|367   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_689          |     55|
|368   |  bias_added_1_16_V_U                             |fifo_w18_d2_A_174                   |     66|
|369   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_688          |     55|
|370   |  bias_added_1_17_V_U                             |fifo_w18_d2_A_175                   |     67|
|371   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_687          |     55|
|372   |  bias_added_1_18_V_U                             |fifo_w18_d2_A_176                   |     67|
|373   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_686          |     55|
|374   |  bias_added_1_19_V_U                             |fifo_w18_d2_A_177                   |     65|
|375   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_685          |     55|
|376   |  bias_added_1_1_V_U                              |fifo_w18_d2_A_178                   |     67|
|377   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_684          |     55|
|378   |  bias_added_1_20_V_U                             |fifo_w18_d2_A_179                   |     66|
|379   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_683          |     55|
|380   |  bias_added_1_21_V_U                             |fifo_w18_d2_A_180                   |     67|
|381   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_682          |     55|
|382   |  bias_added_1_22_V_U                             |fifo_w18_d2_A_181                   |     66|
|383   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_681          |     55|
|384   |  bias_added_1_23_V_U                             |fifo_w18_d2_A_182                   |     65|
|385   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_680          |     55|
|386   |  bias_added_1_24_V_U                             |fifo_w18_d2_A_183                   |     66|
|387   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_679          |     55|
|388   |  bias_added_1_25_V_U                             |fifo_w18_d2_A_184                   |     66|
|389   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_678          |     55|
|390   |  bias_added_1_2_V_U                              |fifo_w18_d2_A_185                   |     65|
|391   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_677          |     55|
|392   |  bias_added_1_3_V_U                              |fifo_w18_d2_A_186                   |     65|
|393   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_676          |     55|
|394   |  bias_added_1_4_V_U                              |fifo_w18_d2_A_187                   |     67|
|395   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_675          |     55|
|396   |  bias_added_1_5_V_U                              |fifo_w18_d2_A_188                   |     66|
|397   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_674          |     55|
|398   |  bias_added_1_6_V_U                              |fifo_w18_d2_A_189                   |     68|
|399   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_673          |     55|
|400   |  bias_added_1_7_V_U                              |fifo_w18_d2_A_190                   |     65|
|401   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_672          |     55|
|402   |  bias_added_1_8_V_U                              |fifo_w18_d2_A_191                   |     67|
|403   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_671          |     55|
|404   |  bias_added_1_9_V_U                              |fifo_w18_d2_A_192                   |     66|
|405   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_670          |     55|
|406   |  bias_added_2_0_V_U                              |fifo_w18_d2_A_193                   |     68|
|407   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_669          |     55|
|408   |  bias_added_2_10_V_U                             |fifo_w18_d2_A_194                   |     65|
|409   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_668          |     55|
|410   |  bias_added_2_11_V_U                             |fifo_w18_d2_A_195                   |     66|
|411   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_667          |     55|
|412   |  bias_added_2_12_V_U                             |fifo_w18_d2_A_196                   |     66|
|413   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_666          |     55|
|414   |  bias_added_2_13_V_U                             |fifo_w18_d2_A_197                   |     65|
|415   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_665          |     55|
|416   |  bias_added_2_14_V_U                             |fifo_w18_d2_A_198                   |     66|
|417   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_664          |     55|
|418   |  bias_added_2_15_V_U                             |fifo_w18_d2_A_199                   |     66|
|419   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_663          |     55|
|420   |  bias_added_2_16_V_U                             |fifo_w18_d2_A_200                   |     66|
|421   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_662          |     55|
|422   |  bias_added_2_17_V_U                             |fifo_w18_d2_A_201                   |     66|
|423   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_661          |     55|
|424   |  bias_added_2_18_V_U                             |fifo_w18_d2_A_202                   |     65|
|425   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_660          |     55|
|426   |  bias_added_2_19_V_U                             |fifo_w18_d2_A_203                   |     67|
|427   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_659          |     55|
|428   |  bias_added_2_1_V_U                              |fifo_w18_d2_A_204                   |     66|
|429   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_658          |     55|
|430   |  bias_added_2_20_V_U                             |fifo_w18_d2_A_205                   |     68|
|431   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_657          |     55|
|432   |  bias_added_2_21_V_U                             |fifo_w18_d2_A_206                   |     65|
|433   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_656          |     55|
|434   |  bias_added_2_22_V_U                             |fifo_w18_d2_A_207                   |     65|
|435   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_655          |     55|
|436   |  bias_added_2_23_V_U                             |fifo_w18_d2_A_208                   |     65|
|437   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_654          |     55|
|438   |  bias_added_2_24_V_U                             |fifo_w18_d2_A_209                   |     66|
|439   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_653          |     55|
|440   |  bias_added_2_25_V_U                             |fifo_w18_d2_A_210                   |     65|
|441   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_652          |     55|
|442   |  bias_added_2_2_V_U                              |fifo_w18_d2_A_211                   |     65|
|443   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_651          |     55|
|444   |  bias_added_2_3_V_U                              |fifo_w18_d2_A_212                   |     66|
|445   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_650          |     55|
|446   |  bias_added_2_4_V_U                              |fifo_w18_d2_A_213                   |     66|
|447   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_649          |     55|
|448   |  bias_added_2_5_V_U                              |fifo_w18_d2_A_214                   |     65|
|449   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_648          |     55|
|450   |  bias_added_2_6_V_U                              |fifo_w18_d2_A_215                   |     67|
|451   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_647          |     55|
|452   |  bias_added_2_7_V_U                              |fifo_w18_d2_A_216                   |     66|
|453   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_646          |     55|
|454   |  bias_added_2_8_V_U                              |fifo_w18_d2_A_217                   |     66|
|455   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_645          |     55|
|456   |  bias_added_2_9_V_U                              |fifo_w18_d2_A_218                   |     65|
|457   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_644          |     55|
|458   |  bias_added_3_0_V_U                              |fifo_w18_d2_A_219                   |     65|
|459   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_643          |     55|
|460   |  bias_added_3_10_V_U                             |fifo_w18_d2_A_220                   |     64|
|461   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_642          |     55|
|462   |  bias_added_3_11_V_U                             |fifo_w18_d2_A_221                   |     65|
|463   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_641          |     55|
|464   |  bias_added_3_12_V_U                             |fifo_w18_d2_A_222                   |     66|
|465   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_640          |     55|
|466   |  bias_added_3_13_V_U                             |fifo_w18_d2_A_223                   |     67|
|467   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_639          |     55|
|468   |  bias_added_3_14_V_U                             |fifo_w18_d2_A_224                   |     66|
|469   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_638          |     55|
|470   |  bias_added_3_15_V_U                             |fifo_w18_d2_A_225                   |     65|
|471   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_637          |     55|
|472   |  bias_added_3_16_V_U                             |fifo_w18_d2_A_226                   |     66|
|473   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_636          |     55|
|474   |  bias_added_3_17_V_U                             |fifo_w18_d2_A_227                   |     66|
|475   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_635          |     55|
|476   |  bias_added_3_18_V_U                             |fifo_w18_d2_A_228                   |     68|
|477   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_634          |     55|
|478   |  bias_added_3_19_V_U                             |fifo_w18_d2_A_229                   |     65|
|479   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_633          |     55|
|480   |  bias_added_3_1_V_U                              |fifo_w18_d2_A_230                   |     67|
|481   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_632          |     55|
|482   |  bias_added_3_20_V_U                             |fifo_w18_d2_A_231                   |     67|
|483   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_631          |     55|
|484   |  bias_added_3_21_V_U                             |fifo_w18_d2_A_232                   |     66|
|485   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_630          |     55|
|486   |  bias_added_3_22_V_U                             |fifo_w18_d2_A_233                   |     67|
|487   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_629          |     55|
|488   |  bias_added_3_23_V_U                             |fifo_w18_d2_A_234                   |     65|
|489   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_628          |     55|
|490   |  bias_added_3_24_V_U                             |fifo_w18_d2_A_235                   |     66|
|491   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_627          |     55|
|492   |  bias_added_3_25_V_U                             |fifo_w18_d2_A_236                   |     65|
|493   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_626          |     55|
|494   |  bias_added_3_2_V_U                              |fifo_w18_d2_A_237                   |     65|
|495   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_625          |     55|
|496   |  bias_added_3_3_V_U                              |fifo_w18_d2_A_238                   |     66|
|497   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_624          |     55|
|498   |  bias_added_3_4_V_U                              |fifo_w18_d2_A_239                   |     67|
|499   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_623          |     55|
|500   |  bias_added_3_5_V_U                              |fifo_w18_d2_A_240                   |     65|
|501   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_622          |     55|
|502   |  bias_added_3_6_V_U                              |fifo_w18_d2_A_241                   |     67|
|503   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_621          |     55|
|504   |  bias_added_3_7_V_U                              |fifo_w18_d2_A_242                   |     67|
|505   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_620          |     55|
|506   |  bias_added_3_8_V_U                              |fifo_w18_d2_A_243                   |     66|
|507   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_619          |     55|
|508   |  bias_added_3_9_V_U                              |fifo_w18_d2_A_244                   |     65|
|509   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_618          |     55|
|510   |  bias_added_4_0_V_U                              |fifo_w18_d2_A_245                   |     66|
|511   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_617          |     55|
|512   |  bias_added_4_10_V_U                             |fifo_w18_d2_A_246                   |     66|
|513   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_616          |     55|
|514   |  bias_added_4_11_V_U                             |fifo_w18_d2_A_247                   |     65|
|515   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_615          |     55|
|516   |  bias_added_4_12_V_U                             |fifo_w18_d2_A_248                   |     65|
|517   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_614          |     55|
|518   |  bias_added_4_13_V_U                             |fifo_w18_d2_A_249                   |     65|
|519   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_613          |     55|
|520   |  bias_added_4_14_V_U                             |fifo_w18_d2_A_250                   |     66|
|521   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_612          |     55|
|522   |  bias_added_4_15_V_U                             |fifo_w18_d2_A_251                   |     65|
|523   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_611          |     55|
|524   |  bias_added_4_16_V_U                             |fifo_w18_d2_A_252                   |     67|
|525   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_610          |     55|
|526   |  bias_added_4_17_V_U                             |fifo_w18_d2_A_253                   |     66|
|527   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_609          |     55|
|528   |  bias_added_4_18_V_U                             |fifo_w18_d2_A_254                   |     65|
|529   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_608          |     55|
|530   |  bias_added_4_19_V_U                             |fifo_w18_d2_A_255                   |     66|
|531   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_607          |     55|
|532   |  bias_added_4_1_V_U                              |fifo_w18_d2_A_256                   |     65|
|533   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_606          |     55|
|534   |  bias_added_4_20_V_U                             |fifo_w18_d2_A_257                   |     66|
|535   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_605          |     55|
|536   |  bias_added_4_21_V_U                             |fifo_w18_d2_A_258                   |     66|
|537   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_604          |     55|
|538   |  bias_added_4_22_V_U                             |fifo_w18_d2_A_259                   |     66|
|539   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_603          |     55|
|540   |  bias_added_4_23_V_U                             |fifo_w18_d2_A_260                   |     64|
|541   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_602          |     55|
|542   |  bias_added_4_24_V_U                             |fifo_w18_d2_A_261                   |     66|
|543   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_601          |     55|
|544   |  bias_added_4_25_V_U                             |fifo_w18_d2_A_262                   |     65|
|545   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_600          |     55|
|546   |  bias_added_4_2_V_U                              |fifo_w18_d2_A_263                   |     65|
|547   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_599          |     55|
|548   |  bias_added_4_3_V_U                              |fifo_w18_d2_A_264                   |     66|
|549   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_598          |     55|
|550   |  bias_added_4_4_V_U                              |fifo_w18_d2_A_265                   |     66|
|551   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_597          |     55|
|552   |  bias_added_4_5_V_U                              |fifo_w18_d2_A_266                   |     65|
|553   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_596          |     55|
|554   |  bias_added_4_6_V_U                              |fifo_w18_d2_A_267                   |     65|
|555   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_595          |     55|
|556   |  bias_added_4_7_V_U                              |fifo_w18_d2_A_268                   |     67|
|557   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_594          |     55|
|558   |  bias_added_4_8_V_U                              |fifo_w18_d2_A_269                   |     65|
|559   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_593          |     55|
|560   |  bias_added_4_9_V_U                              |fifo_w18_d2_A_270                   |     65|
|561   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_592          |     55|
|562   |  bias_added_5_0_V_U                              |fifo_w18_d2_A_271                   |     66|
|563   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_591          |     55|
|564   |  bias_added_5_10_V_U                             |fifo_w18_d2_A_272                   |     65|
|565   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_590          |     55|
|566   |  bias_added_5_11_V_U                             |fifo_w18_d2_A_273                   |     66|
|567   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_589          |     55|
|568   |  bias_added_5_12_V_U                             |fifo_w18_d2_A_274                   |     65|
|569   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_588          |     55|
|570   |  bias_added_5_13_V_U                             |fifo_w18_d2_A_275                   |     66|
|571   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_587          |     55|
|572   |  bias_added_5_14_V_U                             |fifo_w18_d2_A_276                   |     65|
|573   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_586          |     55|
|574   |  bias_added_5_15_V_U                             |fifo_w18_d2_A_277                   |     66|
|575   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_585          |     55|
|576   |  bias_added_5_16_V_U                             |fifo_w18_d2_A_278                   |     67|
|577   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_584          |     55|
|578   |  bias_added_5_17_V_U                             |fifo_w18_d2_A_279                   |     66|
|579   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_583          |     55|
|580   |  bias_added_5_18_V_U                             |fifo_w18_d2_A_280                   |     66|
|581   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_582          |     55|
|582   |  bias_added_5_19_V_U                             |fifo_w18_d2_A_281                   |     65|
|583   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_581          |     55|
|584   |  bias_added_5_1_V_U                              |fifo_w18_d2_A_282                   |     65|
|585   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_580          |     55|
|586   |  bias_added_5_20_V_U                             |fifo_w18_d2_A_283                   |     66|
|587   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_579          |     55|
|588   |  bias_added_5_21_V_U                             |fifo_w18_d2_A_284                   |     66|
|589   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_578          |     55|
|590   |  bias_added_5_22_V_U                             |fifo_w18_d2_A_285                   |     67|
|591   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_577          |     55|
|592   |  bias_added_5_23_V_U                             |fifo_w18_d2_A_286                   |     66|
|593   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_576          |     55|
|594   |  bias_added_5_24_V_U                             |fifo_w18_d2_A_287                   |     65|
|595   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_575          |     55|
|596   |  bias_added_5_25_V_U                             |fifo_w18_d2_A_288                   |     65|
|597   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_574          |     55|
|598   |  bias_added_5_2_V_U                              |fifo_w18_d2_A_289                   |     66|
|599   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_573          |     55|
|600   |  bias_added_5_3_V_U                              |fifo_w18_d2_A_290                   |     64|
|601   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_572          |     55|
|602   |  bias_added_5_4_V_U                              |fifo_w18_d2_A_291                   |     65|
|603   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_571          |     55|
|604   |  bias_added_5_5_V_U                              |fifo_w18_d2_A_292                   |     66|
|605   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_570          |     55|
|606   |  bias_added_5_6_V_U                              |fifo_w18_d2_A_293                   |     66|
|607   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_569          |     55|
|608   |  bias_added_5_7_V_U                              |fifo_w18_d2_A_294                   |     64|
|609   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_568          |     55|
|610   |  bias_added_5_8_V_U                              |fifo_w18_d2_A_295                   |     65|
|611   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_567          |     55|
|612   |  bias_added_5_9_V_U                              |fifo_w18_d2_A_296                   |     66|
|613   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_566          |     55|
|614   |  bias_added_6_0_V_U                              |fifo_w18_d2_A_297                   |     67|
|615   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_565          |     55|
|616   |  bias_added_6_10_V_U                             |fifo_w18_d2_A_298                   |     65|
|617   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_564          |     55|
|618   |  bias_added_6_11_V_U                             |fifo_w18_d2_A_299                   |     66|
|619   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_563          |     55|
|620   |  bias_added_6_12_V_U                             |fifo_w18_d2_A_300                   |     68|
|621   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_562          |     55|
|622   |  bias_added_6_13_V_U                             |fifo_w18_d2_A_301                   |     65|
|623   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_561          |     55|
|624   |  bias_added_6_14_V_U                             |fifo_w18_d2_A_302                   |     67|
|625   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_560          |     55|
|626   |  bias_added_6_15_V_U                             |fifo_w18_d2_A_303                   |     66|
|627   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_559          |     55|
|628   |  bias_added_6_16_V_U                             |fifo_w18_d2_A_304                   |     65|
|629   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_558          |     55|
|630   |  bias_added_6_17_V_U                             |fifo_w18_d2_A_305                   |     66|
|631   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_557          |     55|
|632   |  bias_added_6_18_V_U                             |fifo_w18_d2_A_306                   |     67|
|633   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_556          |     55|
|634   |  bias_added_6_19_V_U                             |fifo_w18_d2_A_307                   |     65|
|635   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_555          |     55|
|636   |  bias_added_6_1_V_U                              |fifo_w18_d2_A_308                   |     65|
|637   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_554          |     55|
|638   |  bias_added_6_20_V_U                             |fifo_w18_d2_A_309                   |     66|
|639   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_553          |     55|
|640   |  bias_added_6_21_V_U                             |fifo_w18_d2_A_310                   |     65|
|641   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_552          |     55|
|642   |  bias_added_6_22_V_U                             |fifo_w18_d2_A_311                   |     66|
|643   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_551          |     55|
|644   |  bias_added_6_23_V_U                             |fifo_w18_d2_A_312                   |     65|
|645   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_550          |     55|
|646   |  bias_added_6_24_V_U                             |fifo_w18_d2_A_313                   |     65|
|647   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_549          |     55|
|648   |  bias_added_6_25_V_U                             |fifo_w18_d2_A_314                   |     65|
|649   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_548          |     55|
|650   |  bias_added_6_2_V_U                              |fifo_w18_d2_A_315                   |     65|
|651   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_547          |     55|
|652   |  bias_added_6_3_V_U                              |fifo_w18_d2_A_316                   |     70|
|653   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_546          |     55|
|654   |  bias_added_6_4_V_U                              |fifo_w18_d2_A_317                   |     66|
|655   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_545          |     55|
|656   |  bias_added_6_5_V_U                              |fifo_w18_d2_A_318                   |     66|
|657   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_544          |     55|
|658   |  bias_added_6_6_V_U                              |fifo_w18_d2_A_319                   |     65|
|659   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_543          |     55|
|660   |  bias_added_6_7_V_U                              |fifo_w18_d2_A_320                   |     66|
|661   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_542          |     55|
|662   |  bias_added_6_8_V_U                              |fifo_w18_d2_A_321                   |     65|
|663   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_541          |     55|
|664   |  bias_added_6_9_V_U                              |fifo_w18_d2_A_322                   |     65|
|665   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_540          |     55|
|666   |  bias_added_7_0_V_U                              |fifo_w18_d2_A_323                   |     66|
|667   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_539          |     55|
|668   |  bias_added_7_10_V_U                             |fifo_w18_d2_A_324                   |     65|
|669   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_538          |     55|
|670   |  bias_added_7_11_V_U                             |fifo_w18_d2_A_325                   |     65|
|671   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_537          |     55|
|672   |  bias_added_7_12_V_U                             |fifo_w18_d2_A_326                   |     65|
|673   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_536          |     55|
|674   |  bias_added_7_13_V_U                             |fifo_w18_d2_A_327                   |     66|
|675   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_535          |     55|
|676   |  bias_added_7_14_V_U                             |fifo_w18_d2_A_328                   |     66|
|677   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_534          |     55|
|678   |  bias_added_7_15_V_U                             |fifo_w18_d2_A_329                   |     65|
|679   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_533          |     55|
|680   |  bias_added_7_16_V_U                             |fifo_w18_d2_A_330                   |     65|
|681   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_532          |     55|
|682   |  bias_added_7_17_V_U                             |fifo_w18_d2_A_331                   |     65|
|683   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_531          |     55|
|684   |  bias_added_7_18_V_U                             |fifo_w18_d2_A_332                   |     65|
|685   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_530          |     55|
|686   |  bias_added_7_19_V_U                             |fifo_w18_d2_A_333                   |     65|
|687   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_529          |     55|
|688   |  bias_added_7_1_V_U                              |fifo_w18_d2_A_334                   |     67|
|689   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_528          |     55|
|690   |  bias_added_7_20_V_U                             |fifo_w18_d2_A_335                   |     65|
|691   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_527          |     55|
|692   |  bias_added_7_21_V_U                             |fifo_w18_d2_A_336                   |     66|
|693   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_526          |     55|
|694   |  bias_added_7_22_V_U                             |fifo_w18_d2_A_337                   |     65|
|695   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_525          |     55|
|696   |  bias_added_7_23_V_U                             |fifo_w18_d2_A_338                   |     66|
|697   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_524          |     55|
|698   |  bias_added_7_24_V_U                             |fifo_w18_d2_A_339                   |     65|
|699   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_523          |     55|
|700   |  bias_added_7_25_V_U                             |fifo_w18_d2_A_340                   |     65|
|701   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_522          |     55|
|702   |  bias_added_7_2_V_U                              |fifo_w18_d2_A_341                   |     66|
|703   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_521          |     55|
|704   |  bias_added_7_3_V_U                              |fifo_w18_d2_A_342                   |     66|
|705   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_520          |     55|
|706   |  bias_added_7_4_V_U                              |fifo_w18_d2_A_343                   |     65|
|707   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_519          |     55|
|708   |  bias_added_7_5_V_U                              |fifo_w18_d2_A_344                   |     65|
|709   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_518          |     55|
|710   |  bias_added_7_6_V_U                              |fifo_w18_d2_A_345                   |     65|
|711   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_517          |     55|
|712   |  bias_added_7_7_V_U                              |fifo_w18_d2_A_346                   |     68|
|713   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_516          |     55|
|714   |  bias_added_7_8_V_U                              |fifo_w18_d2_A_347                   |     65|
|715   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_515          |     55|
|716   |  bias_added_7_9_V_U                              |fifo_w18_d2_A_348                   |     66|
|717   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_514          |     55|
|718   |  bias_added_8_0_V_U                              |fifo_w18_d2_A_349                   |     65|
|719   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_513          |     55|
|720   |  bias_added_8_10_V_U                             |fifo_w18_d2_A_350                   |     65|
|721   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_512          |     55|
|722   |  bias_added_8_11_V_U                             |fifo_w18_d2_A_351                   |     66|
|723   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_511          |     55|
|724   |  bias_added_8_12_V_U                             |fifo_w18_d2_A_352                   |     65|
|725   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_510          |     55|
|726   |  bias_added_8_13_V_U                             |fifo_w18_d2_A_353                   |     65|
|727   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_509          |     55|
|728   |  bias_added_8_14_V_U                             |fifo_w18_d2_A_354                   |     65|
|729   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_508          |     55|
|730   |  bias_added_8_15_V_U                             |fifo_w18_d2_A_355                   |     65|
|731   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_507          |     55|
|732   |  bias_added_8_16_V_U                             |fifo_w18_d2_A_356                   |     67|
|733   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_506          |     55|
|734   |  bias_added_8_17_V_U                             |fifo_w18_d2_A_357                   |     65|
|735   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_505          |     55|
|736   |  bias_added_8_18_V_U                             |fifo_w18_d2_A_358                   |     67|
|737   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_504          |     55|
|738   |  bias_added_8_19_V_U                             |fifo_w18_d2_A_359                   |     65|
|739   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_503          |     55|
|740   |  bias_added_8_1_V_U                              |fifo_w18_d2_A_360                   |     66|
|741   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_502          |     55|
|742   |  bias_added_8_20_V_U                             |fifo_w18_d2_A_361                   |     65|
|743   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_501          |     55|
|744   |  bias_added_8_21_V_U                             |fifo_w18_d2_A_362                   |     65|
|745   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_500          |     55|
|746   |  bias_added_8_22_V_U                             |fifo_w18_d2_A_363                   |     65|
|747   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_499          |     55|
|748   |  bias_added_8_23_V_U                             |fifo_w18_d2_A_364                   |     66|
|749   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_498          |     55|
|750   |  bias_added_8_24_V_U                             |fifo_w18_d2_A_365                   |     65|
|751   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_497          |     55|
|752   |  bias_added_8_25_V_U                             |fifo_w18_d2_A_366                   |     66|
|753   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_496          |     55|
|754   |  bias_added_8_2_V_U                              |fifo_w18_d2_A_367                   |     66|
|755   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_495          |     55|
|756   |  bias_added_8_3_V_U                              |fifo_w18_d2_A_368                   |     65|
|757   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_494          |     55|
|758   |  bias_added_8_4_V_U                              |fifo_w18_d2_A_369                   |     65|
|759   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_493          |     55|
|760   |  bias_added_8_5_V_U                              |fifo_w18_d2_A_370                   |     65|
|761   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_492          |     55|
|762   |  bias_added_8_6_V_U                              |fifo_w18_d2_A_371                   |     65|
|763   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_491          |     55|
|764   |  bias_added_8_7_V_U                              |fifo_w18_d2_A_372                   |     67|
|765   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_490          |     55|
|766   |  bias_added_8_8_V_U                              |fifo_w18_d2_A_373                   |     65|
|767   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_489          |     55|
|768   |  bias_added_8_9_V_U                              |fifo_w18_d2_A_374                   |     65|
|769   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_488          |     55|
|770   |  bias_added_9_0_V_U                              |fifo_w18_d2_A_375                   |     66|
|771   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_487          |     55|
|772   |  bias_added_9_10_V_U                             |fifo_w18_d2_A_376                   |     66|
|773   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_486          |     55|
|774   |  bias_added_9_11_V_U                             |fifo_w18_d2_A_377                   |     66|
|775   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_485          |     55|
|776   |  bias_added_9_12_V_U                             |fifo_w18_d2_A_378                   |     65|
|777   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_484          |     55|
|778   |  bias_added_9_13_V_U                             |fifo_w18_d2_A_379                   |     66|
|779   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_483          |     55|
|780   |  bias_added_9_14_V_U                             |fifo_w18_d2_A_380                   |     66|
|781   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_482          |     55|
|782   |  bias_added_9_15_V_U                             |fifo_w18_d2_A_381                   |     66|
|783   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_481          |     55|
|784   |  bias_added_9_16_V_U                             |fifo_w18_d2_A_382                   |     66|
|785   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_480          |     55|
|786   |  bias_added_9_17_V_U                             |fifo_w18_d2_A_383                   |     65|
|787   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_479          |     55|
|788   |  bias_added_9_18_V_U                             |fifo_w18_d2_A_384                   |     66|
|789   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_478          |     55|
|790   |  bias_added_9_19_V_U                             |fifo_w18_d2_A_385                   |     66|
|791   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_477          |     55|
|792   |  bias_added_9_1_V_U                              |fifo_w18_d2_A_386                   |     66|
|793   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_476          |     55|
|794   |  bias_added_9_20_V_U                             |fifo_w18_d2_A_387                   |     65|
|795   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_475          |     55|
|796   |  bias_added_9_21_V_U                             |fifo_w18_d2_A_388                   |     65|
|797   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_474          |     55|
|798   |  bias_added_9_22_V_U                             |fifo_w18_d2_A_389                   |     66|
|799   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_473          |     55|
|800   |  bias_added_9_23_V_U                             |fifo_w18_d2_A_390                   |     65|
|801   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_472          |     55|
|802   |  bias_added_9_24_V_U                             |fifo_w18_d2_A_391                   |     67|
|803   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_471          |     55|
|804   |  bias_added_9_25_V_U                             |fifo_w18_d2_A_392                   |     65|
|805   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_470          |     55|
|806   |  bias_added_9_2_V_U                              |fifo_w18_d2_A_393                   |     65|
|807   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_469          |     55|
|808   |  bias_added_9_3_V_U                              |fifo_w18_d2_A_394                   |     66|
|809   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_468          |     55|
|810   |  bias_added_9_4_V_U                              |fifo_w18_d2_A_395                   |     65|
|811   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_467          |     55|
|812   |  bias_added_9_5_V_U                              |fifo_w18_d2_A_396                   |     66|
|813   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_466          |     55|
|814   |  bias_added_9_6_V_U                              |fifo_w18_d2_A_397                   |     65|
|815   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_465          |     55|
|816   |  bias_added_9_7_V_U                              |fifo_w18_d2_A_398                   |     65|
|817   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_464          |     55|
|818   |  bias_added_9_8_V_U                              |fifo_w18_d2_A_399                   |     65|
|819   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg_463          |     55|
|820   |  bias_added_9_9_V_U                              |fifo_w18_d2_A_400                   |     66|
|821   |    U_fifo_w18_d2_A_ram                           |fifo_w18_d2_A_shiftReg              |     55|
|822   |  classify_U0                                     |classify                            |     68|
|823   |  digit_U                                         |fifo_w32_d2_A                       |     25|
|824   |    U_fifo_w32_d2_A_ram                           |fifo_w32_d2_A_shiftReg_462          |     17|
|825   |  digit_load_loc_chann_U                          |fifo_w32_d2_A_401                   |     28|
|826   |    U_fifo_w32_d2_A_ram                           |fifo_w32_d2_A_shiftReg              |     17|
|827   |  mvprod_layer_1_U0                               |mvprod_layer_1                      |  75257|
|828   |    mlp_mul_18s_18s_3bkb_U17                      |mlp_mul_18s_18s_3bkb                |    325|
|829   |      mlp_mul_18s_18s_3bkb_MulnS_0_U              |mlp_mul_18s_18s_3bkb_MulnS_0_461    |    325|
|830   |    mlp_mul_18s_18s_3bkb_U18                      |mlp_mul_18s_18s_3bkb_432            |    327|
|831   |      mlp_mul_18s_18s_3bkb_MulnS_0_U              |mlp_mul_18s_18s_3bkb_MulnS_0_460    |    327|
|832   |    mlp_mul_18s_18s_3bkb_U19                      |mlp_mul_18s_18s_3bkb_433            |    325|
|833   |      mlp_mul_18s_18s_3bkb_MulnS_0_U              |mlp_mul_18s_18s_3bkb_MulnS_0_459    |    325|
|834   |    mlp_mul_18s_18s_3bkb_U20                      |mlp_mul_18s_18s_3bkb_434            |    325|
|835   |      mlp_mul_18s_18s_3bkb_MulnS_0_U              |mlp_mul_18s_18s_3bkb_MulnS_0_458    |    325|
|836   |    mlp_mul_18s_18s_3bkb_U21                      |mlp_mul_18s_18s_3bkb_435            |    327|
|837   |      mlp_mul_18s_18s_3bkb_MulnS_0_U              |mlp_mul_18s_18s_3bkb_MulnS_0_457    |    327|
|838   |    mlp_mul_18s_18s_3bkb_U22                      |mlp_mul_18s_18s_3bkb_436            |    325|
|839   |      mlp_mul_18s_18s_3bkb_MulnS_0_U              |mlp_mul_18s_18s_3bkb_MulnS_0_456    |    325|
|840   |    mlp_mul_18s_18s_3bkb_U23                      |mlp_mul_18s_18s_3bkb_437            |    327|
|841   |      mlp_mul_18s_18s_3bkb_MulnS_0_U              |mlp_mul_18s_18s_3bkb_MulnS_0_455    |    327|
|842   |    mlp_mul_18s_18s_3bkb_U24                      |mlp_mul_18s_18s_3bkb_438            |    353|
|843   |      mlp_mul_18s_18s_3bkb_MulnS_0_U              |mlp_mul_18s_18s_3bkb_MulnS_0_454    |    353|
|844   |    mlp_mul_18s_18s_3bkb_U25                      |mlp_mul_18s_18s_3bkb_439            |    325|
|845   |      mlp_mul_18s_18s_3bkb_MulnS_0_U              |mlp_mul_18s_18s_3bkb_MulnS_0_453    |    325|
|846   |    mlp_mul_18s_18s_3bkb_U26                      |mlp_mul_18s_18s_3bkb_440            |    331|
|847   |      mlp_mul_18s_18s_3bkb_MulnS_0_U              |mlp_mul_18s_18s_3bkb_MulnS_0_452    |    331|
|848   |    mlp_mul_18s_18s_3bkb_U27                      |mlp_mul_18s_18s_3bkb_441            |    336|
|849   |      mlp_mul_18s_18s_3bkb_MulnS_0_U              |mlp_mul_18s_18s_3bkb_MulnS_0_451    |    336|
|850   |    mlp_mul_18s_18s_3bkb_U28                      |mlp_mul_18s_18s_3bkb_442            |    326|
|851   |      mlp_mul_18s_18s_3bkb_MulnS_0_U              |mlp_mul_18s_18s_3bkb_MulnS_0_450    |    326|
|852   |    mlp_mul_18s_18s_3bkb_U29                      |mlp_mul_18s_18s_3bkb_443            |    325|
|853   |      mlp_mul_18s_18s_3bkb_MulnS_0_U              |mlp_mul_18s_18s_3bkb_MulnS_0_449    |    325|
|854   |    mlp_mul_18s_18s_3bkb_U30                      |mlp_mul_18s_18s_3bkb_444            |    327|
|855   |      mlp_mul_18s_18s_3bkb_MulnS_0_U              |mlp_mul_18s_18s_3bkb_MulnS_0_448    |    327|
|856   |    mlp_mul_18s_18s_3bkb_U31                      |mlp_mul_18s_18s_3bkb_445            |    326|
|857   |      mlp_mul_18s_18s_3bkb_MulnS_0_U              |mlp_mul_18s_18s_3bkb_MulnS_0_447    |    326|
|858   |    mlp_mul_18s_18s_3bkb_U32                      |mlp_mul_18s_18s_3bkb_446            |    364|
|859   |      mlp_mul_18s_18s_3bkb_MulnS_0_U              |mlp_mul_18s_18s_3bkb_MulnS_0        |    364|
|860   |  mvprod_layer_2_U0                               |mvprod_layer_2                      |   1857|
|861   |    mlp_mul_18s_18s_3dEe_U458                     |mlp_mul_18s_18s_3dEe                |     21|
|862   |      mlp_mul_18s_18s_3dEe_MulnS_1_U              |mlp_mul_18s_18s_3dEe_MulnS_1_431    |     21|
|863   |    mlp_mul_18s_18s_3dEe_U459                     |mlp_mul_18s_18s_3dEe_402            |     23|
|864   |      mlp_mul_18s_18s_3dEe_MulnS_1_U              |mlp_mul_18s_18s_3dEe_MulnS_1_430    |     23|
|865   |    mlp_mul_18s_18s_3dEe_U460                     |mlp_mul_18s_18s_3dEe_403            |     20|
|866   |      mlp_mul_18s_18s_3dEe_MulnS_1_U              |mlp_mul_18s_18s_3dEe_MulnS_1_429    |     20|
|867   |    mlp_mul_18s_18s_3dEe_U461                     |mlp_mul_18s_18s_3dEe_404            |     20|
|868   |      mlp_mul_18s_18s_3dEe_MulnS_1_U              |mlp_mul_18s_18s_3dEe_MulnS_1_428    |     20|
|869   |    mlp_mul_18s_18s_3dEe_U462                     |mlp_mul_18s_18s_3dEe_405            |     19|
|870   |      mlp_mul_18s_18s_3dEe_MulnS_1_U              |mlp_mul_18s_18s_3dEe_MulnS_1_427    |     19|
|871   |    mlp_mul_18s_18s_3dEe_U463                     |mlp_mul_18s_18s_3dEe_406            |     19|
|872   |      mlp_mul_18s_18s_3dEe_MulnS_1_U              |mlp_mul_18s_18s_3dEe_MulnS_1_426    |     19|
|873   |    mlp_mul_18s_18s_3dEe_U464                     |mlp_mul_18s_18s_3dEe_407            |     19|
|874   |      mlp_mul_18s_18s_3dEe_MulnS_1_U              |mlp_mul_18s_18s_3dEe_MulnS_1_425    |     19|
|875   |    mlp_mul_18s_18s_3dEe_U465                     |mlp_mul_18s_18s_3dEe_408            |     19|
|876   |      mlp_mul_18s_18s_3dEe_MulnS_1_U              |mlp_mul_18s_18s_3dEe_MulnS_1_424    |     19|
|877   |    mlp_mul_18s_18s_3dEe_U466                     |mlp_mul_18s_18s_3dEe_409            |     20|
|878   |      mlp_mul_18s_18s_3dEe_MulnS_1_U              |mlp_mul_18s_18s_3dEe_MulnS_1_423    |     20|
|879   |    mlp_mul_18s_18s_3dEe_U467                     |mlp_mul_18s_18s_3dEe_410            |     19|
|880   |      mlp_mul_18s_18s_3dEe_MulnS_1_U              |mlp_mul_18s_18s_3dEe_MulnS_1_422    |     19|
|881   |    mlp_mul_18s_18s_3dEe_U468                     |mlp_mul_18s_18s_3dEe_411            |     20|
|882   |      mlp_mul_18s_18s_3dEe_MulnS_1_U              |mlp_mul_18s_18s_3dEe_MulnS_1_421    |     20|
|883   |    mlp_mul_18s_18s_3dEe_U469                     |mlp_mul_18s_18s_3dEe_412            |     20|
|884   |      mlp_mul_18s_18s_3dEe_MulnS_1_U              |mlp_mul_18s_18s_3dEe_MulnS_1_420    |     20|
|885   |    mlp_mul_18s_18s_3dEe_U470                     |mlp_mul_18s_18s_3dEe_413            |     20|
|886   |      mlp_mul_18s_18s_3dEe_MulnS_1_U              |mlp_mul_18s_18s_3dEe_MulnS_1_419    |     20|
|887   |    mlp_mul_18s_18s_3dEe_U471                     |mlp_mul_18s_18s_3dEe_414            |     19|
|888   |      mlp_mul_18s_18s_3dEe_MulnS_1_U              |mlp_mul_18s_18s_3dEe_MulnS_1_418    |     19|
|889   |    mlp_mul_18s_18s_3dEe_U472                     |mlp_mul_18s_18s_3dEe_415            |     19|
|890   |      mlp_mul_18s_18s_3dEe_MulnS_1_U              |mlp_mul_18s_18s_3dEe_MulnS_1_417    |     19|
|891   |    mlp_mul_18s_18s_3dEe_U473                     |mlp_mul_18s_18s_3dEe_416            |     20|
|892   |      mlp_mul_18s_18s_3dEe_MulnS_1_U              |mlp_mul_18s_18s_3dEe_MulnS_1        |     20|
|893   |  p_src_mlp_cpp_lin_U0                            |p_src_mlp_cpp_lin                   |      4|
|894   |  sigmoid_activation_L_1_U0                       |sigmoid_activation_L_1              |    247|
|895   |  sigmoid_activation_L_U0                         |sigmoid_activation_L                |    250|
+------+--------------------------------------------------+------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:17:07 ; elapsed = 00:18:13 . Memory (MB): peak = 1771.887 ; gain = 1459.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1323 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:16:15 ; elapsed = 00:17:38 . Memory (MB): peak = 1771.887 ; gain = 762.551
Synthesis Optimization Complete : Time (s): cpu = 00:17:08 ; elapsed = 00:18:14 . Memory (MB): peak = 1771.887 ; gain = 1459.695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2279 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 72 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
261 Infos, 185 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:17:37 ; elapsed = 00:18:44 . Memory (MB): peak = 1771.887 ; gain = 1472.703
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/assignment3/mlp/impl/mlp/high_throughput/impl/verilog/project.runs/synth_1/mlp.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1771.887 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mlp_utilization_synth.rpt -pb mlp_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1771.887 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Oct 27 20:59:26 2019...
