--- a/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
+++ b/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
@@ -355,6 +355,9 @@
 #define QCA953X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL		BIT(21)
 #define QCA953X_PLL_CLK_CTRL_AHBCLK_FROM_DDRPLL		BIT(24)
 
+#define QCA953X_PLL_USB_REFCLK_FREQ_SEL_SHIFT	8
+#define QCA953X_PLL_USB_REFCLK_FREQ_SEL_MASK	0xf00
+
 #define QCA955X_PLL_CPU_CONFIG_REG		0x00
 #define QCA955X_PLL_DDR_CONFIG_REG		0x04
 #define QCA955X_PLL_CLK_CTRL_REG		0x08
@@ -477,6 +480,7 @@
 #define QCA953X_RESET_REG_RESET_MODULE		0x1c
 #define QCA953X_RESET_REG_BOOTSTRAP		0xb0
 #define QCA953X_RESET_REG_PCIE_WMAC_INT_STATUS	0xac
+#define QCA953X_RESET_REG_CLKGAT		0xc0
 
 #define QCA955X_RESET_REG_RESET_MODULE		0x1c
 #define QCA955X_RESET_REG_BOOTSTRAP		0xb0
