Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun 30 00:00:52 2024
| Host         : fabrizio-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ImageElaborationSystem_timing_summary_routed.rpt -pb ImageElaborationSystem_timing_summary_routed.pb -rpx ImageElaborationSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : ImageElaborationSystem
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.634        0.000                      0                   23        0.215        0.000                      0                   23        3.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
IE_FO_CC_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
IE_FO_CC_clk        1.634        0.000                      0                   23        0.215        0.000                      0                   23        3.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        IE_FO_CC_clk                
(none)                      IE_FO_CC_clk  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  IE_FO_CC_clk
  To Clock:  IE_FO_CC_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IE_FO_CC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IE_FO_CC_clk rise@8.000ns - IE_FO_CC_clk rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 3.126ns (49.178%)  route 3.231ns (50.822%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.973     0.973    FO_CALCULATOR/REG_NEW_PIXEL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/Q
                         net (fo=16, routed)          1.317     2.808    FO_CALCULATOR/REG_ALPHA/Q[1]
    SLICE_X19Y87         LUT5 (Prop_lut5_I0_O)        0.152     2.960 r  FO_CALCULATOR/REG_ALPHA/fo_s1__0_carry_i_2/O
                         net (fo=1, routed)           0.524     3.485    FO_CALCULATOR/CONTROL_UNIT/DI[1]
    SLICE_X18Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     4.091 r  FO_CALCULATOR/CONTROL_UNIT/fo_s1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.091    FO_CALCULATOR/CONTROL_UNIT/fo_s1__0_carry_n_0
    SLICE_X18Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.425 r  FO_CALCULATOR/CONTROL_UNIT/fo_s1__0_carry__0/O[1]
                         net (fo=1, routed)           0.475     4.900    FO_CALCULATOR/CONTROL_UNIT/fo_s1[5]
    SLICE_X19Y85         LUT2 (Prop_lut2_I1_O)        0.303     5.203 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.203    FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__0_i_3_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.753 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.753    FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__0_n_0
    SLICE_X19Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.087 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__1/O[1]
                         net (fo=1, routed)           0.914     7.001    FO_CALCULATOR/REG_ROW/fo_s0[9]
    SLICE_X17Y85         LUT3 (Prop_lut3_I0_O)        0.329     7.330 r  FO_CALCULATOR/REG_ROW/Q[9]_i_1/O
                         net (fo=1, routed)           0.000     7.330    FO_CALCULATOR/REG_FO/D[9]
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=25, unset)           0.924     8.924    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[9]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X17Y85         FDCE (Setup_fdce_C_D)        0.075     8.964    FO_CALCULATOR/REG_FO/Q_reg[9]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IE_FO_CC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IE_FO_CC_clk rise@8.000ns - IE_FO_CC_clk rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 2.966ns (50.438%)  route 2.915ns (49.562%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.973     0.973    FO_CALCULATOR/REG_NEW_PIXEL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDCE (Prop_fdce_C_Q)         0.478     1.451 r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[6]/Q
                         net (fo=13, routed)          1.270     2.721    FO_CALCULATOR/REG_NEW_PIXEL/Q[2]
    SLICE_X19Y87         LUT6 (Prop_lut6_I0_O)        0.295     3.016 r  FO_CALCULATOR/REG_NEW_PIXEL/fo_s1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.757     3.774    FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[4]_0[1]
    SLICE_X18Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.898 r  FO_CALCULATOR/REG_NEW_PIXEL/fo_s1__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.898    FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__0_i_4_1[1]
    SLICE_X18Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.448 r  FO_CALCULATOR/CONTROL_UNIT/fo_s1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.448    FO_CALCULATOR/CONTROL_UNIT/fo_s1__0_carry__0_n_0
    SLICE_X18Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.782 r  FO_CALCULATOR/CONTROL_UNIT/fo_s1__0_carry__1/O[1]
                         net (fo=1, routed)           0.475     5.257    FO_CALCULATOR/CONTROL_UNIT/fo_s1[9]
    SLICE_X19Y86         LUT2 (Prop_lut2_I1_O)        0.303     5.560 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     5.560    FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__1_i_2_n_0
    SLICE_X19Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.140 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__1/O[2]
                         net (fo=1, routed)           0.412     6.552    FO_CALCULATOR/REG_ROW/fo_s0[10]
    SLICE_X17Y85         LUT3 (Prop_lut3_I0_O)        0.302     6.854 r  FO_CALCULATOR/REG_ROW/Q[10]_i_1/O
                         net (fo=1, routed)           0.000     6.854    FO_CALCULATOR/REG_FO/D[10]
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=25, unset)           0.924     8.924    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[10]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X17Y85         FDCE (Setup_fdce_C_D)        0.029     8.918    FO_CALCULATOR/REG_FO/Q_reg[10]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IE_FO_CC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IE_FO_CC_clk rise@8.000ns - IE_FO_CC_clk rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 3.009ns (50.915%)  route 2.901ns (49.085%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.973     0.973    FO_CALCULATOR/REG_NEW_PIXEL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/Q
                         net (fo=16, routed)          1.317     2.808    FO_CALCULATOR/REG_ALPHA/Q[1]
    SLICE_X19Y87         LUT5 (Prop_lut5_I0_O)        0.152     2.960 r  FO_CALCULATOR/REG_ALPHA/fo_s1__0_carry_i_2/O
                         net (fo=1, routed)           0.524     3.485    FO_CALCULATOR/CONTROL_UNIT/DI[1]
    SLICE_X18Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     4.091 r  FO_CALCULATOR/CONTROL_UNIT/fo_s1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.091    FO_CALCULATOR/CONTROL_UNIT/fo_s1__0_carry_n_0
    SLICE_X18Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.425 r  FO_CALCULATOR/CONTROL_UNIT/fo_s1__0_carry__0/O[1]
                         net (fo=1, routed)           0.475     4.900    FO_CALCULATOR/CONTROL_UNIT/fo_s1[5]
    SLICE_X19Y85         LUT2 (Prop_lut2_I1_O)        0.303     5.203 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.203    FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__0_i_3_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.753 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.753    FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__0_n_0
    SLICE_X19Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.975 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__1/O[0]
                         net (fo=1, routed)           0.584     6.559    FO_CALCULATOR/REG_ROW/fo_s0[8]
    SLICE_X17Y85         LUT3 (Prop_lut3_I0_O)        0.324     6.883 r  FO_CALCULATOR/REG_ROW/Q[8]_i_1/O
                         net (fo=1, routed)           0.000     6.883    FO_CALCULATOR/REG_FO/D[8]
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=25, unset)           0.924     8.924    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[8]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X17Y85         FDCE (Setup_fdce_C_D)        0.075     8.964    FO_CALCULATOR/REG_FO/Q_reg[8]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IE_FO_CC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IE_FO_CC_clk rise@8.000ns - IE_FO_CC_clk rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 2.859ns (49.603%)  route 2.905ns (50.397%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.973     0.973    FO_CALCULATOR/REG_NEW_PIXEL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/Q
                         net (fo=16, routed)          1.317     2.808    FO_CALCULATOR/REG_ALPHA/Q[1]
    SLICE_X19Y87         LUT5 (Prop_lut5_I0_O)        0.152     2.960 r  FO_CALCULATOR/REG_ALPHA/fo_s1__0_carry_i_2/O
                         net (fo=1, routed)           0.524     3.485    FO_CALCULATOR/CONTROL_UNIT/DI[1]
    SLICE_X18Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     4.091 r  FO_CALCULATOR/CONTROL_UNIT/fo_s1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.091    FO_CALCULATOR/CONTROL_UNIT/fo_s1__0_carry_n_0
    SLICE_X18Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.425 r  FO_CALCULATOR/CONTROL_UNIT/fo_s1__0_carry__0/O[1]
                         net (fo=1, routed)           0.475     4.900    FO_CALCULATOR/CONTROL_UNIT/fo_s1[5]
    SLICE_X19Y85         LUT2 (Prop_lut2_I1_O)        0.303     5.203 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.203    FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__0_i_3_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.843 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__0/O[3]
                         net (fo=1, routed)           0.588     6.431    FO_CALCULATOR/REG_ROW/fo_s0[7]
    SLICE_X17Y85         LUT3 (Prop_lut3_I0_O)        0.306     6.737 r  FO_CALCULATOR/REG_ROW/Q[7]_i_1/O
                         net (fo=1, routed)           0.000     6.737    FO_CALCULATOR/REG_FO/D[7]
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=25, unset)           0.924     8.924    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[7]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X17Y85         FDCE (Setup_fdce_C_D)        0.032     8.921    FO_CALCULATOR/REG_FO/Q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IE_FO_CC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IE_FO_CC_clk rise@8.000ns - IE_FO_CC_clk rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 2.791ns (49.405%)  route 2.858ns (50.595%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.973     0.973    FO_CALCULATOR/REG_NEW_PIXEL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/Q
                         net (fo=16, routed)          1.317     2.808    FO_CALCULATOR/REG_ALPHA/Q[1]
    SLICE_X19Y87         LUT5 (Prop_lut5_I0_O)        0.152     2.960 r  FO_CALCULATOR/REG_ALPHA/fo_s1__0_carry_i_2/O
                         net (fo=1, routed)           0.524     3.485    FO_CALCULATOR/CONTROL_UNIT/DI[1]
    SLICE_X18Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     4.091 r  FO_CALCULATOR/CONTROL_UNIT/fo_s1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.091    FO_CALCULATOR/CONTROL_UNIT/fo_s1__0_carry_n_0
    SLICE_X18Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.425 r  FO_CALCULATOR/CONTROL_UNIT/fo_s1__0_carry__0/O[1]
                         net (fo=1, routed)           0.475     4.900    FO_CALCULATOR/CONTROL_UNIT/fo_s1[5]
    SLICE_X19Y85         LUT2 (Prop_lut2_I1_O)        0.303     5.203 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.203    FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__0_i_3_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.783 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__0/O[2]
                         net (fo=1, routed)           0.541     6.324    FO_CALCULATOR/REG_ROW/fo_s0[6]
    SLICE_X17Y85         LUT3 (Prop_lut3_I0_O)        0.298     6.622 r  FO_CALCULATOR/REG_ROW/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     6.622    FO_CALCULATOR/REG_FO/D[6]
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=25, unset)           0.924     8.924    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[6]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X17Y85         FDCE (Setup_fdce_C_D)        0.075     8.964    FO_CALCULATOR/REG_FO/Q_reg[6]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                          -6.622    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IE_FO_CC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IE_FO_CC_clk rise@8.000ns - IE_FO_CC_clk rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 2.660ns (49.528%)  route 2.711ns (50.472%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.973     0.973    FO_CALCULATOR/REG_NEW_PIXEL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/Q
                         net (fo=16, routed)          1.317     2.808    FO_CALCULATOR/REG_ALPHA/Q[1]
    SLICE_X19Y87         LUT5 (Prop_lut5_I0_O)        0.152     2.960 r  FO_CALCULATOR/REG_ALPHA/fo_s1__0_carry_i_2/O
                         net (fo=1, routed)           0.524     3.485    FO_CALCULATOR/CONTROL_UNIT/DI[1]
    SLICE_X18Y85         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.646     4.131 r  FO_CALCULATOR/CONTROL_UNIT/fo_s1__0_carry/O[3]
                         net (fo=1, routed)           0.301     4.432    FO_CALCULATOR/CONTROL_UNIT/fo_s1[3]
    SLICE_X19Y84         LUT2 (Prop_lut2_I1_O)        0.306     4.738 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry_i_1/O
                         net (fo=1, routed)           0.000     4.738    FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry_i_1_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.139 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.139    FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.473 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__0/O[1]
                         net (fo=1, routed)           0.568     6.041    FO_CALCULATOR/REG_ROW/fo_s0[5]
    SLICE_X17Y85         LUT3 (Prop_lut3_I0_O)        0.303     6.344 r  FO_CALCULATOR/REG_ROW/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     6.344    FO_CALCULATOR/REG_FO/D[5]
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=25, unset)           0.924     8.924    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[5]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X17Y85         FDCE (Setup_fdce_C_D)        0.031     8.920    FO_CALCULATOR/REG_FO/Q_reg[5]
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IE_FO_CC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IE_FO_CC_clk rise@8.000ns - IE_FO_CC_clk rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 2.570ns (48.669%)  route 2.711ns (51.331%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.973     0.973    FO_CALCULATOR/REG_NEW_PIXEL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/Q
                         net (fo=16, routed)          1.317     2.808    FO_CALCULATOR/REG_ALPHA/Q[1]
    SLICE_X19Y87         LUT5 (Prop_lut5_I0_O)        0.152     2.960 r  FO_CALCULATOR/REG_ALPHA/fo_s1__0_carry_i_2/O
                         net (fo=1, routed)           0.524     3.485    FO_CALCULATOR/CONTROL_UNIT/DI[1]
    SLICE_X18Y85         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.646     4.131 r  FO_CALCULATOR/CONTROL_UNIT/fo_s1__0_carry/O[3]
                         net (fo=1, routed)           0.301     4.432    FO_CALCULATOR/CONTROL_UNIT/fo_s1[3]
    SLICE_X19Y84         LUT2 (Prop_lut2_I1_O)        0.306     4.738 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry_i_1/O
                         net (fo=1, routed)           0.000     4.738    FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry_i_1_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.139 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.139    FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.361 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry__0/O[0]
                         net (fo=1, routed)           0.568     5.929    FO_CALCULATOR/REG_ROW/fo_s0[4]
    SLICE_X17Y85         LUT3 (Prop_lut3_I0_O)        0.325     6.254 r  FO_CALCULATOR/REG_ROW/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     6.254    FO_CALCULATOR/REG_FO/D[4]
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=25, unset)           0.924     8.924    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[4]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X17Y85         FDCE (Setup_fdce_C_D)        0.075     8.964    FO_CALCULATOR/REG_FO/Q_reg[4]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IE_FO_CC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IE_FO_CC_clk rise@8.000ns - IE_FO_CC_clk rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 2.283ns (44.993%)  route 2.791ns (55.007%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.973     0.973    FO_CALCULATOR/REG_OLD_PIXEL/clk
    SLICE_X20Y85         FDCE                                         r  FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y85         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[4]/Q
                         net (fo=13, routed)          0.949     2.440    FO_CALCULATOR/REG_ALPHA/fo_s1_inferred__0/i___0_carry__1[0]
    SLICE_X20Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.564 r  FO_CALCULATOR/REG_ALPHA/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.564    FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry_1[0]
    SLICE_X20Y85         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.991 r  FO_CALCULATOR/CONTROL_UNIT/fo_s1_inferred__0/i___0_carry/O[1]
                         net (fo=2, routed)           1.025     4.016    FO_CALCULATOR/CONTROL_UNIT/C[1]
    SLICE_X19Y84         LUT2 (Prop_lut2_I0_O)        0.306     4.322 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.322    FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry_i_3_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.902 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry/O[2]
                         net (fo=1, routed)           0.817     5.719    FO_CALCULATOR/REG_ROW/fo_s0[2]
    SLICE_X20Y84         LUT3 (Prop_lut3_I0_O)        0.328     6.047 r  FO_CALCULATOR/REG_ROW/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.047    FO_CALCULATOR/REG_FO/D[2]
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=25, unset)           0.924     8.924    FO_CALCULATOR/REG_FO/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[2]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X20Y84         FDCE (Setup_fdce_C_D)        0.118     9.007    FO_CALCULATOR/REG_FO/Q_reg[2]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -6.047    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IE_FO_CC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IE_FO_CC_clk rise@8.000ns - IE_FO_CC_clk rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 2.176ns (45.959%)  route 2.559ns (54.041%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.973     0.973    FO_CALCULATOR/REG_NEW_PIXEL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/Q
                         net (fo=16, routed)          1.317     2.808    FO_CALCULATOR/REG_ALPHA/Q[1]
    SLICE_X19Y87         LUT5 (Prop_lut5_I0_O)        0.152     2.960 r  FO_CALCULATOR/REG_ALPHA/fo_s1__0_carry_i_2/O
                         net (fo=1, routed)           0.524     3.485    FO_CALCULATOR/CONTROL_UNIT/DI[1]
    SLICE_X18Y85         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.646     4.131 r  FO_CALCULATOR/CONTROL_UNIT/fo_s1__0_carry/O[3]
                         net (fo=1, routed)           0.301     4.432    FO_CALCULATOR/CONTROL_UNIT/fo_s1[3]
    SLICE_X19Y84         LUT2 (Prop_lut2_I1_O)        0.306     4.738 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry_i_1/O
                         net (fo=1, routed)           0.000     4.738    FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry_i_1_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.986 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry/O[3]
                         net (fo=1, routed)           0.416     5.402    FO_CALCULATOR/REG_ROW/fo_s0[3]
    SLICE_X17Y85         LUT3 (Prop_lut3_I0_O)        0.306     5.708 r  FO_CALCULATOR/REG_ROW/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     5.708    FO_CALCULATOR/REG_FO/D[3]
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=25, unset)           0.924     8.924    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[3]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X17Y85         FDCE (Setup_fdce_C_D)        0.031     8.920    FO_CALCULATOR/REG_FO/Q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IE_FO_CC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (IE_FO_CC_clk rise@8.000ns - IE_FO_CC_clk rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.905ns (42.375%)  route 2.591ns (57.625%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.973     0.973    FO_CALCULATOR/REG_OLD_PIXEL/clk
    SLICE_X20Y85         FDCE                                         r  FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y85         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[4]/Q
                         net (fo=13, routed)          0.949     2.440    FO_CALCULATOR/REG_ALPHA/fo_s1_inferred__0/i___0_carry__1[0]
    SLICE_X20Y85         LUT2 (Prop_lut2_I1_O)        0.124     2.564 r  FO_CALCULATOR/REG_ALPHA/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.564    FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry_1[0]
    SLICE_X20Y85         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     2.991 r  FO_CALCULATOR/CONTROL_UNIT/fo_s1_inferred__0/i___0_carry/O[1]
                         net (fo=2, routed)           1.025     4.016    FO_CALCULATOR/CONTROL_UNIT/C[1]
    SLICE_X19Y84         LUT2 (Prop_lut2_I0_O)        0.306     4.322 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.322    FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry_i_3_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.549 r  FO_CALCULATOR/CONTROL_UNIT/fo_s0_carry/O[1]
                         net (fo=1, routed)           0.617     5.166    FO_CALCULATOR/REG_ROW/fo_s0[1]
    SLICE_X20Y84         LUT3 (Prop_lut3_I0_O)        0.303     5.469 r  FO_CALCULATOR/REG_ROW/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     5.469    FO_CALCULATOR/REG_FO/D[1]
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=25, unset)           0.924     8.924    FO_CALCULATOR/REG_FO/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[1]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X20Y84         FDCE (Setup_fdce_C_D)        0.079     8.968    FO_CALCULATOR/REG_FO/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  3.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 FO_CALCULATOR/REG_COL/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IE_FO_CC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IE_FO_CC_clk rise@0.000ns - IE_FO_CC_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.706%)  route 0.119ns (32.294%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.410     0.410    FO_CALCULATOR/REG_COL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_COL/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDCE (Prop_fdce_C_Q)         0.148     0.558 r  FO_CALCULATOR/REG_COL/Q_reg[1]/Q
                         net (fo=5, routed)           0.119     0.677    C_ROM/Q[1]
    SLICE_X20Y84         LUT4 (Prop_lut4_I0_O)        0.101     0.778 r  C_ROM/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     0.778    FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[7]_0[2]
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.432     0.432    FO_CALCULATOR/REG_NEW_PIXEL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y84         FDCE (Hold_fdce_C_D)         0.131     0.563    FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 FO_CALCULATOR/REG_COL/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IE_FO_CC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IE_FO_CC_clk rise@0.000ns - IE_FO_CC_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (66.977%)  route 0.123ns (33.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.410     0.410    FO_CALCULATOR/REG_COL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_COL/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDCE (Prop_fdce_C_Q)         0.148     0.558 r  FO_CALCULATOR/REG_COL/Q_reg[1]/Q
                         net (fo=5, routed)           0.123     0.681    C_ROM/Q[1]
    SLICE_X20Y84         LUT3 (Prop_lut3_I0_O)        0.101     0.782 r  C_ROM/Q[7]_i_1/O
                         net (fo=1, routed)           0.000     0.782    FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[7]_0[3]
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.432     0.432    FO_CALCULATOR/REG_NEW_PIXEL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y84         FDCE (Hold_fdce_C_D)         0.131     0.563    FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 FO_CALCULATOR/REG_COL/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IE_FO_CC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IE_FO_CC_clk rise@0.000ns - IE_FO_CC_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.246ns (67.440%)  route 0.119ns (32.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.410     0.410    FO_CALCULATOR/REG_COL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_COL/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDCE (Prop_fdce_C_Q)         0.148     0.558 r  FO_CALCULATOR/REG_COL/Q_reg[1]/Q
                         net (fo=5, routed)           0.119     0.677    C_ROM/Q[1]
    SLICE_X20Y84         LUT4 (Prop_lut4_I0_O)        0.098     0.775 r  C_ROM/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.775    FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[7]_0[0]
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.432     0.432    FO_CALCULATOR/REG_NEW_PIXEL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y84         FDCE (Hold_fdce_C_D)         0.120     0.552    FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 FO_CALCULATOR/REG_COL/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IE_FO_CC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IE_FO_CC_clk rise@0.000ns - IE_FO_CC_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.246ns (66.708%)  route 0.123ns (33.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.410     0.410    FO_CALCULATOR/REG_COL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_COL/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDCE (Prop_fdce_C_Q)         0.148     0.558 r  FO_CALCULATOR/REG_COL/Q_reg[1]/Q
                         net (fo=5, routed)           0.123     0.681    C_ROM/Q[1]
    SLICE_X20Y84         LUT4 (Prop_lut4_I0_O)        0.098     0.779 r  C_ROM/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.779    FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[7]_0[1]
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.432     0.432    FO_CALCULATOR/REG_NEW_PIXEL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y84         FDCE (Hold_fdce_C_D)         0.121     0.553    FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IE_FO_CC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IE_FO_CC_clk rise@0.000ns - IE_FO_CC_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.148ns (50.278%)  route 0.146ns (49.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.410     0.410    FO_CALCULATOR/REG_NEW_PIXEL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDCE (Prop_fdce_C_Q)         0.148     0.558 r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[7]/Q
                         net (fo=11, routed)          0.146     0.705    FO_CALCULATOR/REG_OLD_PIXEL/D[3]
    SLICE_X21Y85         FDCE                                         r  FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.432     0.432    FO_CALCULATOR/REG_OLD_PIXEL/clk
    SLICE_X21Y85         FDCE                                         r  FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y85         FDCE (Hold_fdce_C_D)         0.012     0.444    FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 FO_CALCULATOR/REG_ROW/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IE_FO_CC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IE_FO_CC_clk rise@0.000ns - IE_FO_CC_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.188ns (45.032%)  route 0.229ns (54.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.410     0.410    FO_CALCULATOR/REG_ROW/clk
    SLICE_X21Y84         FDCE                                         r  FO_CALCULATOR/REG_ROW/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y84         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  FO_CALCULATOR/REG_ROW/Q_reg[1]/Q
                         net (fo=18, routed)          0.229     0.781    FO_CALCULATOR/REG_ROW/Q[1]
    SLICE_X20Y84         LUT3 (Prop_lut3_I1_O)        0.047     0.828 r  FO_CALCULATOR/REG_ROW/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.828    FO_CALCULATOR/REG_FO/D[2]
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.432     0.432    FO_CALCULATOR/REG_FO/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y84         FDCE (Hold_fdce_C_D)         0.131     0.563    FO_CALCULATOR/REG_FO/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 FO_CALCULATOR/REG_ROW/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FO_CALCULATOR/REG_ROW/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IE_FO_CC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IE_FO_CC_clk rise@0.000ns - IE_FO_CC_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.410     0.410    FO_CALCULATOR/REG_ROW/clk
    SLICE_X21Y84         FDCE                                         r  FO_CALCULATOR/REG_ROW/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y84         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  FO_CALCULATOR/REG_ROW/Q_reg[1]/Q
                         net (fo=18, routed)          0.191     0.743    FO_CALCULATOR/CONTROL_UNIT/Q[1]
    SLICE_X21Y84         LUT2 (Prop_lut2_I0_O)        0.045     0.788 r  FO_CALCULATOR/CONTROL_UNIT//i_/O
                         net (fo=1, routed)           0.000     0.788    FO_CALCULATOR/REG_ROW/D[0]
    SLICE_X21Y84         FDCE                                         r  FO_CALCULATOR/REG_ROW/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.432     0.432    FO_CALCULATOR/REG_ROW/clk
    SLICE_X21Y84         FDCE                                         r  FO_CALCULATOR/REG_ROW/Q_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y84         FDCE (Hold_fdce_C_D)         0.091     0.523    FO_CALCULATOR/REG_ROW/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 FO_CALCULATOR/REG_ROW/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IE_FO_CC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IE_FO_CC_clk rise@0.000ns - IE_FO_CC_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.768%)  route 0.229ns (55.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.410     0.410    FO_CALCULATOR/REG_ROW/clk
    SLICE_X21Y84         FDCE                                         r  FO_CALCULATOR/REG_ROW/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y84         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  FO_CALCULATOR/REG_ROW/Q_reg[1]/Q
                         net (fo=18, routed)          0.229     0.781    FO_CALCULATOR/REG_ROW/Q[1]
    SLICE_X20Y84         LUT3 (Prop_lut3_I1_O)        0.045     0.826 r  FO_CALCULATOR/REG_ROW/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.826    FO_CALCULATOR/REG_FO/D[1]
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.432     0.432    FO_CALCULATOR/REG_FO/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y84         FDCE (Hold_fdce_C_D)         0.121     0.553    FO_CALCULATOR/REG_FO/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 FO_CALCULATOR/REG_COL/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FO_CALCULATOR/REG_COL/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IE_FO_CC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IE_FO_CC_clk rise@0.000ns - IE_FO_CC_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.410     0.410    FO_CALCULATOR/REG_COL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_COL/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  FO_CALCULATOR/REG_COL/Q_reg[0]/Q
                         net (fo=6, routed)           0.232     0.806    FO_CALCULATOR/CONTROL_UNIT/Q_reg[1]_0[0]
    SLICE_X20Y84         LUT4 (Prop_lut4_I3_O)        0.045     0.851 r  FO_CALCULATOR/CONTROL_UNIT/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.851    FO_CALCULATOR/REG_COL/D[1]
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_COL/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.432     0.432    FO_CALCULATOR/REG_COL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_COL/Q_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y84         FDCE (Hold_fdce_C_D)         0.131     0.563    FO_CALCULATOR/REG_COL/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 FO_CALCULATOR/REG_COL/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FO_CALCULATOR/REG_COL/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             IE_FO_CC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (IE_FO_CC_clk rise@0.000ns - IE_FO_CC_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.410     0.410    FO_CALCULATOR/REG_COL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_COL/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  FO_CALCULATOR/REG_COL/Q_reg[0]/Q
                         net (fo=6, routed)           0.232     0.806    FO_CALCULATOR/CONTROL_UNIT/Q_reg[1]_0[0]
    SLICE_X20Y84         LUT3 (Prop_lut3_I0_O)        0.045     0.851 r  FO_CALCULATOR/CONTROL_UNIT/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.851    FO_CALCULATOR/REG_COL/D[0]
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_COL/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.432     0.432    FO_CALCULATOR/REG_COL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_COL/Q_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y84         FDCE (Hold_fdce_C_D)         0.121     0.553    FO_CALCULATOR/REG_COL/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         IE_FO_CC_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X19Y84  FO_CALCULATOR/REG_ALPHA/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X19Y84  FO_CALCULATOR/REG_ALPHA/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X18Y85  FO_CALCULATOR/REG_ALPHA/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X20Y84  FO_CALCULATOR/REG_COL/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X20Y84  FO_CALCULATOR/REG_COL/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X18Y84  FO_CALCULATOR/REG_FO/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X17Y85  FO_CALCULATOR/REG_FO/Q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X20Y84  FO_CALCULATOR/REG_FO/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X20Y84  FO_CALCULATOR/REG_FO/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X17Y85  FO_CALCULATOR/REG_FO/Q_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X19Y84  FO_CALCULATOR/REG_ALPHA/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X19Y84  FO_CALCULATOR/REG_ALPHA/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X19Y84  FO_CALCULATOR/REG_ALPHA/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X19Y84  FO_CALCULATOR/REG_ALPHA/Q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y85  FO_CALCULATOR/REG_ALPHA/Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y85  FO_CALCULATOR/REG_ALPHA/Q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X20Y84  FO_CALCULATOR/REG_COL/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X20Y84  FO_CALCULATOR/REG_COL/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X20Y84  FO_CALCULATOR/REG_COL/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X20Y84  FO_CALCULATOR/REG_COL/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X19Y84  FO_CALCULATOR/REG_ALPHA/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X19Y84  FO_CALCULATOR/REG_ALPHA/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X19Y84  FO_CALCULATOR/REG_ALPHA/Q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X19Y84  FO_CALCULATOR/REG_ALPHA/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y85  FO_CALCULATOR/REG_ALPHA/Q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X18Y85  FO_CALCULATOR/REG_ALPHA/Q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X20Y84  FO_CALCULATOR/REG_COL/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X20Y84  FO_CALCULATOR/REG_COL/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X20Y84  FO_CALCULATOR/REG_COL/Q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X20Y84  FO_CALCULATOR/REG_COL/Q_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  IE_FO_CC_clk
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FO_CALCULATOR/REG_FO/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.973     0.973    FO_CALCULATOR/REG_FO/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  FO_CALCULATOR/REG_FO/Q_reg[1]/Q
                         net (fo=0)                   0.973     2.464    fo[1]
                                                                      r  fo[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FO_CALCULATOR/REG_FO/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.451ns  (logic 0.478ns (32.943%)  route 0.973ns (67.057%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.973     0.973    FO_CALCULATOR/REG_FO/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDCE (Prop_fdce_C_Q)         0.478     1.451 r  FO_CALCULATOR/REG_FO/Q_reg[2]/Q
                         net (fo=0)                   0.973     2.424    fo[2]
                                                                      r  fo[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FO_CALCULATOR/REG_FO/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.973     0.973    FO_CALCULATOR/REG_FO/clk
    SLICE_X18Y84         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y84         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  FO_CALCULATOR/REG_FO/Q_reg[0]/Q
                         net (fo=0)                   0.973     2.402    fo[0]
                                                                      r  fo[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FO_CALCULATOR/REG_FO/Q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fo[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.973     0.973    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y85         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  FO_CALCULATOR/REG_FO/Q_reg[10]/Q
                         net (fo=0)                   0.973     2.402    fo[10]
                                                                      r  fo[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FO_CALCULATOR/REG_FO/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fo[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.973     0.973    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y85         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  FO_CALCULATOR/REG_FO/Q_reg[3]/Q
                         net (fo=0)                   0.973     2.402    fo[3]
                                                                      r  fo[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FO_CALCULATOR/REG_FO/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fo[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.973     0.973    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y85         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  FO_CALCULATOR/REG_FO/Q_reg[5]/Q
                         net (fo=0)                   0.973     2.402    fo[5]
                                                                      r  fo[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FO_CALCULATOR/REG_FO/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fo[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.973     0.973    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y85         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  FO_CALCULATOR/REG_FO/Q_reg[7]/Q
                         net (fo=0)                   0.973     2.402    fo[7]
                                                                      r  fo[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FO_CALCULATOR/REG_FO/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fo[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.973     0.973    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y85         FDCE (Prop_fdce_C_Q)         0.419     1.392 r  FO_CALCULATOR/REG_FO/Q_reg[4]/Q
                         net (fo=0)                   0.973     2.365    fo[4]
                                                                      r  fo[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FO_CALCULATOR/REG_FO/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fo[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.973     0.973    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y85         FDCE (Prop_fdce_C_Q)         0.419     1.392 r  FO_CALCULATOR/REG_FO/Q_reg[6]/Q
                         net (fo=0)                   0.973     2.365    fo[6]
                                                                      r  fo[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FO_CALCULATOR/REG_FO/Q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fo[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.973     0.973    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y85         FDCE (Prop_fdce_C_Q)         0.419     1.392 r  FO_CALCULATOR/REG_FO/Q_reg[8]/Q
                         net (fo=0)                   0.973     2.365    fo[8]
                                                                      r  fo[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FO_CALCULATOR/REG_FO/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fo[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.410     0.410    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y85         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  FO_CALCULATOR/REG_FO/Q_reg[4]/Q
                         net (fo=0)                   0.410     0.948    fo[4]
                                                                      r  fo[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FO_CALCULATOR/REG_FO/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fo[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.410     0.410    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y85         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  FO_CALCULATOR/REG_FO/Q_reg[6]/Q
                         net (fo=0)                   0.410     0.948    fo[6]
                                                                      r  fo[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FO_CALCULATOR/REG_FO/Q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fo[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.410     0.410    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y85         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  FO_CALCULATOR/REG_FO/Q_reg[8]/Q
                         net (fo=0)                   0.410     0.948    fo[8]
                                                                      r  fo[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FO_CALCULATOR/REG_FO/Q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fo[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.410     0.410    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y85         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  FO_CALCULATOR/REG_FO/Q_reg[9]/Q
                         net (fo=0)                   0.410     0.948    fo[9]
                                                                      r  fo[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FO_CALCULATOR/REG_FO/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.410     0.410    FO_CALCULATOR/REG_FO/clk
    SLICE_X18Y84         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y84         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  FO_CALCULATOR/REG_FO/Q_reg[0]/Q
                         net (fo=0)                   0.410     0.961    fo[0]
                                                                      r  fo[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FO_CALCULATOR/REG_FO/Q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fo[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.410     0.410    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y85         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  FO_CALCULATOR/REG_FO/Q_reg[10]/Q
                         net (fo=0)                   0.410     0.961    fo[10]
                                                                      r  fo[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FO_CALCULATOR/REG_FO/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fo[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.410     0.410    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y85         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  FO_CALCULATOR/REG_FO/Q_reg[3]/Q
                         net (fo=0)                   0.410     0.961    fo[3]
                                                                      r  fo[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FO_CALCULATOR/REG_FO/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fo[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.410     0.410    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y85         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  FO_CALCULATOR/REG_FO/Q_reg[5]/Q
                         net (fo=0)                   0.410     0.961    fo[5]
                                                                      r  fo[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FO_CALCULATOR/REG_FO/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fo[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.410     0.410    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y85         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  FO_CALCULATOR/REG_FO/Q_reg[7]/Q
                         net (fo=0)                   0.410     0.961    fo[7]
                                                                      r  fo[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FO_CALCULATOR/REG_FO/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.148ns (26.517%)  route 0.410ns (73.483%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.410     0.410    FO_CALCULATOR/REG_FO/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDCE (Prop_fdce_C_Q)         0.148     0.558 r  FO_CALCULATOR/REG_FO/Q_reg[2]/Q
                         net (fo=0)                   0.410     0.968    fo[2]
                                                                      r  fo[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  IE_FO_CC_clk

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a_rst_n
                            (input port)
  Destination:            FO_CALCULATOR/REG_ALPHA/Q_reg[2]/CLR
                            (recovery check against rising-edge clock IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.880ns  (logic 0.124ns (6.595%)  route 1.756ns (93.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_rst_n (IN)
                         net (fo=0)                   0.973     0.973    FO_CALCULATOR/REG_FO/a_rst_n
    SLICE_X18Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  FO_CALCULATOR/REG_FO/Q[10]_i_2/O
                         net (fo=26, routed)          0.783     1.880    FO_CALCULATOR/REG_ALPHA/Q_reg[0]_2
    SLICE_X18Y85         FDCE                                         f  FO_CALCULATOR/REG_ALPHA/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.924     0.924    FO_CALCULATOR/REG_ALPHA/clk
    SLICE_X18Y85         FDCE                                         r  FO_CALCULATOR/REG_ALPHA/Q_reg[2]/C

Slack:                    inf
  Source:                 a_rst_n
                            (input port)
  Destination:            FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[4]/CLR
                            (recovery check against rising-edge clock IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.866ns  (logic 0.124ns (6.646%)  route 1.742ns (93.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_rst_n (IN)
                         net (fo=0)                   0.973     0.973    FO_CALCULATOR/REG_FO/a_rst_n
    SLICE_X18Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  FO_CALCULATOR/REG_FO/Q[10]_i_2/O
                         net (fo=26, routed)          0.769     1.866    FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[4]_1
    SLICE_X20Y85         FDCE                                         f  FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.924     0.924    FO_CALCULATOR/REG_OLD_PIXEL/clk
    SLICE_X20Y85         FDCE                                         r  FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[4]/C

Slack:                    inf
  Source:                 a_rst_n
                            (input port)
  Destination:            FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[5]/CLR
                            (recovery check against rising-edge clock IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.866ns  (logic 0.124ns (6.646%)  route 1.742ns (93.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_rst_n (IN)
                         net (fo=0)                   0.973     0.973    FO_CALCULATOR/REG_FO/a_rst_n
    SLICE_X18Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  FO_CALCULATOR/REG_FO/Q[10]_i_2/O
                         net (fo=26, routed)          0.769     1.866    FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[4]_1
    SLICE_X20Y85         FDCE                                         f  FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.924     0.924    FO_CALCULATOR/REG_OLD_PIXEL/clk
    SLICE_X20Y85         FDCE                                         r  FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[5]/C

Slack:                    inf
  Source:                 a_rst_n
                            (input port)
  Destination:            FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[6]/CLR
                            (recovery check against rising-edge clock IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.866ns  (logic 0.124ns (6.646%)  route 1.742ns (93.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_rst_n (IN)
                         net (fo=0)                   0.973     0.973    FO_CALCULATOR/REG_FO/a_rst_n
    SLICE_X18Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  FO_CALCULATOR/REG_FO/Q[10]_i_2/O
                         net (fo=26, routed)          0.769     1.866    FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[4]_1
    SLICE_X21Y85         FDCE                                         f  FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.924     0.924    FO_CALCULATOR/REG_OLD_PIXEL/clk
    SLICE_X21Y85         FDCE                                         r  FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[6]/C

Slack:                    inf
  Source:                 a_rst_n
                            (input port)
  Destination:            FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[7]/CLR
                            (recovery check against rising-edge clock IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.866ns  (logic 0.124ns (6.646%)  route 1.742ns (93.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_rst_n (IN)
                         net (fo=0)                   0.973     0.973    FO_CALCULATOR/REG_FO/a_rst_n
    SLICE_X18Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  FO_CALCULATOR/REG_FO/Q[10]_i_2/O
                         net (fo=26, routed)          0.769     1.866    FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[4]_1
    SLICE_X21Y85         FDCE                                         f  FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.924     0.924    FO_CALCULATOR/REG_OLD_PIXEL/clk
    SLICE_X21Y85         FDCE                                         r  FO_CALCULATOR/REG_OLD_PIXEL/Q_reg[7]/C

Slack:                    inf
  Source:                 a_rst_n
                            (input port)
  Destination:            FO_CALCULATOR/REG_COL/Q_reg[0]/CLR
                            (recovery check against rising-edge clock IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.720ns  (logic 0.124ns (7.210%)  route 1.596ns (92.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_rst_n (IN)
                         net (fo=0)                   0.973     0.973    FO_CALCULATOR/REG_FO/a_rst_n
    SLICE_X18Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  FO_CALCULATOR/REG_FO/Q[10]_i_2/O
                         net (fo=26, routed)          0.623     1.720    FO_CALCULATOR/REG_COL/Q_reg[0]_0
    SLICE_X20Y84         FDCE                                         f  FO_CALCULATOR/REG_COL/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.924     0.924    FO_CALCULATOR/REG_COL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_COL/Q_reg[0]/C

Slack:                    inf
  Source:                 a_rst_n
                            (input port)
  Destination:            FO_CALCULATOR/REG_COL/Q_reg[1]/CLR
                            (recovery check against rising-edge clock IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.720ns  (logic 0.124ns (7.210%)  route 1.596ns (92.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_rst_n (IN)
                         net (fo=0)                   0.973     0.973    FO_CALCULATOR/REG_FO/a_rst_n
    SLICE_X18Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  FO_CALCULATOR/REG_FO/Q[10]_i_2/O
                         net (fo=26, routed)          0.623     1.720    FO_CALCULATOR/REG_COL/Q_reg[0]_0
    SLICE_X20Y84         FDCE                                         f  FO_CALCULATOR/REG_COL/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.924     0.924    FO_CALCULATOR/REG_COL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_COL/Q_reg[1]/C

Slack:                    inf
  Source:                 a_rst_n
                            (input port)
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[1]/CLR
                            (recovery check against rising-edge clock IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.720ns  (logic 0.124ns (7.210%)  route 1.596ns (92.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_rst_n (IN)
                         net (fo=0)                   0.973     0.973    FO_CALCULATOR/REG_FO/a_rst_n
    SLICE_X18Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  FO_CALCULATOR/REG_FO/Q[10]_i_2/O
                         net (fo=26, routed)          0.623     1.720    FO_CALCULATOR/REG_FO/a_rst_n_0
    SLICE_X20Y84         FDCE                                         f  FO_CALCULATOR/REG_FO/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.924     0.924    FO_CALCULATOR/REG_FO/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[1]/C

Slack:                    inf
  Source:                 a_rst_n
                            (input port)
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[2]/CLR
                            (recovery check against rising-edge clock IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.720ns  (logic 0.124ns (7.210%)  route 1.596ns (92.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_rst_n (IN)
                         net (fo=0)                   0.973     0.973    FO_CALCULATOR/REG_FO/a_rst_n
    SLICE_X18Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  FO_CALCULATOR/REG_FO/Q[10]_i_2/O
                         net (fo=26, routed)          0.623     1.720    FO_CALCULATOR/REG_FO/a_rst_n_0
    SLICE_X20Y84         FDCE                                         f  FO_CALCULATOR/REG_FO/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.924     0.924    FO_CALCULATOR/REG_FO/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[2]/C

Slack:                    inf
  Source:                 a_rst_n
                            (input port)
  Destination:            FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[4]/CLR
                            (recovery check against rising-edge clock IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.720ns  (logic 0.124ns (7.210%)  route 1.596ns (92.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_rst_n (IN)
                         net (fo=0)                   0.973     0.973    FO_CALCULATOR/REG_FO/a_rst_n
    SLICE_X18Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  FO_CALCULATOR/REG_FO/Q[10]_i_2/O
                         net (fo=26, routed)          0.623     1.720    FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[4]_1
    SLICE_X20Y84         FDCE                                         f  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.924     0.924    FO_CALCULATOR/REG_NEW_PIXEL/clk
    SLICE_X20Y84         FDCE                                         r  FO_CALCULATOR/REG_NEW_PIXEL/Q_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alpha[0]
                            (input port)
  Destination:            FO_CALCULATOR/REG_ALPHA/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  alpha[0] (IN)
                         net (fo=0)                   0.410     0.410    FO_CALCULATOR/REG_ALPHA/alpha[0]
    SLICE_X19Y84         FDCE                                         r  FO_CALCULATOR/REG_ALPHA/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.432     0.432    FO_CALCULATOR/REG_ALPHA/clk
    SLICE_X19Y84         FDCE                                         r  FO_CALCULATOR/REG_ALPHA/Q_reg[0]/C

Slack:                    inf
  Source:                 alpha[1]
                            (input port)
  Destination:            FO_CALCULATOR/REG_ALPHA/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  alpha[1] (IN)
                         net (fo=0)                   0.410     0.410    FO_CALCULATOR/REG_ALPHA/alpha[1]
    SLICE_X19Y84         FDCE                                         r  FO_CALCULATOR/REG_ALPHA/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.432     0.432    FO_CALCULATOR/REG_ALPHA/clk
    SLICE_X19Y84         FDCE                                         r  FO_CALCULATOR/REG_ALPHA/Q_reg[1]/C

Slack:                    inf
  Source:                 alpha[2]
                            (input port)
  Destination:            FO_CALCULATOR/REG_ALPHA/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  alpha[2] (IN)
                         net (fo=0)                   0.410     0.410    FO_CALCULATOR/REG_ALPHA/alpha[2]
    SLICE_X18Y85         FDCE                                         r  FO_CALCULATOR/REG_ALPHA/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.432     0.432    FO_CALCULATOR/REG_ALPHA/clk
    SLICE_X18Y85         FDCE                                         r  FO_CALCULATOR/REG_ALPHA/Q_reg[2]/C

Slack:                    inf
  Source:                 a_rst_n
                            (input port)
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[10]/CLR
                            (removal check against rising-edge clock IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.045ns (7.125%)  route 0.587ns (92.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_rst_n (IN)
                         net (fo=0)                   0.410     0.410    FO_CALCULATOR/REG_FO/a_rst_n
    SLICE_X18Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.455 f  FO_CALCULATOR/REG_FO/Q[10]_i_2/O
                         net (fo=26, routed)          0.176     0.632    FO_CALCULATOR/REG_FO/a_rst_n_0
    SLICE_X17Y85         FDCE                                         f  FO_CALCULATOR/REG_FO/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.432     0.432    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[10]/C

Slack:                    inf
  Source:                 a_rst_n
                            (input port)
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[3]/CLR
                            (removal check against rising-edge clock IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.045ns (7.125%)  route 0.587ns (92.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_rst_n (IN)
                         net (fo=0)                   0.410     0.410    FO_CALCULATOR/REG_FO/a_rst_n
    SLICE_X18Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.455 f  FO_CALCULATOR/REG_FO/Q[10]_i_2/O
                         net (fo=26, routed)          0.176     0.632    FO_CALCULATOR/REG_FO/a_rst_n_0
    SLICE_X17Y85         FDCE                                         f  FO_CALCULATOR/REG_FO/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.432     0.432    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[3]/C

Slack:                    inf
  Source:                 a_rst_n
                            (input port)
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[4]/CLR
                            (removal check against rising-edge clock IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.045ns (7.125%)  route 0.587ns (92.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_rst_n (IN)
                         net (fo=0)                   0.410     0.410    FO_CALCULATOR/REG_FO/a_rst_n
    SLICE_X18Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.455 f  FO_CALCULATOR/REG_FO/Q[10]_i_2/O
                         net (fo=26, routed)          0.176     0.632    FO_CALCULATOR/REG_FO/a_rst_n_0
    SLICE_X17Y85         FDCE                                         f  FO_CALCULATOR/REG_FO/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.432     0.432    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[4]/C

Slack:                    inf
  Source:                 a_rst_n
                            (input port)
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[5]/CLR
                            (removal check against rising-edge clock IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.045ns (7.125%)  route 0.587ns (92.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_rst_n (IN)
                         net (fo=0)                   0.410     0.410    FO_CALCULATOR/REG_FO/a_rst_n
    SLICE_X18Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.455 f  FO_CALCULATOR/REG_FO/Q[10]_i_2/O
                         net (fo=26, routed)          0.176     0.632    FO_CALCULATOR/REG_FO/a_rst_n_0
    SLICE_X17Y85         FDCE                                         f  FO_CALCULATOR/REG_FO/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.432     0.432    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[5]/C

Slack:                    inf
  Source:                 a_rst_n
                            (input port)
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[6]/CLR
                            (removal check against rising-edge clock IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.045ns (7.125%)  route 0.587ns (92.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_rst_n (IN)
                         net (fo=0)                   0.410     0.410    FO_CALCULATOR/REG_FO/a_rst_n
    SLICE_X18Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.455 f  FO_CALCULATOR/REG_FO/Q[10]_i_2/O
                         net (fo=26, routed)          0.176     0.632    FO_CALCULATOR/REG_FO/a_rst_n_0
    SLICE_X17Y85         FDCE                                         f  FO_CALCULATOR/REG_FO/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.432     0.432    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[6]/C

Slack:                    inf
  Source:                 a_rst_n
                            (input port)
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[7]/CLR
                            (removal check against rising-edge clock IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.045ns (7.125%)  route 0.587ns (92.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_rst_n (IN)
                         net (fo=0)                   0.410     0.410    FO_CALCULATOR/REG_FO/a_rst_n
    SLICE_X18Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.455 f  FO_CALCULATOR/REG_FO/Q[10]_i_2/O
                         net (fo=26, routed)          0.176     0.632    FO_CALCULATOR/REG_FO/a_rst_n_0
    SLICE_X17Y85         FDCE                                         f  FO_CALCULATOR/REG_FO/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.432     0.432    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[7]/C

Slack:                    inf
  Source:                 a_rst_n
                            (input port)
  Destination:            FO_CALCULATOR/REG_FO/Q_reg[8]/CLR
                            (removal check against rising-edge clock IE_FO_CC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.045ns (7.125%)  route 0.587ns (92.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_rst_n (IN)
                         net (fo=0)                   0.410     0.410    FO_CALCULATOR/REG_FO/a_rst_n
    SLICE_X18Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.455 f  FO_CALCULATOR/REG_FO/Q[10]_i_2/O
                         net (fo=26, routed)          0.176     0.632    FO_CALCULATOR/REG_FO/a_rst_n_0
    SLICE_X17Y85         FDCE                                         f  FO_CALCULATOR/REG_FO/Q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock IE_FO_CC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=25, unset)           0.432     0.432    FO_CALCULATOR/REG_FO/clk
    SLICE_X17Y85         FDCE                                         r  FO_CALCULATOR/REG_FO/Q_reg[8]/C





