Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/SDPath_M_SDPath_M_sch_tb_isim_beh.exe -prj D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/SDPath_M_SDPath_M_sch_tb_beh.prj work.SDPath_M_SDPath_M_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/Code/common/xor32.v" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/Code/common/addc_32.v" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/Code/MUX/MUX8T1_32.v" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/Code/common/srl32.v" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/Code/common/or_bit_32 .v" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/Code/common/or32.v" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/Code/common/nor32.v" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/Code/common/and32.v" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/ABC32.vf" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/Code/MUX/MUX4T1_32.v" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/Code/MUX/MUX2T1_5.v" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/Code/MUX/MUX2T1_32.v" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/Code/CPU/Regs.v" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/Code/CPU/REG32.v" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/alu.vf" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/Code/common/Ext_imm16.v" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/Code/common/add_32.v" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/SDPath_M.vf" into library work
Analyzing Verilog file "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/Data_path_more_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/Data_path_more_tb.v" Line 30: Port PC_out is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/SDPath_M.vf" Line 175: Port Co is not connected to this instance
Completed static elaboration
Compiling module add_32
Compiling module Ext_32
Compiling module MUX2T1_5
Compiling module MUX4T1_32
Compiling module MUX2T1_32
Compiling module GND
Compiling module and32
Compiling module or32
Compiling module xor32
Compiling module nor32
Compiling module srl32
Compiling module or_bit_32
Compiling module MUX8T1_32
Compiling module ADC32
Compiling module ABC32
Compiling module alu_MUSER_SDPath_M
Compiling module Regs
Compiling module REG32
Compiling module VCC
Compiling module SDPath_M
Compiling module SDPath_M_SDPath_M_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 15 sub-compilation(s) to finish...
Compiled 22 Verilog Units
Built simulation executable D:/Documents/GitHub/First/Xilinx-Projects/ExtSCPU/SDPath_M_SDPath_M_sch_tb_isim_beh.exe
Fuse Memory Usage: 28220 KB
Fuse CPU Usage: 561 ms
