Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Mon Feb 12 02:52:27 2024
| Host              : DESKTOP-VPFT755 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.119        0.000                      0                29062        0.010        0.000                      0                29062        3.656        0.000                       0                  8394  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.156}      10.312          96.974          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            4.119        0.000                      0                29062        0.010        0.000                      0                29062        3.656        0.000                       0                  8394  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 4.078ns (68.663%)  route 1.861ns (31.337%))
  Logic Levels:           21  (CARRY8=9 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 11.888 - 10.312 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.644ns (routing 0.591ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.533ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.644     1.843    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/CLK
    DSP48E2_X0Y28        DSP_A_B_DATA                                 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     2.055 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.055    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     2.128 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.128    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     2.737 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     2.737    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_MULTIPLIER.V<43>
    DSP48E2_X0Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     2.783 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     2.783    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_M_DATA.V_DATA<43>
    DSP48E2_X0Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.354 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.354    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.476 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.490    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/PCIN[47]
    DSP48E2_X0Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.036 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.036    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.145 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.257     4.402    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__1_1[18]
    SLICE_X4Y71          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     4.490 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_23/O
                         net (fo=1, routed)           0.025     4.515    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_23_n_2
    SLICE_X4Y71          CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     4.699 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_10/O[5]
                         net (fo=2, routed)           0.254     4.953    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_5_fu_691_p2[20]
    SLICE_X4Y76          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     5.101 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_13/O
                         net (fo=1, routed)           0.022     5.123    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_13_n_2
    SLICE_X4Y76          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.282 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.308    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_2_n_2
    SLICE_X4Y77          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     5.424 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[14]_i_2/O[5]
                         net (fo=2, routed)           0.320     5.744    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_6_fu_725_p2[28]
    SLICE_X10Y77         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.867 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[14]_i_5/O
                         net (fo=1, routed)           0.011     5.878    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[14]_i_5_n_2
    SLICE_X10Y77         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.033 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.059    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[14]_i_1_n_2
    SLICE_X10Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     6.148 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[22]_i_1/O[3]
                         net (fo=2, routed)           0.226     6.374    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_7_fu_759_p2[18]
    SLICE_X11Y78         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     6.473 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_4_reg_873[22]_i_15/O
                         net (fo=1, routed)           0.009     6.482    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22][3]
    SLICE_X11Y78         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.636 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22]_i_2/CO[7]
                         net (fo=1, routed)           0.026     6.662    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22]_i_2_n_2
    SLICE_X11Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     6.778 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[30]_i_2/O[5]
                         net (fo=2, routed)           0.584     7.361    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/add_ln38_fu_500_p2[44]
    SLICE_X18Y79         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     7.509 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873[30]_i_5/O
                         net (fo=1, routed)           0.011     7.520    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873[30]_i_5_n_2
    SLICE_X18Y79         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     7.675 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.701    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[30]_i_1_n_2
    SLICE_X18Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.757 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.025     7.782    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/p_0_in[31]
    SLICE_X18Y80         FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.416    11.888    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/ap_clk
    SLICE_X18Y80         FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[31]/C
                         clock pessimism              0.147    12.035    
                         clock uncertainty           -0.159    11.876    
    SLICE_X18Y80         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    11.901    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[31]
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/tmp_7_reg_899_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 3.856ns (65.110%)  route 2.066ns (34.890%))
  Logic Levels:           19  (CARRY8=8 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 11.917 - 10.312 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.644ns (routing 0.591ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.533ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.644     1.843    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/CLK
    DSP48E2_X0Y18        DSP_A_B_DATA                                 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y18        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     2.055 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.055    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y18        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     2.128 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.128    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y18        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     2.737 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     2.737    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_MULTIPLIER.V<43>
    DSP48E2_X0Y18        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     2.783 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     2.783    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_M_DATA.V_DATA<43>
    DSP48E2_X0Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.354 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.354    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.476 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.490    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product__0/PCIN[47]
    DSP48E2_X0Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     4.036 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     4.036    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     4.145 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.410     4.555    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product__1_1[24]
    SLICE_X4Y49          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     4.680 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84[14]_i_27/O
                         net (fo=1, routed)           0.016     4.696    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84[14]_i_27_n_2
    SLICE_X4Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     4.933 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84_reg[14]_i_11/O[5]
                         net (fo=2, routed)           0.652     5.585    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/add_ln51_5_fu_708_p2[28]
    SLICE_X15Y49         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     5.668 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.694    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84_reg[14]_i_2_n_2
    SLICE_X15Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.750 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84_reg[22]_i_2/O[0]
                         net (fo=2, routed)           0.269     6.019    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/add_ln51_6_fu_746_p2[31]
    SLICE_X17Y50         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     6.117 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84[22]_i_10/O
                         net (fo=1, routed)           0.009     6.126    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84[22]_i_10_n_2
    SLICE_X17Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[7])
                                                      0.246     6.372 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84_reg[22]_i_1/O[7]
                         net (fo=2, routed)           0.234     6.606    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/add_ln51_7_fu_780_p2[22]
    SLICE_X16Y52         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     6.758 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_7_reg_899[22]_i_11/O
                         net (fo=1, routed)           0.015     6.773    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899_reg[22][7]
    SLICE_X16Y52         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.890 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899_reg[22]_i_2/CO[7]
                         net (fo=1, routed)           0.026     6.916    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899_reg[22]_i_2_n_2
    SLICE_X16Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.972 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899_reg[30]_i_2/O[0]
                         net (fo=2, routed)           0.331     7.303    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/add_ln51_fu_516_p2[39]
    SLICE_X19Y53         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     7.453 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899[30]_i_10/O
                         net (fo=1, routed)           0.013     7.466    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899[30]_i_10_n_2
    SLICE_X19Y53         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     7.658 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.684    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899_reg[30]_i_1_n_2
    SLICE_X19Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.740 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.025     7.765    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/p_0_in_0[31]
    SLICE_X19Y54         FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/tmp_7_reg_899_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.445    11.917    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/ap_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/tmp_7_reg_899_reg[31]/C
                         clock pessimism              0.150    12.067    
                         clock uncertainty           -0.159    11.908    
    SLICE_X19Y54         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    11.933    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/tmp_7_reg_899_reg[31]
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 4.120ns (69.959%)  route 1.769ns (30.041%))
  Logic Levels:           20  (CARRY8=8 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 11.896 - 10.312 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.644ns (routing 0.591ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.533ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.644     1.843    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/CLK
    DSP48E2_X0Y28        DSP_A_B_DATA                                 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     2.055 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.055    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     2.128 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.128    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     2.737 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     2.737    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_MULTIPLIER.V<43>
    DSP48E2_X0Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     2.783 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     2.783    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_M_DATA.V_DATA<43>
    DSP48E2_X0Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.354 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.354    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.476 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.490    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/PCIN[47]
    DSP48E2_X0Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.036 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.036    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.145 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.257     4.402    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__1_1[18]
    SLICE_X4Y71          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     4.490 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_23/O
                         net (fo=1, routed)           0.025     4.515    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_23_n_2
    SLICE_X4Y71          CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     4.699 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_10/O[5]
                         net (fo=2, routed)           0.254     4.953    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_5_fu_691_p2[20]
    SLICE_X4Y76          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     5.101 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_13/O
                         net (fo=1, routed)           0.022     5.123    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_13_n_2
    SLICE_X4Y76          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.282 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.308    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_2_n_2
    SLICE_X4Y77          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.384 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[14]_i_2/O[1]
                         net (fo=2, routed)           0.279     5.663    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_6_fu_725_p2[24]
    SLICE_X10Y77         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     5.787 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[14]_i_9/O
                         net (fo=1, routed)           0.009     5.796    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[14]_i_9_n_2
    SLICE_X10Y77         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.240     6.036 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[14]_i_1/O[5]
                         net (fo=2, routed)           0.237     6.273    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_7_fu_759_p2[12]
    SLICE_X11Y77         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     6.396 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_4_reg_873[14]_i_13/O
                         net (fo=1, routed)           0.011     6.407    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[14][5]
    SLICE_X11Y77         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.562 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026     6.588    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[14]_i_2_n_2
    SLICE_X11Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     6.704 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22]_i_2/O[5]
                         net (fo=2, routed)           0.547     7.250    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/add_ln38_fu_500_p2[36]
    SLICE_X18Y78         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     7.398 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873[22]_i_5/O
                         net (fo=1, routed)           0.011     7.409    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873[22]_i_5_n_2
    SLICE_X18Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     7.564 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.590    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22]_i_1_n_2
    SLICE_X18Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     7.706 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[30]_i_1/O[7]
                         net (fo=1, routed)           0.026     7.732    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/p_0_in[30]
    SLICE_X18Y79         FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.424    11.896    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/ap_clk
    SLICE_X18Y79         FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[30]/C
                         clock pessimism              0.147    12.043    
                         clock uncertainty           -0.159    11.884    
    SLICE_X18Y79         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.909    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[30]
  -------------------------------------------------------------------
                         required time                         11.909    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 4.120ns (69.971%)  route 1.768ns (30.029%))
  Logic Levels:           20  (CARRY8=8 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 11.896 - 10.312 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.644ns (routing 0.591ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.533ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.644     1.843    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/CLK
    DSP48E2_X0Y28        DSP_A_B_DATA                                 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     2.055 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.055    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     2.128 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.128    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     2.737 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     2.737    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_MULTIPLIER.V<43>
    DSP48E2_X0Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     2.783 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     2.783    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_M_DATA.V_DATA<43>
    DSP48E2_X0Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.354 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.354    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.476 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.490    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/PCIN[47]
    DSP48E2_X0Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.036 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.036    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.145 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.257     4.402    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__1_1[18]
    SLICE_X4Y71          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     4.490 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_23/O
                         net (fo=1, routed)           0.025     4.515    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_23_n_2
    SLICE_X4Y71          CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     4.699 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_10/O[5]
                         net (fo=2, routed)           0.254     4.953    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_5_fu_691_p2[20]
    SLICE_X4Y76          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     5.101 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_13/O
                         net (fo=1, routed)           0.022     5.123    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_13_n_2
    SLICE_X4Y76          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.282 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.308    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_2_n_2
    SLICE_X4Y77          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.384 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[14]_i_2/O[1]
                         net (fo=2, routed)           0.279     5.663    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_6_fu_725_p2[24]
    SLICE_X10Y77         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     5.787 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[14]_i_9/O
                         net (fo=1, routed)           0.009     5.796    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[14]_i_9_n_2
    SLICE_X10Y77         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.240     6.036 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[14]_i_1/O[5]
                         net (fo=2, routed)           0.237     6.273    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_7_fu_759_p2[12]
    SLICE_X11Y77         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     6.396 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_4_reg_873[14]_i_13/O
                         net (fo=1, routed)           0.011     6.407    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[14][5]
    SLICE_X11Y77         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.562 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026     6.588    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[14]_i_2_n_2
    SLICE_X11Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     6.704 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22]_i_2/O[5]
                         net (fo=2, routed)           0.547     7.250    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/add_ln38_fu_500_p2[36]
    SLICE_X18Y78         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     7.398 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873[22]_i_5/O
                         net (fo=1, routed)           0.011     7.409    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873[22]_i_5_n_2
    SLICE_X18Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     7.564 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.590    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22]_i_1_n_2
    SLICE_X18Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     7.706 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[30]_i_1/O[5]
                         net (fo=1, routed)           0.025     7.731    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/p_0_in[28]
    SLICE_X18Y79         FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.424    11.896    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/ap_clk
    SLICE_X18Y79         FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[28]/C
                         clock pessimism              0.147    12.043    
                         clock uncertainty           -0.159    11.884    
    SLICE_X18Y79         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    11.909    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[28]
  -------------------------------------------------------------------
                         required time                         11.909    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 4.107ns (69.893%)  route 1.769ns (30.107%))
  Logic Levels:           20  (CARRY8=8 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 11.896 - 10.312 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.644ns (routing 0.591ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.533ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.644     1.843    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/CLK
    DSP48E2_X0Y28        DSP_A_B_DATA                                 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     2.055 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.055    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     2.128 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.128    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     2.737 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     2.737    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_MULTIPLIER.V<43>
    DSP48E2_X0Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     2.783 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     2.783    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_M_DATA.V_DATA<43>
    DSP48E2_X0Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.354 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.354    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.476 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.490    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/PCIN[47]
    DSP48E2_X0Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.036 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.036    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.145 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.257     4.402    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__1_1[18]
    SLICE_X4Y71          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     4.490 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_23/O
                         net (fo=1, routed)           0.025     4.515    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_23_n_2
    SLICE_X4Y71          CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     4.699 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_10/O[5]
                         net (fo=2, routed)           0.254     4.953    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_5_fu_691_p2[20]
    SLICE_X4Y76          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     5.101 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_13/O
                         net (fo=1, routed)           0.022     5.123    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_13_n_2
    SLICE_X4Y76          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.282 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.308    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_2_n_2
    SLICE_X4Y77          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.384 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[14]_i_2/O[1]
                         net (fo=2, routed)           0.279     5.663    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_6_fu_725_p2[24]
    SLICE_X10Y77         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     5.787 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[14]_i_9/O
                         net (fo=1, routed)           0.009     5.796    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[14]_i_9_n_2
    SLICE_X10Y77         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.240     6.036 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[14]_i_1/O[5]
                         net (fo=2, routed)           0.237     6.273    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_7_fu_759_p2[12]
    SLICE_X11Y77         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     6.396 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_4_reg_873[14]_i_13/O
                         net (fo=1, routed)           0.011     6.407    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[14][5]
    SLICE_X11Y77         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.562 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026     6.588    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[14]_i_2_n_2
    SLICE_X11Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     6.704 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22]_i_2/O[5]
                         net (fo=2, routed)           0.547     7.250    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/add_ln38_fu_500_p2[36]
    SLICE_X18Y78         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     7.398 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873[22]_i_5/O
                         net (fo=1, routed)           0.011     7.409    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873[22]_i_5_n_2
    SLICE_X18Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     7.564 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.590    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22]_i_1_n_2
    SLICE_X18Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     7.693 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[30]_i_1/O[6]
                         net (fo=1, routed)           0.026     7.719    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/p_0_in[29]
    SLICE_X18Y79         FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.424    11.896    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/ap_clk
    SLICE_X18Y79         FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[29]/C
                         clock pessimism              0.147    12.043    
                         clock uncertainty           -0.159    11.884    
    SLICE_X18Y79         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    11.909    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[29]
  -------------------------------------------------------------------
                         required time                         11.909    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/tmp_7_reg_899_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 3.849ns (65.345%)  route 2.041ns (34.655%))
  Logic Levels:           18  (CARRY8=7 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 11.924 - 10.312 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.644ns (routing 0.591ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.533ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.644     1.843    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/CLK
    DSP48E2_X0Y18        DSP_A_B_DATA                                 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y18        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     2.055 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.055    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y18        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     2.128 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.128    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y18        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     2.737 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     2.737    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_MULTIPLIER.V<43>
    DSP48E2_X0Y18        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     2.783 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     2.783    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_M_DATA.V_DATA<43>
    DSP48E2_X0Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.354 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.354    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.476 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.490    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product__0/PCIN[47]
    DSP48E2_X0Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     4.036 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     4.036    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     4.145 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.410     4.555    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product__1_1[24]
    SLICE_X4Y49          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     4.680 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84[14]_i_27/O
                         net (fo=1, routed)           0.016     4.696    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84[14]_i_27_n_2
    SLICE_X4Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     4.933 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84_reg[14]_i_11/O[5]
                         net (fo=2, routed)           0.652     5.585    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/add_ln51_5_fu_708_p2[28]
    SLICE_X15Y49         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     5.668 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.694    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84_reg[14]_i_2_n_2
    SLICE_X15Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.750 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84_reg[22]_i_2/O[0]
                         net (fo=2, routed)           0.269     6.019    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/add_ln51_6_fu_746_p2[31]
    SLICE_X17Y50         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     6.117 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84[22]_i_10/O
                         net (fo=1, routed)           0.009     6.126    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84[22]_i_10_n_2
    SLICE_X17Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[7])
                                                      0.246     6.372 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84_reg[22]_i_1/O[7]
                         net (fo=2, routed)           0.234     6.606    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/add_ln51_7_fu_780_p2[22]
    SLICE_X16Y52         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     6.758 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_7_reg_899[22]_i_11/O
                         net (fo=1, routed)           0.015     6.773    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899_reg[22][7]
    SLICE_X16Y52         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.890 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899_reg[22]_i_2/CO[7]
                         net (fo=1, routed)           0.026     6.916    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899_reg[22]_i_2_n_2
    SLICE_X16Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.972 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899_reg[30]_i_2/O[0]
                         net (fo=2, routed)           0.331     7.303    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/add_ln51_fu_516_p2[39]
    SLICE_X19Y53         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     7.453 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899[30]_i_10/O
                         net (fo=1, routed)           0.013     7.466    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899[30]_i_10_n_2
    SLICE_X19Y53         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     7.707 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899_reg[30]_i_1/O[7]
                         net (fo=1, routed)           0.026     7.733    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/p_0_in_0[30]
    SLICE_X19Y53         FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/tmp_7_reg_899_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.452    11.924    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/ap_clk
    SLICE_X19Y53         FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/tmp_7_reg_899_reg[30]/C
                         clock pessimism              0.150    12.075    
                         clock uncertainty           -0.159    11.915    
    SLICE_X19Y53         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.940    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/tmp_7_reg_899_reg[30]
  -------------------------------------------------------------------
                         required time                         11.940    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.208ns  (required time - arrival time)
  Source:                 design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 4.090ns (69.817%)  route 1.768ns (30.183%))
  Logic Levels:           20  (CARRY8=8 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 11.896 - 10.312 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.644ns (routing 0.591ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.533ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.644     1.843    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/CLK
    DSP48E2_X0Y28        DSP_A_B_DATA                                 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     2.055 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.055    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     2.128 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.128    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     2.737 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     2.737    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_MULTIPLIER.V<43>
    DSP48E2_X0Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     2.783 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     2.783    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_M_DATA.V_DATA<43>
    DSP48E2_X0Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.354 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.354    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.476 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.490    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/PCIN[47]
    DSP48E2_X0Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.036 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.036    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.145 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.257     4.402    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__1_1[18]
    SLICE_X4Y71          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     4.490 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_23/O
                         net (fo=1, routed)           0.025     4.515    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_23_n_2
    SLICE_X4Y71          CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     4.699 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_10/O[5]
                         net (fo=2, routed)           0.254     4.953    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_5_fu_691_p2[20]
    SLICE_X4Y76          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     5.101 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_13/O
                         net (fo=1, routed)           0.022     5.123    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_13_n_2
    SLICE_X4Y76          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.282 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.308    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_2_n_2
    SLICE_X4Y77          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.384 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[14]_i_2/O[1]
                         net (fo=2, routed)           0.279     5.663    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_6_fu_725_p2[24]
    SLICE_X10Y77         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     5.787 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[14]_i_9/O
                         net (fo=1, routed)           0.009     5.796    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[14]_i_9_n_2
    SLICE_X10Y77         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.240     6.036 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[14]_i_1/O[5]
                         net (fo=2, routed)           0.237     6.273    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_7_fu_759_p2[12]
    SLICE_X11Y77         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     6.396 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_4_reg_873[14]_i_13/O
                         net (fo=1, routed)           0.011     6.407    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[14][5]
    SLICE_X11Y77         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.562 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026     6.588    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[14]_i_2_n_2
    SLICE_X11Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     6.704 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22]_i_2/O[5]
                         net (fo=2, routed)           0.547     7.250    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/add_ln38_fu_500_p2[36]
    SLICE_X18Y78         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     7.398 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873[22]_i_5/O
                         net (fo=1, routed)           0.011     7.409    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873[22]_i_5_n_2
    SLICE_X18Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     7.564 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.590    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22]_i_1_n_2
    SLICE_X18Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     7.676 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[30]_i_1/O[4]
                         net (fo=1, routed)           0.025     7.701    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/p_0_in[27]
    SLICE_X18Y79         FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.424    11.896    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/ap_clk
    SLICE_X18Y79         FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[27]/C
                         clock pessimism              0.147    12.043    
                         clock uncertainty           -0.159    11.884    
    SLICE_X18Y79         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.909    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[27]
  -------------------------------------------------------------------
                         required time                         11.909    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  4.208    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 4.086ns (69.785%)  route 1.769ns (30.215%))
  Logic Levels:           20  (CARRY8=8 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 11.894 - 10.312 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.644ns (routing 0.591ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.533ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.644     1.843    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/CLK
    DSP48E2_X0Y28        DSP_A_B_DATA                                 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     2.055 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.055    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     2.128 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.128    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     2.737 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     2.737    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_MULTIPLIER.V<43>
    DSP48E2_X0Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     2.783 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     2.783    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_M_DATA.V_DATA<43>
    DSP48E2_X0Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.354 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.354    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.476 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.490    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/PCIN[47]
    DSP48E2_X0Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.036 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.036    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.145 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.257     4.402    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__1_1[18]
    SLICE_X4Y71          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     4.490 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_23/O
                         net (fo=1, routed)           0.025     4.515    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_23_n_2
    SLICE_X4Y71          CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     4.699 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_10/O[5]
                         net (fo=2, routed)           0.254     4.953    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_5_fu_691_p2[20]
    SLICE_X4Y76          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     5.101 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_13/O
                         net (fo=1, routed)           0.022     5.123    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_13_n_2
    SLICE_X4Y76          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.282 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.308    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_2_n_2
    SLICE_X4Y77          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.384 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[14]_i_2/O[1]
                         net (fo=2, routed)           0.279     5.663    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_6_fu_725_p2[24]
    SLICE_X10Y77         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     5.787 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[14]_i_9/O
                         net (fo=1, routed)           0.009     5.796    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[14]_i_9_n_2
    SLICE_X10Y77         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.240     6.036 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[14]_i_1/O[5]
                         net (fo=2, routed)           0.237     6.273    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_7_fu_759_p2[12]
    SLICE_X11Y77         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     6.396 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_4_reg_873[14]_i_13/O
                         net (fo=1, routed)           0.011     6.407    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[14][5]
    SLICE_X11Y77         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.562 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026     6.588    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[14]_i_2_n_2
    SLICE_X11Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     6.704 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22]_i_2/O[5]
                         net (fo=2, routed)           0.547     7.250    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/add_ln38_fu_500_p2[36]
    SLICE_X18Y78         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     7.398 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873[22]_i_5/O
                         net (fo=1, routed)           0.011     7.409    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873[22]_i_5_n_2
    SLICE_X18Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     7.564 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.590    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22]_i_1_n_2
    SLICE_X18Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     7.672 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[30]_i_1/O[3]
                         net (fo=1, routed)           0.026     7.698    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/p_0_in[26]
    SLICE_X18Y79         FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.422    11.894    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/ap_clk
    SLICE_X18Y79         FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[26]/C
                         clock pessimism              0.147    12.041    
                         clock uncertainty           -0.159    11.882    
    SLICE_X18Y79         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.907    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[26]
  -------------------------------------------------------------------
                         required time                         11.907    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/tmp_7_reg_899_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 3.848ns (65.350%)  route 2.040ns (34.650%))
  Logic Levels:           18  (CARRY8=7 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 11.924 - 10.312 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.644ns (routing 0.591ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.533ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.644     1.843    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/CLK
    DSP48E2_X0Y18        DSP_A_B_DATA                                 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y18        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     2.055 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.055    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y18        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     2.128 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.128    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y18        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     2.737 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     2.737    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_MULTIPLIER.V<43>
    DSP48E2_X0Y18        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     2.783 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     2.783    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_M_DATA.V_DATA<43>
    DSP48E2_X0Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.354 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.354    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.476 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.490    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product__0/PCIN[47]
    DSP48E2_X0Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     4.036 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     4.036    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     4.145 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.410     4.555    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_product__1_1[24]
    SLICE_X4Y49          LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     4.680 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84[14]_i_27/O
                         net (fo=1, routed)           0.016     4.696    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84[14]_i_27_n_2
    SLICE_X4Y49          CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     4.933 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84_reg[14]_i_11/O[5]
                         net (fo=2, routed)           0.652     5.585    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/add_ln51_5_fu_708_p2[28]
    SLICE_X15Y49         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     5.668 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.694    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84_reg[14]_i_2_n_2
    SLICE_X15Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.750 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84_reg[22]_i_2/O[0]
                         net (fo=2, routed)           0.269     6.019    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/add_ln51_6_fu_746_p2[31]
    SLICE_X17Y50         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     6.117 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84[22]_i_10/O
                         net (fo=1, routed)           0.009     6.126    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84[22]_i_10_n_2
    SLICE_X17Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[7])
                                                      0.246     6.372 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/empty_fu_84_reg[22]_i_1/O[7]
                         net (fo=2, routed)           0.234     6.606    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/add_ln51_7_fu_780_p2[22]
    SLICE_X16Y52         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     6.758 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U38/tmp_7_reg_899[22]_i_11/O
                         net (fo=1, routed)           0.015     6.773    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899_reg[22][7]
    SLICE_X16Y52         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.890 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899_reg[22]_i_2/CO[7]
                         net (fo=1, routed)           0.026     6.916    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899_reg[22]_i_2_n_2
    SLICE_X16Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.972 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899_reg[30]_i_2/O[0]
                         net (fo=2, routed)           0.331     7.303    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/add_ln51_fu_516_p2[39]
    SLICE_X19Y53         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     7.453 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899[30]_i_10/O
                         net (fo=1, routed)           0.013     7.466    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899[30]_i_10_n_2
    SLICE_X19Y53         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     7.706 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/mul_31ns_17s_48_1_1_U34/tmp_7_reg_899_reg[30]_i_1/O[5]
                         net (fo=1, routed)           0.025     7.731    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/p_0_in_0[28]
    SLICE_X19Y53         FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/tmp_7_reg_899_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.452    11.924    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/ap_clk
    SLICE_X19Y53         FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/tmp_7_reg_899_reg[28]/C
                         clock pessimism              0.150    12.075    
                         clock uncertainty           -0.159    11.915    
    SLICE_X19Y53         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.940    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/tmp_7_reg_899_reg[28]
  -------------------------------------------------------------------
                         required time                         11.940    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 4.080ns (69.766%)  route 1.768ns (30.234%))
  Logic Levels:           20  (CARRY8=8 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 11.894 - 10.312 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.644ns (routing 0.591ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.533ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.644     1.843    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/CLK
    DSP48E2_X0Y28        DSP_A_B_DATA                                 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     2.055 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     2.055    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     2.128 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     2.128    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     2.737 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     2.737    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_MULTIPLIER.V<43>
    DSP48E2_X0Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     2.783 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     2.783    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_M_DATA.V_DATA<43>
    DSP48E2_X0Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.354 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.354    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.476 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.490    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/PCIN[47]
    DSP48E2_X0Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.036 f  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.036    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.145 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.257     4.402    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_product__1_1[18]
    SLICE_X4Y71          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     4.490 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_23/O
                         net (fo=1, routed)           0.025     4.515    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_23_n_2
    SLICE_X4Y71          CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     4.699 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_10/O[5]
                         net (fo=2, routed)           0.254     4.953    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_5_fu_691_p2[20]
    SLICE_X4Y76          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     5.101 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_13/O
                         net (fo=1, routed)           0.022     5.123    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[6]_i_13_n_2
    SLICE_X4Y76          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.282 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.308    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[6]_i_2_n_2
    SLICE_X4Y77          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.384 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[14]_i_2/O[1]
                         net (fo=2, routed)           0.279     5.663    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_6_fu_725_p2[24]
    SLICE_X10Y77         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     5.787 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[14]_i_9/O
                         net (fo=1, routed)           0.009     5.796    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78[14]_i_9_n_2
    SLICE_X10Y77         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.240     6.036 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/empty_fu_78_reg[14]_i_1/O[5]
                         net (fo=2, routed)           0.237     6.273    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/add_ln38_7_fu_759_p2[12]
    SLICE_X11Y77         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     6.396 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U16/tmp_4_reg_873[14]_i_13/O
                         net (fo=1, routed)           0.011     6.407    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[14][5]
    SLICE_X11Y77         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.562 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.026     6.588    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[14]_i_2_n_2
    SLICE_X11Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     6.704 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22]_i_2/O[5]
                         net (fo=2, routed)           0.547     7.250    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/add_ln38_fu_500_p2[36]
    SLICE_X18Y78         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     7.398 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873[22]_i_5/O
                         net (fo=1, routed)           0.011     7.409    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873[22]_i_5_n_2
    SLICE_X18Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     7.564 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.590    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[22]_i_1_n_2
    SLICE_X18Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     7.666 r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/mul_32s_16s_48_1_1_U12/tmp_4_reg_873_reg[30]_i_1/O[1]
                         net (fo=1, routed)           0.025     7.691    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/p_0_in[24]
    SLICE_X18Y79         FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.422    11.894    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/ap_clk
    SLICE_X18Y79         FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[24]/C
                         clock pessimism              0.147    12.041    
                         clock uncertainty           -0.159    11.882    
    SLICE_X18Y79         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.907    design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/tmp_4_reg_873_reg[24]
  -------------------------------------------------------------------
                         required time                         11.907    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  4.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1097]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.060ns (43.478%)  route 0.078ns (56.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.475ns (routing 0.533ns, distribution 0.942ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.591ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.475     1.635    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X1Y125         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     1.695 r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[98]/Q
                         net (fo=2, routed)           0.078     1.773    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[73]
    SLICE_X0Y125         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1097]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.653     1.852    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X0Y125         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1097]/C
                         clock pessimism             -0.151     1.701    
    SLICE_X0Y125         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.763    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1097]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.060ns (31.790%)  route 0.129ns (68.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.451ns (routing 0.533ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.591ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.451     1.611    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y132         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.671 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=3, routed)           0.129     1.800    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[21]
    SLICE_X2Y133         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.679     1.878    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y133         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[5]/C
                         clock pessimism             -0.151     1.727    
    SLICE_X2Y133         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.789    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.081ns (49.693%)  route 0.082ns (50.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.454ns (routing 0.533ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.591ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.454     1.614    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X10Y134        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y134        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.673 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[1]/Q
                         net (fo=1, routed)           0.058     1.731    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg_n_0_[1]
    SLICE_X11Y134        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.022     1.753 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[1]_i_1/O
                         net (fo=1, routed)           0.024     1.777    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/p_1_in[1]
    SLICE_X11Y134        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.659     1.858    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X11Y134        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[1]/C
                         clock pessimism             -0.151     1.707    
    SLICE_X11Y134        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.767    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/predict_0/inst/grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/predict_0/inst/ap_CS_fsm_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.080ns (48.505%)  route 0.085ns (51.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.413ns (routing 0.533ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.591ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.413     1.573    design_1_i/predict_0/inst/grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X8Y33          FDRE                                         r  design_1_i/predict_0/inst/grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.631 r  design_1_i/predict_0/inst/grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/Q
                         net (fo=3, routed)           0.063     1.694    design_1_i/predict_0/inst/grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432/flow_control_loop_pipe_sequential_init_U/ap_done_cache
    SLICE_X10Y33         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.716 r  design_1_i/predict_0/inst/grp_predict_Pipeline_matmul3_VITIS_LOOP_61_4_fu_432/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[11]_i_1/O
                         net (fo=1, routed)           0.022     1.738    design_1_i/predict_0/inst/ap_NS_fsm[11]
    SLICE_X10Y33         FDRE                                         r  design_1_i/predict_0/inst/ap_CS_fsm_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.616     1.815    design_1_i/predict_0/inst/ap_clk
    SLICE_X10Y33         FDRE                                         r  design_1_i/predict_0/inst/ap_CS_fsm_reg[11]/C
                         clock pessimism             -0.150     1.665    
    SLICE_X10Y33         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.725    design_1_i/predict_0/inst/ap_CS_fsm_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1035]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][13][userdata][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.059ns (30.890%)  route 0.132ns (69.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.457ns (routing 0.533ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.591ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.457     1.617    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X12Y122        FDRE                                         r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1035]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.676 r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1035]/Q
                         net (fo=4, routed)           0.132     1.808    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_payld[27]
    SLICE_X6Y122         FDRE                                         r  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][13][userdata][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.684     1.883    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X6Y122         FDRE                                         r  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][13][userdata][2]/C
                         clock pessimism             -0.151     1.732    
    SLICE_X6Y122         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.794    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][13][userdata][2]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.060ns (46.882%)  route 0.068ns (53.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      1.456ns (routing 0.533ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.591ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.456     1.616    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X6Y135         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.676 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/Q
                         net (fo=2, routed)           0.068     1.744    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[38]
    SLICE_X6Y133         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.669     1.868    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X6Y133         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[22]/C
                         clock pessimism             -0.200     1.668    
    SLICE_X6Y133         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.730    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.059ns (44.030%)  route 0.075ns (55.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      1.463ns (routing 0.533ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.591ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.463     1.623    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y132         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.682 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.075     1.757    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X2Y133         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.684     1.883    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y133         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.201     1.683    
    SLICE_X2Y133         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.743    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.060ns (46.803%)  route 0.068ns (53.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      1.456ns (routing 0.533ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.591ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.456     1.616    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X6Y135         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.676 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]/Q
                         net (fo=2, routed)           0.068     1.745    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[35]
    SLICE_X6Y134         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.668     1.867    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X6Y134         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[19]/C
                         clock pessimism             -0.200     1.667    
    SLICE_X6Y134         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.729    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.059ns (36.329%)  route 0.103ns (63.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.437ns (routing 0.533ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.591ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.437     1.597    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X8Y152         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.656 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]/Q
                         net (fo=3, routed)           0.103     1.759    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]
    SLICE_X9Y152         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.634     1.833    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X9Y152         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[8]/C
                         clock pessimism             -0.152     1.681    
    SLICE_X9Y152         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     1.743    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1124]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.060ns (42.259%)  route 0.082ns (57.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.475ns (routing 0.533ns, distribution 0.942ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.591ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.475     1.635    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X1Y126         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.695 r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[128]/Q
                         net (fo=2, routed)           0.082     1.777    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[100]
    SLICE_X0Y126         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.653     1.852    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X0Y126         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1124]/C
                         clock pessimism             -0.151     1.701    
    SLICE_X0Y126         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.761    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1124]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.156 }
Period(ns):         10.312
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.312      7.312      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP6RCLK     n/a            3.000         10.312      7.312      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Min Period        n/a     PS8/SAXIGP6WCLK     n/a            3.000         10.312      7.312      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.312      8.957      RAMB36_X0Y21  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.312      8.957      RAMB36_X0Y21  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.312      8.957      RAMB36_X1Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.312      8.957      RAMB36_X1Y25  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.312      8.957      RAMB18_X0Y28  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_35_2_fu_395/p_ZL10l1_weights_1_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.312      8.957      RAMB18_X0Y18  design_1_i/predict_0/inst/grp_predict_Pipeline_VITIS_LOOP_48_3_fu_413/p_ZL10l2_weights_1_U/q0_reg/CLKARDCLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.312      9.248      SLICE_X9Y116  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP6RCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Low Pulse Width   Fast    PS8/SAXIGP6RCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Low Pulse Width   Slow    PS8/SAXIGP6WCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Low Pulse Width   Fast    PS8/SAXIGP6WCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y21  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y21  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y21  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y21  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP6RCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Fast    PS8/SAXIGP6RCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Slow    PS8/SAXIGP6WCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
High Pulse Width  Fast    PS8/SAXIGP6WCLK     n/a            1.500         5.156       3.656      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y21  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y21  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y21  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y21  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.949ns  (logic 0.150ns (15.806%)  route 0.799ns (84.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.441ns (routing 0.533ns, distribution 0.908ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.501     0.501    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y168        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     0.651 r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.298     0.949    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y168        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.441     1.601    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y168        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.060ns (13.953%)  route 0.370ns (86.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.018ns (routing 0.365ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.265     0.265    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y168        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     0.325 r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.105     0.430    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y168        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.018     1.156    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y168        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.833ns  (logic 0.079ns (4.310%)  route 1.754ns (95.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.650ns (routing 0.591ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.533ns, distribution 0.868ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.650     1.849    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y135        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.928 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.754     3.682    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y100         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.401     1.561    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y100         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.833ns  (logic 0.079ns (4.310%)  route 1.754ns (95.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.650ns (routing 0.591ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.533ns, distribution 0.868ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.650     1.849    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y135        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.928 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.754     3.682    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y100         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.401     1.561    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y100         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.833ns  (logic 0.079ns (4.310%)  route 1.754ns (95.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.650ns (routing 0.591ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.533ns, distribution 0.868ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.650     1.849    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y135        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.928 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.754     3.682    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y100         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.401     1.561    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y100         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.668ns  (logic 0.079ns (4.736%)  route 1.589ns (95.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.650ns (routing 0.591ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.533ns, distribution 0.865ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.650     1.849    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y135        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.928 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.589     3.517    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y103         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.398     1.558    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y103         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.668ns  (logic 0.079ns (4.736%)  route 1.589ns (95.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.650ns (routing 0.591ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.533ns, distribution 0.865ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.650     1.849    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y135        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.928 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.589     3.517    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y103         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.398     1.558    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y103         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.668ns  (logic 0.079ns (4.736%)  route 1.589ns (95.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.650ns (routing 0.591ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.533ns, distribution 0.865ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.650     1.849    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y135        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.928 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.589     3.517    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y103         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.398     1.558    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y103         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.586ns  (logic 0.079ns (4.981%)  route 1.507ns (95.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.650ns (routing 0.591ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.533ns, distribution 0.866ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.650     1.849    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y135        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.928 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.507     3.435    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y101         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.399     1.559    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y101         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.586ns  (logic 0.079ns (4.981%)  route 1.507ns (95.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.650ns (routing 0.591ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.533ns, distribution 0.866ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.650     1.849    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y135        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.928 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.507     3.435    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y101         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.399     1.559    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y101         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.586ns  (logic 0.079ns (4.981%)  route 1.507ns (95.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.650ns (routing 0.591ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.533ns, distribution 0.866ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.650     1.849    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y135        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.928 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.507     3.435    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y101         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.399     1.559    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y101         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.535ns  (logic 0.079ns (5.148%)  route 1.456ns (94.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.650ns (routing 0.591ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.533ns, distribution 0.870ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.650     1.849    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y135        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.928 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.456     3.384    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y107        FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.403     1.563    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y107        FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.039ns (21.890%)  route 0.139ns (78.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.324ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.365ns, distribution 0.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        0.905     1.016    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y135        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.055 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.139     1.194    design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y140        FDCE                                         f  design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.027     1.165    design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y140        FDCE                                         r  design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.039ns (21.890%)  route 0.139ns (78.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.324ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.365ns, distribution 0.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        0.905     1.016    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y135        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.055 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.139     1.194    design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y140        FDCE                                         f  design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.027     1.165    design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y140        FDCE                                         r  design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.039ns (21.890%)  route 0.139ns (78.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.324ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.365ns, distribution 0.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        0.905     1.016    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y135        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.055 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.139     1.194    design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y140        FDCE                                         f  design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.027     1.165    design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y140        FDCE                                         r  design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.490%)  route 0.184ns (82.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.892ns (routing 0.324ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.365ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        0.892     1.003    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X13Y151        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y151        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.042 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=52, routed)          0.184     1.226    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X5Y150         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.021     1.159    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X5Y150         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.039ns (18.469%)  route 0.172ns (81.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.324ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.365ns, distribution 0.655ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        0.905     1.016    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y135        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.055 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.172     1.227    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y140        FDCE                                         f  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.020     1.158    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X12Y140        FDCE                                         r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.039ns (18.469%)  route 0.172ns (81.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.324ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.365ns, distribution 0.655ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        0.905     1.016    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y135        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.055 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.172     1.227    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y140        FDCE                                         f  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.020     1.158    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X12Y140        FDCE                                         r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.039ns (18.469%)  route 0.172ns (81.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.324ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.365ns, distribution 0.655ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        0.905     1.016    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y135        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.055 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.172     1.227    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y140        FDCE                                         f  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.020     1.158    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X12Y140        FDCE                                         r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.039ns (15.462%)  route 0.213ns (84.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.324ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.365ns, distribution 0.661ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        0.905     1.016    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y135        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.055 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.213     1.268    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y127        FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.026     1.164    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y127        FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.039ns (15.462%)  route 0.213ns (84.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.324ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.365ns, distribution 0.661ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        0.905     1.016    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y135        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.055 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.213     1.268    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y127        FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.026     1.164    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y127        FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.039ns (15.462%)  route 0.213ns (84.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.324ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.365ns, distribution 0.661ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        0.905     1.016    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y135        FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.055 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.213     1.268    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y127        FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=8657, routed)        1.026     1.164    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y127        FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





