\par Further work can be done to produce HDL code or package the SIMULINK\textregisteredmark\ model into an IP package for deployment on an FPGA. Modules in Fig. \ref{fig:sysSpecs} with a yellow background color 