# compile verilog/system verilog design source files
sv   \
"../../../../../../../ip_repo/delimiter_1.0/src/delimiter.sv" \

sv xil_defaultlib  \
"../../../../../../../ip_repo/delimiter_1.0/src/delimiter_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
