// Seed: 941555480
module module_0 (
    input wor id_0,
    output tri0 id_1,
    output supply1 id_2,
    output tri0 id_3,
    output wire id_4,
    input wire id_5,
    input wire id_6,
    output wire id_7
);
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input supply0 id_2,
    input uwire id_3,
    output uwire id_4,
    input tri id_5,
    input tri id_6,
    input tri0 id_7,
    input supply0 id_8,
    output wor id_9,
    input wire id_10,
    input supply1 id_11,
    input supply1 id_12,
    output wor id_13,
    input tri0 id_14,
    input uwire id_15,
    output wand id_16,
    input tri1 id_17,
    output tri1 id_18,
    output tri0 id_19,
    input tri0 id_20,
    input supply1 id_21
    , id_31,
    input supply0 id_22,
    input supply1 id_23,
    input tri0 id_24,
    input wire id_25,
    input wire id_26,
    output wor id_27,
    input wand id_28,
    input supply0 id_29
);
  assign id_4 = id_25 ? id_22 == 1'b0 - 1 : 1;
  module_0 modCall_1 (
      id_6,
      id_16,
      id_13,
      id_27,
      id_13,
      id_22,
      id_25,
      id_18
  );
  assign modCall_1.id_2 = 0;
endmodule
