Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Thu Mar 28 15:09:46 2019
| Host             : DESKTOP-EPHBFNF running 64-bit major release  (build 9200)
| Command          : report_power -file ACD_gain_test_power_routed.rpt -pb ACD_gain_test_power_summary_routed.pb -rpx ACD_gain_test_power_routed.rpx
| Design           : ACD_gain_test
| Device           : xc7a50tfgg484-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.475        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.400        |
| Device Static (W)        | 0.075        |
| Total Off-Chip Power (W) | 0.001        |
| Effective TJA (C/W)      | 2.8          |
| Max Ambient (C)          | 98.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.021 |        5 |       --- |             --- |
| Slice Logic             |     0.028 |     2150 |       --- |             --- |
|   LUT as Logic          |     0.020 |      486 |     32600 |            1.49 |
|   Register              |     0.004 |     1093 |     65200 |            1.68 |
|   CARRY4                |     0.004 |      204 |      8150 |            2.50 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register |    <0.001 |        7 |      9600 |            0.07 |
|   Others                |     0.000 |      231 |       --- |             --- |
| Signals                 |     0.032 |     1293 |       --- |             --- |
| PLL                     |     0.123 |        1 |         5 |           20.00 |
| I/O                     |     0.196 |       31 |       250 |           12.40 |
| Static Power            |     0.075 |          |           |                 |
| Total                   |     0.475 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.107 |       0.097 |      0.010 |
| Vccaux    |       1.800 |     0.086 |       0.073 |      0.013 |
| Vcco33    |       3.300 |     0.030 |       0.029 |      0.001 |
| Vcco25    |       2.500 |     0.033 |       0.032 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------+-----------------+
| Clock              | Domain                        | Constraint (ns) |
+--------------------+-------------------------------+-----------------+
| clk_out1_clk_wiz_0 | inst0/inst/clk_out1_clk_wiz_0 |             2.5 |
| clkfbout_clk_wiz_0 | inst0/inst/clkfbout_clk_wiz_0 |             5.0 |
| inst0/inst/clk_in1 | clk_in                        |             5.0 |
+--------------------+-------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------+-----------+
| Name                                                                                        | Power (W) |
+---------------------------------------------------------------------------------------------+-----------+
| ACD_gain_test                                                                               |     0.400 |
|   acd_inst                                                                                  |     0.118 |
|     adc                                                                                     |     0.002 |
|       sync                                                                                  |    <0.001 |
|     control                                                                                 |     0.065 |
|       s0                                                                                    |     0.002 |
|         add                                                                                 |     0.002 |
|           U0                                                                                |     0.002 |
|             xst_addsub                                                                      |     0.002 |
|               i_baseblox.i_baseblox_addsub                                                  |     0.002 |
|                 pipelining.stages[1].slices[1].first.first_stage_adder                      |    <0.001 |
|                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                     i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_q_c_out.i_simple.add_q_cout.q_c_outreg                                |    <0.001 |
|                 pipelining.stages[1].slices[2].first.first_stage_adder                      |    <0.001 |
|                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                     i_q.i_simple.qreg                                                       |    <0.001 |
|                 pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister         |    <0.001 |
|                 pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder            |    <0.001 |
|                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                     i_q.i_simple.qreg                                                       |    <0.001 |
|       s1                                                                                    |     0.019 |
|         mult                                                                                |     0.017 |
|           U0                                                                                |     0.017 |
|             i_mult                                                                          |     0.017 |
|               gLUT.gLUT_speed.iLUT                                                          |     0.017 |
|                 extra_pipeline.extraoutputdel                                               |     0.002 |
|         sub                                                                                 |     0.002 |
|           U0                                                                                |     0.002 |
|             xst_addsub                                                                      |     0.002 |
|               i_baseblox.i_baseblox_addsub                                                  |     0.002 |
|                 pipelining.stages[1].slices[1].first.first_stage_adder                      |    <0.001 |
|                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                     i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_q_c_out.i_simple.sub_q_cout.q_c_outreg                                |    <0.001 |
|                 pipelining.stages[1].slices[2].first.first_stage_adder                      |    <0.001 |
|                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                     i_q.i_simple.qreg                                                       |    <0.001 |
|                 pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister         |    <0.001 |
|                 pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder            |    <0.001 |
|                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                     i_q.i_simple.qreg                                                       |    <0.001 |
|       s2                                                                                    |     0.027 |
|         add                                                                                 |     0.005 |
|           U0                                                                                |     0.005 |
|             xst_addsub                                                                      |     0.005 |
|               i_baseblox.i_baseblox_addsub                                                  |     0.005 |
|                 pipelining.stages[1].slices[1].first.first_stage_adder                      |    <0.001 |
|                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                     i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_q_c_out.i_simple.add_q_cout.q_c_outreg                                |     0.000 |
|                 pipelining.stages[1].slices[2].first.first_stage_adder                      |    <0.001 |
|                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                     i_q.i_simple.qreg                                                       |    <0.001 |
|                 pipelining.stages[1].slices[3].first.first_stage_adder                      |    <0.001 |
|                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                     i_q.i_simple.qreg                                                       |    <0.001 |
|                 pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister      |    <0.001 |
|                 pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder         |    <0.001 |
|                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                     i_q.i_simple.qreg                                                       |    <0.001 |
|                 pipelining.stages[2].slices[2].middlestages.diagonal.i_add.addcarryregister |     0.000 |
|                 pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister      |    <0.001 |
|                 pipelining.stages[3].slices[1].laststage.belowdiagonal.piperegister         |    <0.001 |
|                 pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister         |    <0.001 |
|                 pipelining.stages[3].slices[3].laststage.diagonal.diagonal_adder            |    <0.001 |
|                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                     i_q.i_simple.qreg                                                       |    <0.001 |
|         mult                                                                                |     0.023 |
|           U0                                                                                |     0.023 |
|             i_mult                                                                          |     0.023 |
|               gLUT.gLUT_speed.iLUT                                                          |     0.023 |
|                 extra_pipeline.extraoutputdel                                               |     0.001 |
|       s3                                                                                    |     0.008 |
|         add                                                                                 |     0.007 |
|           U0                                                                                |     0.007 |
|             xst_addsub                                                                      |     0.007 |
|               i_baseblox.i_baseblox_addsub                                                  |     0.007 |
|                 pipelining.stages[1].slices[1].first.first_stage_adder                      |    <0.001 |
|                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                     i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_q_c_out.i_simple.add_q_cout.q_c_outreg                                |    <0.001 |
|                 pipelining.stages[1].slices[2].first.first_stage_adder                      |     0.001 |
|                   i_lut6.i_lut6_addsub                                                      |     0.001 |
|                     i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_q_c_out.i_simple.add_q_cout.q_c_outreg                                |    <0.001 |
|                 pipelining.stages[1].slices[3].first.first_stage_adder                      |     0.001 |
|                   i_lut6.i_lut6_addsub                                                      |     0.001 |
|                     i_q.i_simple.qreg                                                       |    <0.001 |
|                 pipelining.stages[2].slices[1].middlestages.belowdiagonal.piperegister      |    <0.001 |
|                 pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder         |    <0.001 |
|                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                     i_q.i_simple.qreg                                                       |    <0.001 |
|                 pipelining.stages[2].slices[2].middlestages.diagonal.i_add.addcarryregister |    <0.001 |
|                 pipelining.stages[2].slices[3].middlestages.abovediagonal.piperegister      |    <0.001 |
|                 pipelining.stages[3].slices[1].laststage.belowdiagonal.piperegister         |    <0.001 |
|                 pipelining.stages[3].slices[2].laststage.belowdiagonal.piperegister         |    <0.001 |
|                 pipelining.stages[3].slices[3].laststage.diagonal.diagonal_adder            |    <0.001 |
|                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                     i_q.i_simple.qreg                                                       |    <0.001 |
|     dac                                                                                     |    <0.001 |
|   debounce_inst1                                                                            |     0.002 |
|   debounce_inst2                                                                            |     0.004 |
|   debounce_inste                                                                            |     0.005 |
|   inst0                                                                                     |     0.124 |
|     inst                                                                                    |     0.124 |
+---------------------------------------------------------------------------------------------+-----------+


