Loading plugins phase: Elapsed time ==> 0s.203ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\suzukihajime\Documents\PSoC Creator\boost\boost.cydsn\boost.cyprj -d CY8C5268LTI-LP030 -s C:\Users\suzukihajime\Documents\PSoC Creator\boost\boost.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.984ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.062ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  boost.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\suzukihajime\Documents\PSoC Creator\boost\boost.cydsn\boost.cyprj -dcpsoc3 boost.v -verilog
======================================================================

======================================================================
Compiling:  boost.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\suzukihajime\Documents\PSoC Creator\boost\boost.cydsn\boost.cyprj -dcpsoc3 boost.v -verilog
======================================================================

======================================================================
Compiling:  boost.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\suzukihajime\Documents\PSoC Creator\boost\boost.cydsn\boost.cyprj -dcpsoc3 -verilog boost.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Sep 17 01:21:23 2016


======================================================================
Compiling:  boost.v
Program  :   vpp
Options  :    -yv2 -q10 boost.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Sep 17 01:21:23 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Users\suzukihajime\Documents\PSoC Creator\boost\boost.cydsn\clock24_intl\clock24_intl.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'boost.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  boost.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\suzukihajime\Documents\PSoC Creator\boost\boost.cydsn\boost.cyprj -dcpsoc3 -verilog boost.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Sep 17 01:21:23 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\suzukihajime\Documents\PSoC Creator\boost\boost.cydsn\codegentemp\boost.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\suzukihajime\Documents\PSoC Creator\boost\boost.cydsn\codegentemp\boost.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Users\suzukihajime\Documents\PSoC Creator\boost\boost.cydsn\clock24_intl\clock24_intl.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  boost.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\suzukihajime\Documents\PSoC Creator\boost\boost.cydsn\boost.cyprj -dcpsoc3 -verilog boost.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Sep 17 01:21:24 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\suzukihajime\Documents\PSoC Creator\boost\boost.cydsn\codegentemp\boost.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\suzukihajime\Documents\PSoC Creator\boost\boost.cydsn\codegentemp\boost.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Users\suzukihajime\Documents\PSoC Creator\boost\boost.cydsn\clock24_intl\clock24_intl.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	Net_1323
	Net_1324
	\PWM:PWMUDB:cmp2\
	\PWM:PWMUDB:MODULE_1:b_31\
	\PWM:PWMUDB:MODULE_1:b_30\
	\PWM:PWMUDB:MODULE_1:b_29\
	\PWM:PWMUDB:MODULE_1:b_28\
	\PWM:PWMUDB:MODULE_1:b_27\
	\PWM:PWMUDB:MODULE_1:b_26\
	\PWM:PWMUDB:MODULE_1:b_25\
	\PWM:PWMUDB:MODULE_1:b_24\
	\PWM:PWMUDB:MODULE_1:b_23\
	\PWM:PWMUDB:MODULE_1:b_22\
	\PWM:PWMUDB:MODULE_1:b_21\
	\PWM:PWMUDB:MODULE_1:b_20\
	\PWM:PWMUDB:MODULE_1:b_19\
	\PWM:PWMUDB:MODULE_1:b_18\
	\PWM:PWMUDB:MODULE_1:b_17\
	\PWM:PWMUDB:MODULE_1:b_16\
	\PWM:PWMUDB:MODULE_1:b_15\
	\PWM:PWMUDB:MODULE_1:b_14\
	\PWM:PWMUDB:MODULE_1:b_13\
	\PWM:PWMUDB:MODULE_1:b_12\
	\PWM:PWMUDB:MODULE_1:b_11\
	\PWM:PWMUDB:MODULE_1:b_10\
	\PWM:PWMUDB:MODULE_1:b_9\
	\PWM:PWMUDB:MODULE_1:b_8\
	\PWM:PWMUDB:MODULE_1:b_7\
	\PWM:PWMUDB:MODULE_1:b_6\
	\PWM:PWMUDB:MODULE_1:b_5\
	\PWM:PWMUDB:MODULE_1:b_4\
	\PWM:PWMUDB:MODULE_1:b_3\
	\PWM:PWMUDB:MODULE_1:b_2\
	\PWM:PWMUDB:MODULE_1:b_1\
	\PWM:PWMUDB:MODULE_1:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1325
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\
	Net_1569
	Net_1563
	Net_1541

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 136 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing \PWM:PWMUDB:trig_out\ to one
Aliasing Net_89 to zero
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to one
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:cs_addr_0\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:pwm1_i\ to zero
Aliasing \PWM:PWMUDB:pwm2_i\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \ADC:vp_ctl_0\ to zero
Aliasing \ADC:vp_ctl_2\ to zero
Aliasing \ADC:vn_ctl_1\ to zero
Aliasing \ADC:vn_ctl_3\ to zero
Aliasing \ADC:vp_ctl_1\ to zero
Aliasing \ADC:vp_ctl_3\ to zero
Aliasing \ADC:vn_ctl_0\ to zero
Aliasing \ADC:vn_ctl_2\ to zero
Aliasing \ADC:Net_381\ to zero
Aliasing tmpOE__sense_net_0 to one
Aliasing tmpOE__drv_net_0 to one
Aliasing tmpOE__mode_net_0 to one
Aliasing tmpOE__down_net_0 to one
Aliasing \DAC:Net_83\ to zero
Aliasing \DAC:Net_81\ to zero
Aliasing \DAC:Net_82\ to zero
Aliasing tmpOE__vout_net_0 to one
Aliasing tmpOE__grid1_net_0 to one
Aliasing tmpOE__grid2_net_0 to one
Aliasing tmpOE__grid3_net_0 to one
Aliasing tmpOE__grid4_net_0 to one
Aliasing \clock:cmod:bsig_sel_2\ to zero
Aliasing \clock:cmod:hour_sel_1\ to \clock:cmod:minute_sel_1\
Aliasing \clock:creg:clk\ to zero
Aliasing \clock:creg:rst\ to zero
Aliasing tmpOE__up_net_0 to one
Aliasing tmpOE__seg_net_7 to one
Aliasing tmpOE__seg_net_6 to one
Aliasing tmpOE__seg_net_5 to one
Aliasing tmpOE__seg_net_4 to one
Aliasing tmpOE__seg_net_3 to one
Aliasing tmpOE__seg_net_2 to one
Aliasing tmpOE__seg_net_1 to one
Aliasing tmpOE__seg_net_0 to one
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing Net_1572D to zero
Aliasing Net_1571D to zero
Aliasing Net_1566D to zero
Aliasing Net_1565D to zero
Aliasing Net_1544D to zero
Aliasing Net_1543D to zero
Aliasing \clock:cmod:down_delayed\\D\ to \clock:cmod:up_down_direction\
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[17] = \PWM:PWMUDB:control_7\[9]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[27] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[28] = \PWM:PWMUDB:control_7\[9]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[32] = one[5]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[34] = zero[8]
Removing Lhs of wire Net_89[35] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[36] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[37] = \PWM:PWMUDB:runmode_enable\[33]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[41] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[42] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[43] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[44] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[47] = one[5]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[51] = \PWM:PWMUDB:MODULE_1:g2:a0:s_1\[269]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[53] = \PWM:PWMUDB:MODULE_1:g2:a0:s_0\[270]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[54] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[55] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[56] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[57] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[59] = \PWM:PWMUDB:tc_i\[39]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[60] = \PWM:PWMUDB:runmode_enable\[33]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[61] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[100] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[102] = zero[8]
Removing Rhs of wire \PWM:Net_101\[104] = \PWM:PWMUDB:tc_i_reg\[103]
Removing Rhs of wire \PWM:Net_96\[105] = \PWM:PWMUDB:pwm_i_reg\[97]
Removing Rhs of wire \PWM:PWMUDB:pwm_temp\[108] = \PWM:PWMUDB:cmp1\[109]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_23\[151] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_22\[152] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_21\[153] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_20\[154] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_19\[155] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_18\[156] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_17\[157] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_16\[158] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_15\[159] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_14\[160] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_13\[161] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_12\[162] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_11\[163] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_10\[164] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_9\[165] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_8\[166] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_7\[167] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_6\[168] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_5\[169] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_4\[170] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_3\[171] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_2\[172] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_1\[173] = \PWM:PWMUDB:MODIN1_1\[174]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_1\[174] = \PWM:PWMUDB:dith_count_1\[50]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_0\[175] = \PWM:PWMUDB:MODIN1_0\[176]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_0\[176] = \PWM:PWMUDB:dith_count_0\[52]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[308] = one[5]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[309] = one[5]
Removing Rhs of wire Net_192[310] = \PWM:Net_96\[105]
Removing Rhs of wire Net_1215[313] = \PWM:Net_101\[104]
Removing Lhs of wire \ADC:vp_ctl_0\[322] = zero[8]
Removing Lhs of wire \ADC:vp_ctl_2\[323] = zero[8]
Removing Lhs of wire \ADC:vn_ctl_1\[324] = zero[8]
Removing Lhs of wire \ADC:vn_ctl_3\[325] = zero[8]
Removing Lhs of wire \ADC:vp_ctl_1\[326] = zero[8]
Removing Lhs of wire \ADC:vp_ctl_3\[327] = zero[8]
Removing Lhs of wire \ADC:vn_ctl_0\[328] = zero[8]
Removing Lhs of wire \ADC:vn_ctl_2\[329] = zero[8]
Removing Rhs of wire \ADC:Net_188\[332] = \ADC:Net_221\[333]
Removing Lhs of wire \ADC:Net_381\[364] = zero[8]
Removing Lhs of wire tmpOE__sense_net_0[366] = one[5]
Removing Lhs of wire tmpOE__drv_net_0[372] = one[5]
Removing Lhs of wire tmpOE__mode_net_0[382] = one[5]
Removing Lhs of wire tmpOE__down_net_0[388] = one[5]
Removing Lhs of wire \DAC:Net_83\[394] = zero[8]
Removing Lhs of wire \DAC:Net_81\[395] = zero[8]
Removing Lhs of wire \DAC:Net_82\[396] = zero[8]
Removing Lhs of wire tmpOE__vout_net_0[401] = one[5]
Removing Lhs of wire tmpOE__grid1_net_0[407] = one[5]
Removing Rhs of wire Net_1369[408] = \clock:cmod:minute_low_intl\[510]
Removing Lhs of wire tmpOE__grid2_net_0[414] = one[5]
Removing Rhs of wire Net_1463[415] = \clock:cmod:minute_high_intl\[509]
Removing Lhs of wire tmpOE__grid3_net_0[421] = one[5]
Removing Rhs of wire Net_1464[422] = \clock:cmod:hour_low_intl\[508]
Removing Lhs of wire tmpOE__grid4_net_0[428] = one[5]
Removing Rhs of wire Net_1465[429] = \clock:cmod:hour_high_intl\[507]
Removing Lhs of wire \clock:cmod:mode_minute_adj\[482] = \clock:cmod:mode_state_counter_out_1\[479]
Removing Lhs of wire \clock:cmod:mode_hour_adj\[483] = \clock:cmod:mode_state_counter_out_0\[480]
Removing Lhs of wire \clock:cmod:up_down_direction\[485] = \clock:cmod:down_intl\[466]
Removing Lhs of wire \clock:cmod:bsig_sel_2\[487] = zero[8]
Removing Rhs of wire \clock:cmod:bsig_sel_1\[488] = \clock:cmod:bsig_a0_zero\[489]
Removing Lhs of wire \clock:cmod:bsig_sel_0\[490] = \clock:cmod:up_down_pressed\[484]
Removing Lhs of wire \clock:cmod:clk_div_pulse\[506] = \clock:cmod:div3_tc\[505]
Removing Lhs of wire \clock:cmod:minute_sel_2\[515] = \clock:cmod:minute_a0_reload\[511]
Removing Lhs of wire \clock:cmod:minute_sel_1\[516] = \clock:cmod:down_intl\[466]
Removing Lhs of wire \clock:cmod:minute_sel_0\[517] = \clock:cmod:minute_pulse\[514]
Removing Lhs of wire \clock:cmod:hour_sel_2\[523] = \clock:cmod:hour_a0_reload\[519]
Removing Lhs of wire \clock:cmod:hour_sel_1\[524] = \clock:cmod:down_intl\[466]
Removing Lhs of wire \clock:cmod:hour_sel_0\[525] = \clock:cmod:hour_pulse\[522]
Removing Lhs of wire \clock:creg:clk\[527] = zero[8]
Removing Lhs of wire \clock:creg:rst\[528] = zero[8]
Removing Rhs of wire Net_1503_7[529] = \clock:creg:control_out_7\[530]
Removing Rhs of wire Net_1503_7[529] = \clock:creg:control_7\[546]
Removing Rhs of wire Net_1503_6[531] = \clock:creg:control_out_6\[532]
Removing Rhs of wire Net_1503_6[531] = \clock:creg:control_6\[547]
Removing Rhs of wire Net_1503_5[533] = \clock:creg:control_out_5\[534]
Removing Rhs of wire Net_1503_5[533] = \clock:creg:control_5\[548]
Removing Rhs of wire Net_1503_4[535] = \clock:creg:control_out_4\[536]
Removing Rhs of wire Net_1503_4[535] = \clock:creg:control_4\[549]
Removing Rhs of wire Net_1503_3[537] = \clock:creg:control_out_3\[538]
Removing Rhs of wire Net_1503_3[537] = \clock:creg:control_3\[550]
Removing Rhs of wire Net_1503_2[539] = \clock:creg:control_out_2\[540]
Removing Rhs of wire Net_1503_2[539] = \clock:creg:control_2\[551]
Removing Rhs of wire Net_1503_1[541] = \clock:creg:control_out_1\[542]
Removing Rhs of wire Net_1503_1[541] = \clock:creg:control_1\[552]
Removing Rhs of wire Net_1503_0[543] = \clock:creg:control_out_0\[544]
Removing Rhs of wire Net_1503_0[543] = \clock:creg:control_0\[553]
Removing Lhs of wire tmpOE__up_net_0[563] = one[5]
Removing Lhs of wire tmpOE__seg_net_7[569] = one[5]
Removing Lhs of wire tmpOE__seg_net_6[570] = one[5]
Removing Lhs of wire tmpOE__seg_net_5[571] = one[5]
Removing Lhs of wire tmpOE__seg_net_4[572] = one[5]
Removing Lhs of wire tmpOE__seg_net_3[573] = one[5]
Removing Lhs of wire tmpOE__seg_net_2[574] = one[5]
Removing Lhs of wire tmpOE__seg_net_1[575] = one[5]
Removing Lhs of wire tmpOE__seg_net_0[576] = one[5]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[595] = one[5]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[596] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[597] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[600] = one[5]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[603] = \PWM:PWMUDB:pwm_i\[98]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[604] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[605] = zero[8]
Removing Lhs of wire \mode_deb:DEBOUNCER[0]:d_sync_0\\D\[607] = Net_1567[383]
Removing Lhs of wire \mode_deb:DEBOUNCER[0]:d_sync_1\\D\[608] = \mode_deb:DEBOUNCER[0]:d_sync_0\[438]
Removing Lhs of wire Net_1572D[609] = zero[8]
Removing Lhs of wire Net_1571D[611] = zero[8]
Removing Lhs of wire \down_deb:DEBOUNCER[0]:d_sync_0\\D\[612] = Net_1561[389]
Removing Lhs of wire \down_deb:DEBOUNCER[0]:d_sync_1\\D\[613] = \down_deb:DEBOUNCER[0]:d_sync_0\[446]
Removing Lhs of wire Net_1566D[614] = zero[8]
Removing Lhs of wire Net_1565D[616] = zero[8]
Removing Lhs of wire \up_deb:DEBOUNCER[0]:d_sync_0\\D\[617] = Net_1539[455]
Removing Lhs of wire \up_deb:DEBOUNCER[0]:d_sync_1\\D\[618] = \up_deb:DEBOUNCER[0]:d_sync_0\[454]
Removing Lhs of wire Net_1544D[619] = zero[8]
Removing Lhs of wire Net_1543D[621] = zero[8]
Removing Lhs of wire \clock:cmod:mode_intl\\D\[622] = Net_1538[442]
Removing Lhs of wire \clock:cmod:up_intl\\D\[623] = Net_1536[459]
Removing Lhs of wire \clock:cmod:down_intl\\D\[624] = Net_1564[450]
Removing Lhs of wire \clock:cmod:mode_delayed\\D\[625] = \clock:cmod:mode_intl\[464]
Removing Lhs of wire \clock:cmod:up_delayed\\D\[626] = \clock:cmod:up_intl\[465]
Removing Lhs of wire \clock:cmod:down_delayed\\D\[627] = \clock:cmod:down_intl\[466]

------------------------------------------------------
Aliased 0 equations, 148 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:compare1\' (cost = 0):
\PWM:PWMUDB:compare1\ <= (not \PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:pwm_temp\' (cost = 0):
\PWM:PWMUDB:pwm_temp\ <= (not \PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\clock:cmod:up_posedge\' (cost = 1):
\clock:cmod:up_posedge\ <= ((not \clock:cmod:up_delayed\ and \clock:cmod:up_intl\));

Note:  Expanding virtual equation for '\clock:cmod:down_posedge\' (cost = 1):
\clock:cmod:down_posedge\ <= ((not \clock:cmod:down_delayed\ and \clock:cmod:down_intl\));

Note:  Expanding virtual equation for '\clock:cmod:up_down_posedge\' (cost = 2):
\clock:cmod:up_down_posedge\ <= ((not \clock:cmod:down_delayed\ and \clock:cmod:down_intl\)
	OR (not \clock:cmod:up_delayed\ and \clock:cmod:up_intl\));

Note:  Expanding virtual equation for '\clock:cmod:up_down_pulse\' (cost = 6):
\clock:cmod:up_down_pulse\ <= (\clock:cmod:bsig_sel_1\
	OR (not \clock:cmod:down_delayed\ and \clock:cmod:down_intl\)
	OR (not \clock:cmod:up_delayed\ and \clock:cmod:up_intl\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 31 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \PWM:PWMUDB:final_capture\[63] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[279] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[289] = zero[8]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[299] = zero[8]
Removing Lhs of wire \ADC:Net_188\[332] = \ADC:Net_376\[331]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[598] = \PWM:PWMUDB:control_7\[9]

------------------------------------------------------
Aliased 0 equations, 6 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\suzukihajime\Documents\PSoC Creator\boost\boost.cydsn\boost.cyprj" -dcpsoc3 boost.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.984ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Saturday, 17 September 2016 01:21:24
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\suzukihajime\Documents\PSoC Creator\boost\boost.cydsn\boost.cyprj -d CY8C5268LTI-LP030 boost.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1572 from registered to combinatorial
    Converted constant MacroCell: Net_1571 from registered to combinatorial
    Converted constant MacroCell: Net_1566 from registered to combinatorial
    Converted constant MacroCell: Net_1565 from registered to combinatorial
    Converted constant MacroCell: Net_1544 from registered to combinatorial
    Converted constant MacroCell: Net_1543 from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'clk'. Fanout=1, Signal=Net_48
    Digital Clock 1: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_376\
    Digital Clock 2: Automatic-assigning  clock 'khz'. Fanout=1, Signal=Net_1458
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_1568
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk, EnableOut: Constant 1
    UDB Clk/Enable \mode_deb:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \down_deb:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \up_deb:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \clock:cmod:clk_en\: with output requested to be synchronous
        ClockIn: khz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: khz, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = sense(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sense(0)__PA ,
            analog_term => Net_143 ,
            pad => sense(0)_PAD );
        Properties:
        {
        }

    Pin : Name = drv(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => drv(0)__PA ,
            input => Net_192 ,
            pad => drv(0)_PAD );
        Properties:
        {
        }

    Pin : Name = mode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => mode(0)__PA ,
            fb => Net_1567 ,
            pad => mode(0)_PAD );
        Properties:
        {
        }

    Pin : Name = down(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => down(0)__PA ,
            fb => Net_1561 ,
            pad => down(0)_PAD );
        Properties:
        {
        }

    Pin : Name = vout(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => vout(0)__PA ,
            analog_term => Net_1341 ,
            pad => vout(0)_PAD );
        Properties:
        {
        }

    Pin : Name = grid1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => grid1(0)__PA ,
            input => Net_1369 ,
            pad => grid1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = grid2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => grid2(0)__PA ,
            input => Net_1463 ,
            pad => grid2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = grid3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => grid3(0)__PA ,
            input => Net_1464 ,
            pad => grid3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = grid4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => grid4(0)__PA ,
            input => Net_1465 ,
            pad => grid4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = up(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => up(0)__PA ,
            fb => Net_1539 ,
            pad => up(0)_PAD );
        Properties:
        {
        }

    Pin : Name = seg(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => seg(0)__PA ,
            input => Net_1503_0 ,
            pad => seg(0)_PAD );
        Properties:
        {
        }

    Pin : Name = seg(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => seg(1)__PA ,
            input => Net_1503_1 ,
            pad => seg(1)_PAD );
        Properties:
        {
        }

    Pin : Name = seg(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => seg(2)__PA ,
            input => Net_1503_2 ,
            pad => seg(2)_PAD );
        Properties:
        {
        }

    Pin : Name = seg(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => seg(3)__PA ,
            input => Net_1503_3 ,
            pad => seg(3)_PAD );
        Properties:
        {
        }

    Pin : Name = seg(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => seg(4)__PA ,
            input => Net_1503_4 ,
            pad => seg(4)_PAD );
        Properties:
        {
        }

    Pin : Name = seg(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => seg(5)__PA ,
            input => Net_1503_5 ,
            pad => seg(5)_PAD );
        Properties:
        {
        }

    Pin : Name = seg(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => seg(6)__PA ,
            input => Net_1503_6 ,
            pad => seg(6)_PAD );
        Properties:
        {
        }

    Pin : Name = seg(7)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => seg(7)__PA ,
            input => Net_1503_7 ,
            pad => seg(7)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\clock:cmod:mode_posedge\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clock:cmod:mode_intl\ * !\clock:cmod:mode_delayed\
        );
        Output = \clock:cmod:mode_posedge\ (fanout=1)

    MacroCell: Name=\clock:cmod:up_down_pressed\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clock:cmod:up_intl\ * \clock:cmod:down_intl\
        );
        Output = \clock:cmod:up_down_pressed\ (fanout=1)

    MacroCell: Name=Net_1369, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\clock:cmod:div2_count_3\ * !\clock:cmod:div2_count_2\
        );
        Output = Net_1369 (fanout=2)

    MacroCell: Name=Net_1463, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\clock:cmod:div2_count_3\ * \clock:cmod:div2_count_2\
        );
        Output = Net_1463 (fanout=2)

    MacroCell: Name=Net_1464, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clock:cmod:div2_count_3\ * !\clock:cmod:div2_count_2\
        );
        Output = Net_1464 (fanout=2)

    MacroCell: Name=Net_1465, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clock:cmod:div2_count_3\ * \clock:cmod:div2_count_2\
        );
        Output = Net_1465 (fanout=2)

    MacroCell: Name=\clock:cmod:minute_a0_reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\clock:cmod:minute_a0_zero\ * !\clock:cmod:minute_a0_period\
        );
        Output = \clock:cmod:minute_a0_reload\ (fanout=1)

    MacroCell: Name=\clock:cmod:minute_pulse\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \clock:cmod:up_intl\ * !\clock:cmod:up_delayed\ * 
              \clock:cmod:mode_state_counter_out_1\
            + \clock:cmod:down_intl\ * !\clock:cmod:down_delayed\ * 
              \clock:cmod:mode_state_counter_out_1\
            + !\clock:cmod:mode_state_counter_out_1\ * \clock:cmod:div3_tc\
            + \clock:cmod:mode_state_counter_out_1\ * \clock:cmod:bsig_sel_1\
        );
        Output = \clock:cmod:minute_pulse\ (fanout=1)

    MacroCell: Name=\clock:cmod:hour_a0_reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\clock:cmod:hour_a0_zero\ * !\clock:cmod:hour_a0_period\
        );
        Output = \clock:cmod:hour_a0_reload\ (fanout=1)

    MacroCell: Name=\clock:cmod:hour_pulse\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \clock:cmod:up_intl\ * !\clock:cmod:up_delayed\ * 
              \clock:cmod:mode_state_counter_out_0\
            + \clock:cmod:down_intl\ * !\clock:cmod:down_delayed\ * 
              \clock:cmod:mode_state_counter_out_0\
            + !\clock:cmod:mode_state_counter_out_0\ * \clock:cmod:div3_tc\ * 
              \clock:cmod:minute_a0_period\
            + \clock:cmod:mode_state_counter_out_0\ * \clock:cmod:bsig_sel_1\
        );
        Output = \clock:cmod:hour_pulse\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_192, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * !\PWM:PWMUDB:cmp1_less\
        );
        Output = Net_192 (fanout=1)

    MacroCell: Name=Net_1215, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = Net_1215 (fanout=1)

    MacroCell: Name=\mode_deb:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1568) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1567
        );
        Output = \mode_deb:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\mode_deb:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1568) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \mode_deb:DEBOUNCER[0]:d_sync_0\
        );
        Output = \mode_deb:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_1538, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1568) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\mode_deb:DEBOUNCER[0]:d_sync_0\ * 
              \mode_deb:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1538 (fanout=1)

    MacroCell: Name=\down_deb:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1568) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1561
        );
        Output = \down_deb:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\down_deb:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1568) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \down_deb:DEBOUNCER[0]:d_sync_0\
        );
        Output = \down_deb:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_1564, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1568) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\down_deb:DEBOUNCER[0]:d_sync_0\ * 
              \down_deb:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1564 (fanout=1)

    MacroCell: Name=\up_deb:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1568) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1539
        );
        Output = \up_deb:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\up_deb:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1568) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \up_deb:DEBOUNCER[0]:d_sync_0\
        );
        Output = \up_deb:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_1536, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1568) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\up_deb:DEBOUNCER[0]:d_sync_0\ * 
              \up_deb:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1536 (fanout=1)

    MacroCell: Name=\clock:cmod:mode_intl\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1458) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1538
        );
        Output = \clock:cmod:mode_intl\ (fanout=2)

    MacroCell: Name=\clock:cmod:up_intl\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1458) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1536
        );
        Output = \clock:cmod:up_intl\ (fanout=4)

    MacroCell: Name=\clock:cmod:down_intl\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1458) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1564
        );
        Output = \clock:cmod:down_intl\ (fanout=6)

    MacroCell: Name=\clock:cmod:mode_delayed\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1458) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clock:cmod:mode_intl\
        );
        Output = \clock:cmod:mode_delayed\ (fanout=1)

    MacroCell: Name=\clock:cmod:up_delayed\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1458) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clock:cmod:up_intl\
        );
        Output = \clock:cmod:up_delayed\ (fanout=2)

    MacroCell: Name=\clock:cmod:down_delayed\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1458) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clock:cmod:down_intl\
        );
        Output = \clock:cmod:down_delayed\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_48 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\clock:cmod:bsig_dp\
        PORT MAP (
            clock => Net_1458 ,
            cs_addr_1 => \clock:cmod:bsig_sel_1\ ,
            cs_addr_0 => \clock:cmod:up_down_pressed\ ,
            z0_comb => \clock:cmod:bsig_sel_1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0001100001100000010000000100000000010000011000000000010010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\clock:cmod:minute_counter\
        PORT MAP (
            clock => Net_1458 ,
            cs_addr_2 => \clock:cmod:minute_a0_reload\ ,
            cs_addr_1 => \clock:cmod:down_intl\ ,
            cs_addr_0 => \clock:cmod:minute_pulse\ ,
            ce0_comb => \clock:cmod:minute_a0_period\ ,
            z0_comb => \clock:cmod:minute_a0_zero\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000001100000100000000000000000000000100000001000000000000000000000010101000010000000000000000000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\clock:cmod:hour_counter\
        PORT MAP (
            clock => Net_1458 ,
            cs_addr_2 => \clock:cmod:hour_a0_reload\ ,
            cs_addr_1 => \clock:cmod:down_intl\ ,
            cs_addr_0 => \clock:cmod:hour_pulse\ ,
            ce0_comb => \clock:cmod:hour_a0_period\ ,
            z0_comb => \clock:cmod:hour_a0_zero\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000001100000100000000000000000000000100000001000000000000000000000010101000010000000000000000000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_48 ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\clock:creg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_1503_7 ,
            control_6 => Net_1503_6 ,
            control_5 => Net_1503_5 ,
            control_4 => Net_1503_4 ,
            control_3 => Net_1503_3 ,
            control_2 => Net_1503_2 ,
            control_1 => Net_1503_1 ,
            control_0 => Net_1503_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\clock:cmod:mode_state_counter\
        PORT MAP (
            clock => Net_1458 ,
            enable => \clock:cmod:mode_posedge\ ,
            count_6 => \clock:cmod:mode_state_counter_out_6\ ,
            count_5 => \clock:cmod:mode_state_counter_out_5\ ,
            count_4 => \clock:cmod:mode_state_counter_out_4\ ,
            count_3 => \clock:cmod:mode_state_counter_out_3\ ,
            count_2 => \clock:cmod:mode_state_counter_out_2\ ,
            count_1 => \clock:cmod:mode_state_counter_out_1\ ,
            count_0 => \clock:cmod:mode_state_counter_out_0\ ,
            tc => \clock:cmod:mode_idle\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\clock:cmod:div1_counter\
        PORT MAP (
            clock => Net_1458 ,
            tc => \clock:cmod:div1_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\clock:cmod:div2_counter\
        PORT MAP (
            clock => Net_1458 ,
            enable => \clock:cmod:div1_tc\ ,
            count_6 => \clock:cmod:div2_count_6\ ,
            count_5 => \clock:cmod:div2_count_5\ ,
            count_4 => \clock:cmod:div2_count_4\ ,
            count_3 => \clock:cmod:div2_count_3\ ,
            count_2 => \clock:cmod:div2_count_2\ ,
            count_1 => \clock:cmod:div2_count_1\ ,
            count_0 => \clock:cmod:div2_count_0\ ,
            tc => \clock:cmod:div2_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\clock:cmod:div3_counter\
        PORT MAP (
            clock => Net_1458 ,
            enable => \clock:cmod:div2_tc\ ,
            tc => \clock:cmod:div3_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA1
        PORT MAP (
            dmareq => Net_1333 ,
            termin => zero ,
            termout => Net_248 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =DMA2
        PORT MAP (
            dmareq => Net_248 ,
            termin => zero ,
            termout => Net_1322 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\clock:ml_addr\
        PORT MAP (
            dmareq => Net_1369 ,
            termin => zero ,
            termout => \clock:Net_54\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\clock:mh_addr\
        PORT MAP (
            dmareq => Net_1463 ,
            termin => zero ,
            termout => \clock:Net_66\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\clock:hl_addr\
        PORT MAP (
            dmareq => Net_1464 ,
            termin => zero ,
            termout => \clock:Net_69\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\clock:hh_addr\
        PORT MAP (
            dmareq => Net_1465 ,
            termin => zero ,
            termout => \clock:Net_72\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_1333 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   20 :   28 :   48 : 41.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    6 :   18 :   24 : 25.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   28 :  164 :  192 : 14.58 %
  Unique P-terms              :   34 :  350 :  384 :  8.85 %
  Total P-terms               :   34 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    4 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    0 :    1 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.062ms
Tech mapping phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(3)][IoId=(3)] : down(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : drv(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : grid1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : grid2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : grid3(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : grid4(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : mode(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : seg(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : seg(1) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : seg(2) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : seg(3) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : seg(4) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : seg(5) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : seg(6) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : seg(7) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : sense(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : up(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : vout(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
VIDAC[0]@[FFB(VIDAC,0)] : \DAC:viDAC8\
Analog Placement Results:
IO_3@[IOP=(3)][IoId=(3)] : down(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : drv(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : grid1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : grid2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : grid3(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : grid4(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : mode(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : seg(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : seg(1) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : seg(2) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : seg(3) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : seg(4) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : seg(5) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : seg(6) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : seg(7) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : sense(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : up(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : vout(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
VIDAC[0]@[FFB(VIDAC,0)] : \DAC:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_143 {
    p15_1
    agr5_x_p15_1
    agr5
    agl5_x_agr5
    agl5
    agl5_x_sar_0_vplus
    sar_0_vplus
  }
  Net: \ADC:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC:Net_209\ {
  }
  Net: \ADC:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: Net_1341 {
    p3_1
    amuxbusr_x_p3_1
    amuxbusr
    amuxbusl_x_amuxbusr
    amuxbusl
    amuxbusl_x_vidac_0_vout
    vidac_0_vout
  }
  Net: \DAC:Net_77\ {
  }
}
Map of item to net {
  p15_1                                            -> Net_143
  agr5_x_p15_1                                     -> Net_143
  agr5                                             -> Net_143
  agl5_x_agr5                                      -> Net_143
  agl5                                             -> Net_143
  agl5_x_sar_0_vplus                               -> Net_143
  sar_0_vplus                                      -> Net_143
  sar_0_vrefhi                                     -> \ADC:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC:Net_126\
  sar_0_vminus                                     -> \ADC:Net_126\
  common_sar_vref_vdda/2                           -> \ADC:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC:Net_235\
  sar_0_vref                                       -> \ADC:Net_235\
  p3_1                                             -> Net_1341
  amuxbusr_x_p3_1                                  -> Net_1341
  amuxbusr                                         -> Net_1341
  amuxbusl_x_amuxbusr                              -> Net_1341
  amuxbusl                                         -> Net_1341
  amuxbusl_x_vidac_0_vout                          -> Net_1341
  vidac_0_vout                                     -> Net_1341
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.406ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   10 :   38 :   48 :  20.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.70
                   Pterms :            3.40
               Macrocells :            2.80
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 362, final cost is 362 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       6.17 :       4.67
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1215, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = Net_1215 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_192, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_48) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * !\PWM:PWMUDB:cmp1_less\
        );
        Output = Net_192 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\up_deb:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1568) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \up_deb:DEBOUNCER[0]:d_sync_0\
        );
        Output = \up_deb:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_48 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_48 ,
        control_7 => \PWM:PWMUDB:control_7\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1465, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clock:cmod:div2_count_3\ * \clock:cmod:div2_count_2\
        );
        Output = Net_1465 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\clock:cmod:up_intl\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1458) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1536
        );
        Output = \clock:cmod:up_intl\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1369, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\clock:cmod:div2_count_3\ * !\clock:cmod:div2_count_2\
        );
        Output = Net_1369 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1536, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1568) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\up_deb:DEBOUNCER[0]:d_sync_0\ * 
              \up_deb:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1536 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1463, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\clock:cmod:div2_count_3\ * \clock:cmod:div2_count_2\
        );
        Output = Net_1463 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1464, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clock:cmod:div2_count_3\ * !\clock:cmod:div2_count_2\
        );
        Output = Net_1464 (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\clock:cmod:div2_counter\
    PORT MAP (
        clock => Net_1458 ,
        enable => \clock:cmod:div1_tc\ ,
        count_6 => \clock:cmod:div2_count_6\ ,
        count_5 => \clock:cmod:div2_count_5\ ,
        count_4 => \clock:cmod:div2_count_4\ ,
        count_3 => \clock:cmod:div2_count_3\ ,
        count_2 => \clock:cmod:div2_count_2\ ,
        count_1 => \clock:cmod:div2_count_1\ ,
        count_0 => \clock:cmod:div2_count_0\ ,
        tc => \clock:cmod:div2_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
controlcell: Name =\clock:creg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_1503_7 ,
        control_6 => Net_1503_6 ,
        control_5 => Net_1503_5 ,
        control_4 => Net_1503_4 ,
        control_3 => Net_1503_3 ,
        control_2 => Net_1503_2 ,
        control_1 => Net_1503_1 ,
        control_0 => Net_1503_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1538, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1568) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\mode_deb:DEBOUNCER[0]:d_sync_0\ * 
              \mode_deb:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1538 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\mode_deb:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1568) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1567
        );
        Output = \mode_deb:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\clock:cmod:up_down_pressed\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clock:cmod:up_intl\ * \clock:cmod:down_intl\
        );
        Output = \clock:cmod:up_down_pressed\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\mode_deb:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1568) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \mode_deb:DEBOUNCER[0]:d_sync_0\
        );
        Output = \mode_deb:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\up_deb:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1568) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1539
        );
        Output = \up_deb:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\clock:cmod:bsig_dp\
    PORT MAP (
        clock => Net_1458 ,
        cs_addr_1 => \clock:cmod:bsig_sel_1\ ,
        cs_addr_0 => \clock:cmod:up_down_pressed\ ,
        z0_comb => \clock:cmod:bsig_sel_1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0001100001100000010000000100000000010000011000000000010010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\clock:cmod:div1_counter\
    PORT MAP (
        clock => Net_1458 ,
        tc => \clock:cmod:div1_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\clock:cmod:hour_a0_reload\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\clock:cmod:hour_a0_zero\ * !\clock:cmod:hour_a0_period\
        );
        Output = \clock:cmod:hour_a0_reload\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\clock:cmod:up_delayed\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1458) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clock:cmod:up_intl\
        );
        Output = \clock:cmod:up_delayed\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\clock:cmod:mode_delayed\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1458) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clock:cmod:mode_intl\
        );
        Output = \clock:cmod:mode_delayed\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\clock:cmod:mode_intl\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1458) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1538
        );
        Output = \clock:cmod:mode_intl\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\clock:cmod:mode_posedge\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clock:cmod:mode_intl\ * !\clock:cmod:mode_delayed\
        );
        Output = \clock:cmod:mode_posedge\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\clock:cmod:down_delayed\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1458) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \clock:cmod:down_intl\
        );
        Output = \clock:cmod:down_delayed\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\clock:cmod:hour_counter\
    PORT MAP (
        clock => Net_1458 ,
        cs_addr_2 => \clock:cmod:hour_a0_reload\ ,
        cs_addr_1 => \clock:cmod:down_intl\ ,
        cs_addr_0 => \clock:cmod:hour_pulse\ ,
        ce0_comb => \clock:cmod:hour_a0_period\ ,
        z0_comb => \clock:cmod:hour_a0_zero\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000001100000100000000000000000000000100000001000000000000000000000010101000010000000000000000000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\clock:cmod:div3_counter\
    PORT MAP (
        clock => Net_1458 ,
        enable => \clock:cmod:div2_tc\ ,
        tc => \clock:cmod:div3_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\clock:cmod:minute_a0_reload\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\clock:cmod:minute_a0_zero\ * !\clock:cmod:minute_a0_period\
        );
        Output = \clock:cmod:minute_a0_reload\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\clock:cmod:hour_pulse\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \clock:cmod:up_intl\ * !\clock:cmod:up_delayed\ * 
              \clock:cmod:mode_state_counter_out_0\
            + \clock:cmod:down_intl\ * !\clock:cmod:down_delayed\ * 
              \clock:cmod:mode_state_counter_out_0\
            + !\clock:cmod:mode_state_counter_out_0\ * \clock:cmod:div3_tc\ * 
              \clock:cmod:minute_a0_period\
            + \clock:cmod:mode_state_counter_out_0\ * \clock:cmod:bsig_sel_1\
        );
        Output = \clock:cmod:hour_pulse\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\clock:cmod:down_intl\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1458) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1564
        );
        Output = \clock:cmod:down_intl\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_1564, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1568) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\down_deb:DEBOUNCER[0]:d_sync_0\ * 
              \down_deb:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1564 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\clock:cmod:minute_pulse\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \clock:cmod:up_intl\ * !\clock:cmod:up_delayed\ * 
              \clock:cmod:mode_state_counter_out_1\
            + \clock:cmod:down_intl\ * !\clock:cmod:down_delayed\ * 
              \clock:cmod:mode_state_counter_out_1\
            + !\clock:cmod:mode_state_counter_out_1\ * \clock:cmod:div3_tc\
            + \clock:cmod:mode_state_counter_out_1\ * \clock:cmod:bsig_sel_1\
        );
        Output = \clock:cmod:minute_pulse\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\down_deb:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1568) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \down_deb:DEBOUNCER[0]:d_sync_0\
        );
        Output = \down_deb:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\down_deb:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1568) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1561
        );
        Output = \down_deb:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\clock:cmod:minute_counter\
    PORT MAP (
        clock => Net_1458 ,
        cs_addr_2 => \clock:cmod:minute_a0_reload\ ,
        cs_addr_1 => \clock:cmod:down_intl\ ,
        cs_addr_0 => \clock:cmod:minute_pulse\ ,
        ce0_comb => \clock:cmod:minute_a0_period\ ,
        z0_comb => \clock:cmod:minute_a0_zero\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000001100000100000000000000000000000100000001000000000000000000000010101000010000000000000000000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\clock:cmod:mode_state_counter\
    PORT MAP (
        clock => Net_1458 ,
        enable => \clock:cmod:mode_posedge\ ,
        count_6 => \clock:cmod:mode_state_counter_out_6\ ,
        count_5 => \clock:cmod:mode_state_counter_out_5\ ,
        count_4 => \clock:cmod:mode_state_counter_out_4\ ,
        count_3 => \clock:cmod:mode_state_counter_out_3\ ,
        count_2 => \clock:cmod:mode_state_counter_out_2\ ,
        count_1 => \clock:cmod:mode_state_counter_out_1\ ,
        count_0 => \clock:cmod:mode_state_counter_out_0\ ,
        tc => \clock:cmod:mode_idle\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_1333 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA1
        PORT MAP (
            dmareq => Net_1333 ,
            termin => zero ,
            termout => Net_248 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =DMA2
        PORT MAP (
            dmareq => Net_248 ,
            termin => zero ,
            termout => Net_1322 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\clock:hh_addr\
        PORT MAP (
            dmareq => Net_1465 ,
            termin => zero ,
            termout => \clock:Net_72\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =\clock:hl_addr\
        PORT MAP (
            dmareq => Net_1464 ,
            termin => zero ,
            termout => \clock:Net_69\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(4)] 
    drqcell: Name =\clock:mh_addr\
        PORT MAP (
            dmareq => Net_1463 ,
            termin => zero ,
            termout => \clock:Net_66\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(5)] 
    drqcell: Name =\clock:ml_addr\
        PORT MAP (
            dmareq => Net_1369 ,
            termin => zero ,
            termout => \clock:Net_54\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=3]: 
Pin : Name = grid1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => grid1(0)__PA ,
        input => Net_1369 ,
        pad => grid1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = grid2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => grid2(0)__PA ,
        input => Net_1463 ,
        pad => grid2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = grid3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => grid3(0)__PA ,
        input => Net_1464 ,
        pad => grid3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = grid4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => grid4(0)__PA ,
        input => Net_1465 ,
        pad => grid4(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = seg(7)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => seg(7)__PA ,
        input => Net_1503_7 ,
        pad => seg(7)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = seg(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => seg(6)__PA ,
        input => Net_1503_6 ,
        pad => seg(6)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = seg(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => seg(5)__PA ,
        input => Net_1503_5 ,
        pad => seg(5)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = seg(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => seg(4)__PA ,
        input => Net_1503_4 ,
        pad => seg(4)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = seg(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => seg(3)__PA ,
        input => Net_1503_3 ,
        pad => seg(3)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = seg(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => seg(2)__PA ,
        input => Net_1503_2 ,
        pad => seg(2)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = vout(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => vout(0)__PA ,
        analog_term => Net_1341 ,
        pad => vout(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = down(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => down(0)__PA ,
        fb => Net_1561 ,
        pad => down(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = up(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => up(0)__PA ,
        fb => Net_1539 ,
        pad => up(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = mode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => mode(0)__PA ,
        fb => Net_1567 ,
        pad => mode(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = seg(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => seg(1)__PA ,
        input => Net_1503_1 ,
        pad => seg(1)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = seg(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => seg(0)__PA ,
        input => Net_1503_0 ,
        pad => seg(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = drv(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => drv(0)__PA ,
        input => Net_192 ,
        pad => drv(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=1]: 
Pin : Name = sense(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sense(0)__PA ,
        analog_term => Net_143 ,
        pad => sense(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_48 ,
            dclk_0 => Net_48_local ,
            dclk_glb_1 => \ADC:Net_376\ ,
            dclk_1 => \ADC:Net_376_local\ ,
            dclk_glb_2 => Net_1458 ,
            dclk_2 => Net_1458_local ,
            dclk_glb_3 => Net_1568 ,
            dclk_3 => Net_1568_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\DAC:viDAC8\
        PORT MAP (
            vout => Net_1341 ,
            iout => \DAC:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_143 ,
            vminus => \ADC:Net_126\ ,
            ext_pin => \ADC:Net_209\ ,
            vrefhi_out => \ADC:Net_126\ ,
            vref => \ADC:Net_235\ ,
            clk_udb => \ADC:Net_376_local\ ,
            sof_udb => Net_1215 ,
            irq => \ADC:Net_252\ ,
            next => Net_1144 ,
            data_out_udb_11 => \ADC:Net_207_11\ ,
            data_out_udb_10 => \ADC:Net_207_10\ ,
            data_out_udb_9 => \ADC:Net_207_9\ ,
            data_out_udb_8 => \ADC:Net_207_8\ ,
            data_out_udb_7 => \ADC:Net_207_7\ ,
            data_out_udb_6 => \ADC:Net_207_6\ ,
            data_out_udb_5 => \ADC:Net_207_5\ ,
            data_out_udb_4 => \ADC:Net_207_4\ ,
            data_out_udb_3 => \ADC:Net_207_3\ ,
            data_out_udb_2 => \ADC:Net_207_2\ ,
            data_out_udb_1 => \ADC:Net_207_1\ ,
            data_out_udb_0 => \ADC:Net_207_0\ ,
            eof_udb => Net_1333 );
        Properties:
        {
            cy_registers = ""
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+-----------------
   1 |   3 |     * |      NONE |         CMOS_OUT | grid1(0) | In(Net_1369)
     |   4 |     * |      NONE |         CMOS_OUT | grid2(0) | In(Net_1463)
     |   6 |     * |      NONE |         CMOS_OUT | grid3(0) | In(Net_1464)
     |   7 |     * |      NONE |         CMOS_OUT | grid4(0) | In(Net_1465)
-----+-----+-------+-----------+------------------+----------+-----------------
   2 |   1 |     * |      NONE |         CMOS_OUT |   seg(7) | In(Net_1503_7)
     |   2 |     * |      NONE |         CMOS_OUT |   seg(6) | In(Net_1503_6)
     |   3 |     * |      NONE |         CMOS_OUT |   seg(5) | In(Net_1503_5)
     |   4 |     * |      NONE |         CMOS_OUT |   seg(4) | In(Net_1503_4)
     |   6 |     * |      NONE |         CMOS_OUT |   seg(3) | In(Net_1503_3)
     |   7 |     * |      NONE |         CMOS_OUT |   seg(2) | In(Net_1503_2)
-----+-----+-------+-----------+------------------+----------+-----------------
   3 |   1 |     * |      NONE |      HI_Z_ANALOG |  vout(0) | Analog(Net_1341)
     |   3 |     * |      NONE |      RES_PULL_UP |  down(0) | FB(Net_1561)
     |   4 |     * |      NONE |      RES_PULL_UP |    up(0) | FB(Net_1539)
     |   5 |     * |      NONE |      RES_PULL_UP |  mode(0) | FB(Net_1567)
-----+-----+-------+-----------+------------------+----------+-----------------
  12 |   4 |     * |      NONE |         CMOS_OUT |   seg(1) | In(Net_1503_1)
     |   5 |     * |      NONE |         CMOS_OUT |   seg(0) | In(Net_1503_0)
     |   7 |     * |      NONE |         CMOS_OUT |   drv(0) | In(Net_192)
-----+-----+-------+-----------+------------------+----------+-----------------
  15 |   1 |     * |      NONE |      HI_Z_ANALOG | sense(0) | Analog(Net_143)
-------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 1s.172ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.937ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in boost_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.390ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.625ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.672ms
API generation phase: Elapsed time ==> 1s.359ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
