library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library std;
use std.standard.all;

entity stage0 is
	port ( input_pc : in std_logic_vector(15 downto 0);
			control_signal : in std_logic_vector(19 downto 0);
			r7_wr,clk,rst : in std_logic;
			output_decoder: in std_logic_vector(7 downto 0);
			p_reg0_pc : out std_logic_vector(15 downto 0);
			p_reg0_instr,p_reg0_m10 : out std_logic_vector(15 downto 0);
			)
end entity;