<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>butterfly_full_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>butterfly_full</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 04 14:02:39 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:419921b9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:419921b9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>butterfly_full_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 04 14:02:39 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:419921b9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x0_re_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x0_im_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x1_re_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x1_im_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>w_re_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>w_im_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>X0_re_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>X0_im_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>X1_re_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>X1_im_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/multiplier/multiplier.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mux2_0/mux2_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/adder_subtracter32_ip/adder_subtracter32_ip.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_X0_re_add/adder_subtracter32_ip</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/butterfly_full.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/butterfly/butterfly.srcs/sources_1/ip/multiplier/multiplier.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/butterfly/butterfly.srcs/sources_1/ip/mux2_0/mux2_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/butterfly/butterfly.srcs/sources_1/ip/adder_subtracter32_ip/adder_subtracter32_ip.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_X0_re_add</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/butterfly/butterfly.srcs/sources_1/new/butterfly_full.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/butterfly_full_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>butterfly_full_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">butterfly_full_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>butterfly_full_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fd0b8c0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4be73fb4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d285502_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19aae8f3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16cbc25e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ed9d2eb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e4e10ec_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@91667ca_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55e18867_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cdcaae0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9fd594b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fc1dd13_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c88750c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b4e1cd0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f6e2d3c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fbe607f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@901720a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40c9fc7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49df7d06_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e0c5fb6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ea67b92_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40c33bff_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ff8bae2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@560e64e1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4faa2580_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19c59970_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2933a4fd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e29fd40_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@130779a4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@204e80ab_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48af5467_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cf6e4e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43983da0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40d2e9f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c48c014_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@375e07fe_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2feeb510_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74e5175a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c516781_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32f3cda9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c3e0b23_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c915b71_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@284c0dbb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65d980a1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48a3235f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ad65971_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@471e5519_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@209d36a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2792d3c8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29d640f8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a59e719_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51415da9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13090bfb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78e131f3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@301ef079_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15ac65a2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@426ce214_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2894f672_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/butterfly_32bits</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a88d4390"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ac81c0d8"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="64b4c74f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c75efc7e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
