$comment
	File created using the following command:
		vcd file HVEM_PipelineCPU.msim.vcd -direction
$end
$date
	Sat Nov 16 08:25:43 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module controlunit_vhd_vec_tst $end
$var wire 1 ! EX [0] $end
$var wire 1 " EX [1] $end
$var wire 1 # EX [2] $end
$var wire 1 $ EX [3] $end
$var wire 1 % EX [4] $end
$var wire 1 & MEM [0] $end
$var wire 1 ' MEM [1] $end
$var wire 1 ( MEM [2] $end
$var wire 1 ) OP_CODE [5] $end
$var wire 1 * OP_CODE [4] $end
$var wire 1 + OP_CODE [3] $end
$var wire 1 , OP_CODE [2] $end
$var wire 1 - OP_CODE [1] $end
$var wire 1 . OP_CODE [0] $end
$var wire 1 / WB [0] $end
$var wire 1 0 WB [1] $end

$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var wire 1 4 devoe $end
$var wire 1 5 devclrn $end
$var wire 1 6 devpor $end
$var wire 1 7 ww_devoe $end
$var wire 1 8 ww_devclrn $end
$var wire 1 9 ww_devpor $end
$var wire 1 : ww_WB [0] $end
$var wire 1 ; ww_WB [1] $end
$var wire 1 < ww_MEM [0] $end
$var wire 1 = ww_MEM [1] $end
$var wire 1 > ww_MEM [2] $end
$var wire 1 ? ww_EX [0] $end
$var wire 1 @ ww_EX [1] $end
$var wire 1 A ww_EX [2] $end
$var wire 1 B ww_EX [3] $end
$var wire 1 C ww_EX [4] $end
$var wire 1 D ww_OP_CODE [5] $end
$var wire 1 E ww_OP_CODE [4] $end
$var wire 1 F ww_OP_CODE [3] $end
$var wire 1 G ww_OP_CODE [2] $end
$var wire 1 H ww_OP_CODE [1] $end
$var wire 1 I ww_OP_CODE [0] $end
$var wire 1 J \WB[1]~output_o\ $end
$var wire 1 K \WB[0]~output_o\ $end
$var wire 1 L \MEM[2]~output_o\ $end
$var wire 1 M \MEM[1]~output_o\ $end
$var wire 1 N \MEM[0]~output_o\ $end
$var wire 1 O \EX[4]~output_o\ $end
$var wire 1 P \EX[3]~output_o\ $end
$var wire 1 Q \EX[2]~output_o\ $end
$var wire 1 R \EX[1]~output_o\ $end
$var wire 1 S \EX[0]~output_o\ $end
$var wire 1 T \OP_CODE[2]~input_o\ $end
$var wire 1 U \OP_CODE[4]~input_o\ $end
$var wire 1 V \OP_CODE[5]~input_o\ $end
$var wire 1 W \OP_CODE[3]~input_o\ $end
$var wire 1 X \Mux5~0_combout\ $end
$var wire 1 Y \OP_CODE[0]~input_o\ $end
$var wire 1 Z \OP_CODE[1]~input_o\ $end
$var wire 1 [ \Mux7~0_combout\ $end
$var wire 1 \ \Mux6~0_combout\ $end
$var wire 1 ] \Mux6~1_combout\ $end
$var wire 1 ^ \Mux5~1_combout\ $end
$var wire 1 _ \Mux4~0_combout\ $end
$var wire 1 ` \Mux4~1_combout\ $end
$var wire 1 a \Mux3~0_combout\ $end
$var wire 1 b \Mux2~0_combout\ $end
$var wire 1 c \Mux1~0_combout\ $end
$var wire 1 d \Mux0~0_combout\ $end
$var wire 1 e \ALT_INV_OP_CODE[1]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
12
x3
14
15
16
17
18
19
0J
1K
0L
1M
0N
0O
0P
0Q
0R
1S
0T
0U
0V
0W
0X
1Y
0Z
0[
1\
1]
0^
0_
0`
0a
0b
0c
1d
1e
0)
0*
0+
0,
0-
1.
1:
0;
0<
1=
0>
1?
0@
0A
0B
0C
0D
0E
0F
0G
0H
1I
1!
0"
0#
0$
0%
0&
1'
0(
1/
00
$end
#70000
1-
0.
0I
1H
1Z
0Y
0e
1b
0M
1P
0=
1B
0'
1$
#140000
1.
1I
1Y
1_
1a
0b
0P
1O
0B
1C
1%
0$
#210000
0.
0-
1,
0I
0H
1G
1T
0Z
0Y
1e
0_
1X
1b
1M
1P
1=
1B
1'
1$
#280000
1.
1I
1Y
1[
0b
0d
0S
0P
1J
0?
0B
1;
0$
0!
10
#350000
0.
1-
0I
1H
1Z
0Y
0e
0[
0\
1^
0]
0M
1L
0J
0=
1>
0;
0'
0K
1(
00
0:
0/
#420000
1.
1I
1Y
1\
0^
1_
0a
1c
1d
1]
1S
1Q
0O
0L
1?
1A
0C
0>
1K
0%
1#
1!
0(
1:
1/
#490000
0.
0-
0,
1+
0I
0H
0G
1F
1W
0T
0Z
0Y
1e
0_
0X
1`
1a
0`
1M
1O
1N
1=
1C
1<
1'
0N
1%
1&
0<
0&
#560000
1.
1I
1Y
0a
1b
1P
0O
1B
0C
0%
1$
#630000
0.
1-
0I
1H
1Z
0Y
0e
1a
0M
1O
0=
1C
0'
1%
#700000
1.
1I
1Y
0\
1_
0a
0c
1`
0]
0Q
0O
0A
0C
0K
1N
0%
0#
0:
1<
0/
1&
#770000
0.
0-
0+
0I
0H
0F
0W
0Z
0Y
1e
0_
0`
0b
1M
0P
0N
1=
0B
0<
1'
0$
0&
#1000000
