# Advanced Constraints

<details>
<summary> SDC (Synopsys Design Constraints) Part 1 Clock-Clock Tree Modelling-Uncertainity </summary>
<br>

#### Clock Generation

![image](https://github.com/user-attachments/assets/9eaa3e01-78dc-42a1-b1f0-4ec2d4590e11)

#### Clock Distribution

![image](https://github.com/user-attachments/assets/47b59124-3c0d-4143-8226-b38496555dd5)

#### Clock Skew

![image](https://github.com/user-attachments/assets/f00ec1cb-14d5-4c65-846e-072598ac6503)

#### Factors to be considered for clock Modelling

![image](https://github.com/user-attachments/assets/a0391b97-6515-4d3d-819d-58418337dcdf)

![image](https://github.com/user-attachments/assets/eeac7e23-212c-4ee8-8025-c35418b73daa)

#### Various Constraints

![image](https://github.com/user-attachments/assets/6791d375-80b0-466b-8ed2-d5a3b867996c)

</details>

<details>
<summary>SDC Part 2 IO Delays </summary>
<br>


</details>

<details>
<summary>Lab 8: Loading design get_cells, get_ports, get_nets </summary>
<br>


</details>

<details>
<summary>Lab 9: get_pins, get_clocks, querying_clocks </summary>
<br>


</details>

<details>
<summary>Lab 10: create_clock waveform </summary>
<br>


</details>

<details>
<summary>Lab 11: Clock Network Modelling - Uncertainity, report_timing </summary>
<br>


</details>

<details>
<summary>Lab 12: IO Delays </summary>
<br>


</details>

<details>
<summary>Lab 13: generated_clocks </summary>
<br>


</details>

<details>
<summary>Lab 15: Part 1 Set_Max_delay </summary>
<br>


</details>

<details>
<summary>Lab 15: Part 2 VCLK </summary>
<br>


</details>



