
SolarF407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005188  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08005318  08005318  00015318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005400  08005400  00015400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005408  08005408  00015408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800540c  0800540c  0001540c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000078  20000000  08005410  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
  8 .bss          000003d4  20000078  20000078  00020078  2**3
                  ALLOC
  9 ._user_heap_stack 00000600  2000044c  2000044c  00020078  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 11 .debug_info   000156bf  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000036d4  00000000  00000000  00035767  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000893c  00000000  00000000  00038e3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000cf0  00000000  00000000  00041778  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000010a8  00000000  00000000  00042468  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   000070dd  00000000  00000000  00043510  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00004b6c  00000000  00000000  0004a5ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0004f159  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002cf8  00000000  00000000  0004f1d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005300 	.word	0x08005300

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08005300 	.word	0x08005300

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f092 0f00 	teq	r2, #0
 800055a:	bf14      	ite	ne
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	4770      	bxeq	lr
 8000562:	b530      	push	{r4, r5, lr}
 8000564:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000568:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800056c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000570:	e720      	b.n	80003b4 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_ul2d>:
 8000574:	ea50 0201 	orrs.w	r2, r0, r1
 8000578:	bf08      	it	eq
 800057a:	4770      	bxeq	lr
 800057c:	b530      	push	{r4, r5, lr}
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	e00a      	b.n	800059a <__aeabi_l2d+0x16>

08000584 <__aeabi_l2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000592:	d502      	bpl.n	800059a <__aeabi_l2d+0x16>
 8000594:	4240      	negs	r0, r0
 8000596:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800059a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800059e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005a6:	f43f aedc 	beq.w	8000362 <__adddf3+0xe6>
 80005aa:	f04f 0203 	mov.w	r2, #3
 80005ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005b2:	bf18      	it	ne
 80005b4:	3203      	addne	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005c2:	f1c2 0320 	rsb	r3, r2, #32
 80005c6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ca:	fa20 f002 	lsr.w	r0, r0, r2
 80005ce:	fa01 fe03 	lsl.w	lr, r1, r3
 80005d2:	ea40 000e 	orr.w	r0, r0, lr
 80005d6:	fa21 f102 	lsr.w	r1, r1, r2
 80005da:	4414      	add	r4, r2
 80005dc:	e6c1      	b.n	8000362 <__adddf3+0xe6>
 80005de:	bf00      	nop

080005e0 <__aeabi_dmul>:
 80005e0:	b570      	push	{r4, r5, r6, lr}
 80005e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ee:	bf1d      	ittte	ne
 80005f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005f4:	ea94 0f0c 	teqne	r4, ip
 80005f8:	ea95 0f0c 	teqne	r5, ip
 80005fc:	f000 f8de 	bleq	80007bc <__aeabi_dmul+0x1dc>
 8000600:	442c      	add	r4, r5
 8000602:	ea81 0603 	eor.w	r6, r1, r3
 8000606:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800060a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800060e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000612:	bf18      	it	ne
 8000614:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000618:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800061c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000620:	d038      	beq.n	8000694 <__aeabi_dmul+0xb4>
 8000622:	fba0 ce02 	umull	ip, lr, r0, r2
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800062e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000632:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000636:	f04f 0600 	mov.w	r6, #0
 800063a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800063e:	f09c 0f00 	teq	ip, #0
 8000642:	bf18      	it	ne
 8000644:	f04e 0e01 	orrne.w	lr, lr, #1
 8000648:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800064c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000650:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000654:	d204      	bcs.n	8000660 <__aeabi_dmul+0x80>
 8000656:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800065a:	416d      	adcs	r5, r5
 800065c:	eb46 0606 	adc.w	r6, r6, r6
 8000660:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000664:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000668:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800066c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000670:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000674:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000678:	bf88      	it	hi
 800067a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800067e:	d81e      	bhi.n	80006be <__aeabi_dmul+0xde>
 8000680:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000684:	bf08      	it	eq
 8000686:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800068a:	f150 0000 	adcs.w	r0, r0, #0
 800068e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000698:	ea46 0101 	orr.w	r1, r6, r1
 800069c:	ea40 0002 	orr.w	r0, r0, r2
 80006a0:	ea81 0103 	eor.w	r1, r1, r3
 80006a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006a8:	bfc2      	ittt	gt
 80006aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	popgt	{r4, r5, r6, pc}
 80006b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006b8:	f04f 0e00 	mov.w	lr, #0
 80006bc:	3c01      	subs	r4, #1
 80006be:	f300 80ab 	bgt.w	8000818 <__aeabi_dmul+0x238>
 80006c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006c6:	bfde      	ittt	le
 80006c8:	2000      	movle	r0, #0
 80006ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ce:	bd70      	pople	{r4, r5, r6, pc}
 80006d0:	f1c4 0400 	rsb	r4, r4, #0
 80006d4:	3c20      	subs	r4, #32
 80006d6:	da35      	bge.n	8000744 <__aeabi_dmul+0x164>
 80006d8:	340c      	adds	r4, #12
 80006da:	dc1b      	bgt.n	8000714 <__aeabi_dmul+0x134>
 80006dc:	f104 0414 	add.w	r4, r4, #20
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f305 	lsl.w	r3, r0, r5
 80006e8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000700:	fa21 f604 	lsr.w	r6, r1, r4
 8000704:	eb42 0106 	adc.w	r1, r2, r6
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 040c 	rsb	r4, r4, #12
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f304 	lsl.w	r3, r0, r4
 8000720:	fa20 f005 	lsr.w	r0, r0, r5
 8000724:	fa01 f204 	lsl.w	r2, r1, r4
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000730:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000734:	f141 0100 	adc.w	r1, r1, #0
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f205 	lsl.w	r2, r0, r5
 800074c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000750:	fa20 f304 	lsr.w	r3, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea43 0302 	orr.w	r3, r3, r2
 800075c:	fa21 f004 	lsr.w	r0, r1, r4
 8000760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000764:	fa21 f204 	lsr.w	r2, r1, r4
 8000768:	ea20 0002 	bic.w	r0, r0, r2
 800076c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f094 0f00 	teq	r4, #0
 8000780:	d10f      	bne.n	80007a2 <__aeabi_dmul+0x1c2>
 8000782:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000786:	0040      	lsls	r0, r0, #1
 8000788:	eb41 0101 	adc.w	r1, r1, r1
 800078c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000790:	bf08      	it	eq
 8000792:	3c01      	subeq	r4, #1
 8000794:	d0f7      	beq.n	8000786 <__aeabi_dmul+0x1a6>
 8000796:	ea41 0106 	orr.w	r1, r1, r6
 800079a:	f095 0f00 	teq	r5, #0
 800079e:	bf18      	it	ne
 80007a0:	4770      	bxne	lr
 80007a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007a6:	0052      	lsls	r2, r2, #1
 80007a8:	eb43 0303 	adc.w	r3, r3, r3
 80007ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3d01      	subeq	r5, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1c6>
 80007b6:	ea43 0306 	orr.w	r3, r3, r6
 80007ba:	4770      	bx	lr
 80007bc:	ea94 0f0c 	teq	r4, ip
 80007c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007c4:	bf18      	it	ne
 80007c6:	ea95 0f0c 	teqne	r5, ip
 80007ca:	d00c      	beq.n	80007e6 <__aeabi_dmul+0x206>
 80007cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d0:	bf18      	it	ne
 80007d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d6:	d1d1      	bne.n	800077c <__aeabi_dmul+0x19c>
 80007d8:	ea81 0103 	eor.w	r1, r1, r3
 80007dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e0:	f04f 0000 	mov.w	r0, #0
 80007e4:	bd70      	pop	{r4, r5, r6, pc}
 80007e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ea:	bf06      	itte	eq
 80007ec:	4610      	moveq	r0, r2
 80007ee:	4619      	moveq	r1, r3
 80007f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f4:	d019      	beq.n	800082a <__aeabi_dmul+0x24a>
 80007f6:	ea94 0f0c 	teq	r4, ip
 80007fa:	d102      	bne.n	8000802 <__aeabi_dmul+0x222>
 80007fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000800:	d113      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000802:	ea95 0f0c 	teq	r5, ip
 8000806:	d105      	bne.n	8000814 <__aeabi_dmul+0x234>
 8000808:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800080c:	bf1c      	itt	ne
 800080e:	4610      	movne	r0, r2
 8000810:	4619      	movne	r1, r3
 8000812:	d10a      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000814:	ea81 0103 	eor.w	r1, r1, r3
 8000818:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800081c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000820:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000824:	f04f 0000 	mov.w	r0, #0
 8000828:	bd70      	pop	{r4, r5, r6, pc}
 800082a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800082e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000832:	bd70      	pop	{r4, r5, r6, pc}

08000834 <__aeabi_ddiv>:
 8000834:	b570      	push	{r4, r5, r6, lr}
 8000836:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800083a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800083e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000842:	bf1d      	ittte	ne
 8000844:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000848:	ea94 0f0c 	teqne	r4, ip
 800084c:	ea95 0f0c 	teqne	r5, ip
 8000850:	f000 f8a7 	bleq	80009a2 <__aeabi_ddiv+0x16e>
 8000854:	eba4 0405 	sub.w	r4, r4, r5
 8000858:	ea81 0e03 	eor.w	lr, r1, r3
 800085c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000860:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000864:	f000 8088 	beq.w	8000978 <__aeabi_ddiv+0x144>
 8000868:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800086c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000870:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000874:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000878:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800087c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000880:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000884:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000888:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800088c:	429d      	cmp	r5, r3
 800088e:	bf08      	it	eq
 8000890:	4296      	cmpeq	r6, r2
 8000892:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000896:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800089a:	d202      	bcs.n	80008a2 <__aeabi_ddiv+0x6e>
 800089c:	085b      	lsrs	r3, r3, #1
 800089e:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a2:	1ab6      	subs	r6, r6, r2
 80008a4:	eb65 0503 	sbc.w	r5, r5, r3
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008b2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000910:	ea55 0e06 	orrs.w	lr, r5, r6
 8000914:	d018      	beq.n	8000948 <__aeabi_ddiv+0x114>
 8000916:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800091a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800091e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000922:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000926:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800092a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800092e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000932:	d1c0      	bne.n	80008b6 <__aeabi_ddiv+0x82>
 8000934:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000938:	d10b      	bne.n	8000952 <__aeabi_ddiv+0x11e>
 800093a:	ea41 0100 	orr.w	r1, r1, r0
 800093e:	f04f 0000 	mov.w	r0, #0
 8000942:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000946:	e7b6      	b.n	80008b6 <__aeabi_ddiv+0x82>
 8000948:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800094c:	bf04      	itt	eq
 800094e:	4301      	orreq	r1, r0
 8000950:	2000      	moveq	r0, #0
 8000952:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000956:	bf88      	it	hi
 8000958:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800095c:	f63f aeaf 	bhi.w	80006be <__aeabi_dmul+0xde>
 8000960:	ebb5 0c03 	subs.w	ip, r5, r3
 8000964:	bf04      	itt	eq
 8000966:	ebb6 0c02 	subseq.w	ip, r6, r2
 800096a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800096e:	f150 0000 	adcs.w	r0, r0, #0
 8000972:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000976:	bd70      	pop	{r4, r5, r6, pc}
 8000978:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800097c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000980:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000984:	bfc2      	ittt	gt
 8000986:	ebd4 050c 	rsbsgt	r5, r4, ip
 800098a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800098e:	bd70      	popgt	{r4, r5, r6, pc}
 8000990:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000994:	f04f 0e00 	mov.w	lr, #0
 8000998:	3c01      	subs	r4, #1
 800099a:	e690      	b.n	80006be <__aeabi_dmul+0xde>
 800099c:	ea45 0e06 	orr.w	lr, r5, r6
 80009a0:	e68d      	b.n	80006be <__aeabi_dmul+0xde>
 80009a2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009a6:	ea94 0f0c 	teq	r4, ip
 80009aa:	bf08      	it	eq
 80009ac:	ea95 0f0c 	teqeq	r5, ip
 80009b0:	f43f af3b 	beq.w	800082a <__aeabi_dmul+0x24a>
 80009b4:	ea94 0f0c 	teq	r4, ip
 80009b8:	d10a      	bne.n	80009d0 <__aeabi_ddiv+0x19c>
 80009ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009be:	f47f af34 	bne.w	800082a <__aeabi_dmul+0x24a>
 80009c2:	ea95 0f0c 	teq	r5, ip
 80009c6:	f47f af25 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009ca:	4610      	mov	r0, r2
 80009cc:	4619      	mov	r1, r3
 80009ce:	e72c      	b.n	800082a <__aeabi_dmul+0x24a>
 80009d0:	ea95 0f0c 	teq	r5, ip
 80009d4:	d106      	bne.n	80009e4 <__aeabi_ddiv+0x1b0>
 80009d6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009da:	f43f aefd 	beq.w	80007d8 <__aeabi_dmul+0x1f8>
 80009de:	4610      	mov	r0, r2
 80009e0:	4619      	mov	r1, r3
 80009e2:	e722      	b.n	800082a <__aeabi_dmul+0x24a>
 80009e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ee:	f47f aec5 	bne.w	800077c <__aeabi_dmul+0x19c>
 80009f2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009f6:	f47f af0d 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009fa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009fe:	f47f aeeb 	bne.w	80007d8 <__aeabi_dmul+0x1f8>
 8000a02:	e712      	b.n	800082a <__aeabi_dmul+0x24a>

08000a04 <__aeabi_d2iz>:
 8000a04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a0c:	d215      	bcs.n	8000a3a <__aeabi_d2iz+0x36>
 8000a0e:	d511      	bpl.n	8000a34 <__aeabi_d2iz+0x30>
 8000a10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a18:	d912      	bls.n	8000a40 <__aeabi_d2iz+0x3c>
 8000a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a26:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a2e:	bf18      	it	ne
 8000a30:	4240      	negne	r0, r0
 8000a32:	4770      	bx	lr
 8000a34:	f04f 0000 	mov.w	r0, #0
 8000a38:	4770      	bx	lr
 8000a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a3e:	d105      	bne.n	8000a4c <__aeabi_d2iz+0x48>
 8000a40:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a44:	bf08      	it	eq
 8000a46:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <__aeabi_d2uiz>:
 8000a54:	004a      	lsls	r2, r1, #1
 8000a56:	d211      	bcs.n	8000a7c <__aeabi_d2uiz+0x28>
 8000a58:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a5c:	d211      	bcs.n	8000a82 <__aeabi_d2uiz+0x2e>
 8000a5e:	d50d      	bpl.n	8000a7c <__aeabi_d2uiz+0x28>
 8000a60:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a64:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a68:	d40e      	bmi.n	8000a88 <__aeabi_d2uiz+0x34>
 8000a6a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a72:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a76:	fa23 f002 	lsr.w	r0, r3, r2
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d102      	bne.n	8000a8e <__aeabi_d2uiz+0x3a>
 8000a88:	f04f 30ff 	mov.w	r0, #4294967295
 8000a8c:	4770      	bx	lr
 8000a8e:	f04f 0000 	mov.w	r0, #0
 8000a92:	4770      	bx	lr

08000a94 <__aeabi_d2f>:
 8000a94:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a98:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a9c:	bf24      	itt	cs
 8000a9e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aa2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aa6:	d90d      	bls.n	8000ac4 <__aeabi_d2f+0x30>
 8000aa8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aac:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ab4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ab8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000abc:	bf08      	it	eq
 8000abe:	f020 0001 	biceq.w	r0, r0, #1
 8000ac2:	4770      	bx	lr
 8000ac4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ac8:	d121      	bne.n	8000b0e <__aeabi_d2f+0x7a>
 8000aca:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ace:	bfbc      	itt	lt
 8000ad0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ad4:	4770      	bxlt	lr
 8000ad6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ada:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ade:	f1c2 0218 	rsb	r2, r2, #24
 8000ae2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ae6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aea:	fa20 f002 	lsr.w	r0, r0, r2
 8000aee:	bf18      	it	ne
 8000af0:	f040 0001 	orrne.w	r0, r0, #1
 8000af4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000afc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b00:	ea40 000c 	orr.w	r0, r0, ip
 8000b04:	fa23 f302 	lsr.w	r3, r3, r2
 8000b08:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b0c:	e7cc      	b.n	8000aa8 <__aeabi_d2f+0x14>
 8000b0e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b12:	d107      	bne.n	8000b24 <__aeabi_d2f+0x90>
 8000b14:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b18:	bf1e      	ittt	ne
 8000b1a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b1e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b22:	4770      	bxne	lr
 8000b24:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b28:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop

08000b34 <__aeabi_uldivmod>:
 8000b34:	b953      	cbnz	r3, 8000b4c <__aeabi_uldivmod+0x18>
 8000b36:	b94a      	cbnz	r2, 8000b4c <__aeabi_uldivmod+0x18>
 8000b38:	2900      	cmp	r1, #0
 8000b3a:	bf08      	it	eq
 8000b3c:	2800      	cmpeq	r0, #0
 8000b3e:	bf1c      	itt	ne
 8000b40:	f04f 31ff 	movne.w	r1, #4294967295
 8000b44:	f04f 30ff 	movne.w	r0, #4294967295
 8000b48:	f000 b97a 	b.w	8000e40 <__aeabi_idiv0>
 8000b4c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b50:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b54:	f000 f806 	bl	8000b64 <__udivmoddi4>
 8000b58:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b60:	b004      	add	sp, #16
 8000b62:	4770      	bx	lr

08000b64 <__udivmoddi4>:
 8000b64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b68:	468c      	mov	ip, r1
 8000b6a:	460d      	mov	r5, r1
 8000b6c:	4604      	mov	r4, r0
 8000b6e:	9e08      	ldr	r6, [sp, #32]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d151      	bne.n	8000c18 <__udivmoddi4+0xb4>
 8000b74:	428a      	cmp	r2, r1
 8000b76:	4617      	mov	r7, r2
 8000b78:	d96d      	bls.n	8000c56 <__udivmoddi4+0xf2>
 8000b7a:	fab2 fe82 	clz	lr, r2
 8000b7e:	f1be 0f00 	cmp.w	lr, #0
 8000b82:	d00b      	beq.n	8000b9c <__udivmoddi4+0x38>
 8000b84:	f1ce 0c20 	rsb	ip, lr, #32
 8000b88:	fa01 f50e 	lsl.w	r5, r1, lr
 8000b8c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000b90:	fa02 f70e 	lsl.w	r7, r2, lr
 8000b94:	ea4c 0c05 	orr.w	ip, ip, r5
 8000b98:	fa00 f40e 	lsl.w	r4, r0, lr
 8000b9c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ba0:	0c25      	lsrs	r5, r4, #16
 8000ba2:	fbbc f8fa 	udiv	r8, ip, sl
 8000ba6:	fa1f f987 	uxth.w	r9, r7
 8000baa:	fb0a cc18 	mls	ip, sl, r8, ip
 8000bae:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000bb2:	fb08 f309 	mul.w	r3, r8, r9
 8000bb6:	42ab      	cmp	r3, r5
 8000bb8:	d90a      	bls.n	8000bd0 <__udivmoddi4+0x6c>
 8000bba:	19ed      	adds	r5, r5, r7
 8000bbc:	f108 32ff 	add.w	r2, r8, #4294967295
 8000bc0:	f080 8123 	bcs.w	8000e0a <__udivmoddi4+0x2a6>
 8000bc4:	42ab      	cmp	r3, r5
 8000bc6:	f240 8120 	bls.w	8000e0a <__udivmoddi4+0x2a6>
 8000bca:	f1a8 0802 	sub.w	r8, r8, #2
 8000bce:	443d      	add	r5, r7
 8000bd0:	1aed      	subs	r5, r5, r3
 8000bd2:	b2a4      	uxth	r4, r4
 8000bd4:	fbb5 f0fa 	udiv	r0, r5, sl
 8000bd8:	fb0a 5510 	mls	r5, sl, r0, r5
 8000bdc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000be0:	fb00 f909 	mul.w	r9, r0, r9
 8000be4:	45a1      	cmp	r9, r4
 8000be6:	d909      	bls.n	8000bfc <__udivmoddi4+0x98>
 8000be8:	19e4      	adds	r4, r4, r7
 8000bea:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bee:	f080 810a 	bcs.w	8000e06 <__udivmoddi4+0x2a2>
 8000bf2:	45a1      	cmp	r9, r4
 8000bf4:	f240 8107 	bls.w	8000e06 <__udivmoddi4+0x2a2>
 8000bf8:	3802      	subs	r0, #2
 8000bfa:	443c      	add	r4, r7
 8000bfc:	eba4 0409 	sub.w	r4, r4, r9
 8000c00:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c04:	2100      	movs	r1, #0
 8000c06:	2e00      	cmp	r6, #0
 8000c08:	d061      	beq.n	8000cce <__udivmoddi4+0x16a>
 8000c0a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c0e:	2300      	movs	r3, #0
 8000c10:	6034      	str	r4, [r6, #0]
 8000c12:	6073      	str	r3, [r6, #4]
 8000c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c18:	428b      	cmp	r3, r1
 8000c1a:	d907      	bls.n	8000c2c <__udivmoddi4+0xc8>
 8000c1c:	2e00      	cmp	r6, #0
 8000c1e:	d054      	beq.n	8000cca <__udivmoddi4+0x166>
 8000c20:	2100      	movs	r1, #0
 8000c22:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c26:	4608      	mov	r0, r1
 8000c28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c2c:	fab3 f183 	clz	r1, r3
 8000c30:	2900      	cmp	r1, #0
 8000c32:	f040 808e 	bne.w	8000d52 <__udivmoddi4+0x1ee>
 8000c36:	42ab      	cmp	r3, r5
 8000c38:	d302      	bcc.n	8000c40 <__udivmoddi4+0xdc>
 8000c3a:	4282      	cmp	r2, r0
 8000c3c:	f200 80fa 	bhi.w	8000e34 <__udivmoddi4+0x2d0>
 8000c40:	1a84      	subs	r4, r0, r2
 8000c42:	eb65 0503 	sbc.w	r5, r5, r3
 8000c46:	2001      	movs	r0, #1
 8000c48:	46ac      	mov	ip, r5
 8000c4a:	2e00      	cmp	r6, #0
 8000c4c:	d03f      	beq.n	8000cce <__udivmoddi4+0x16a>
 8000c4e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c56:	b912      	cbnz	r2, 8000c5e <__udivmoddi4+0xfa>
 8000c58:	2701      	movs	r7, #1
 8000c5a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000c5e:	fab7 fe87 	clz	lr, r7
 8000c62:	f1be 0f00 	cmp.w	lr, #0
 8000c66:	d134      	bne.n	8000cd2 <__udivmoddi4+0x16e>
 8000c68:	1beb      	subs	r3, r5, r7
 8000c6a:	0c3a      	lsrs	r2, r7, #16
 8000c6c:	fa1f fc87 	uxth.w	ip, r7
 8000c70:	2101      	movs	r1, #1
 8000c72:	fbb3 f8f2 	udiv	r8, r3, r2
 8000c76:	0c25      	lsrs	r5, r4, #16
 8000c78:	fb02 3318 	mls	r3, r2, r8, r3
 8000c7c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c80:	fb0c f308 	mul.w	r3, ip, r8
 8000c84:	42ab      	cmp	r3, r5
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0x134>
 8000c88:	19ed      	adds	r5, r5, r7
 8000c8a:	f108 30ff 	add.w	r0, r8, #4294967295
 8000c8e:	d202      	bcs.n	8000c96 <__udivmoddi4+0x132>
 8000c90:	42ab      	cmp	r3, r5
 8000c92:	f200 80d1 	bhi.w	8000e38 <__udivmoddi4+0x2d4>
 8000c96:	4680      	mov	r8, r0
 8000c98:	1aed      	subs	r5, r5, r3
 8000c9a:	b2a3      	uxth	r3, r4
 8000c9c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000ca0:	fb02 5510 	mls	r5, r2, r0, r5
 8000ca4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000ca8:	fb0c fc00 	mul.w	ip, ip, r0
 8000cac:	45a4      	cmp	ip, r4
 8000cae:	d907      	bls.n	8000cc0 <__udivmoddi4+0x15c>
 8000cb0:	19e4      	adds	r4, r4, r7
 8000cb2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cb6:	d202      	bcs.n	8000cbe <__udivmoddi4+0x15a>
 8000cb8:	45a4      	cmp	ip, r4
 8000cba:	f200 80b8 	bhi.w	8000e2e <__udivmoddi4+0x2ca>
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	eba4 040c 	sub.w	r4, r4, ip
 8000cc4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cc8:	e79d      	b.n	8000c06 <__udivmoddi4+0xa2>
 8000cca:	4631      	mov	r1, r6
 8000ccc:	4630      	mov	r0, r6
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	f1ce 0420 	rsb	r4, lr, #32
 8000cd6:	fa05 f30e 	lsl.w	r3, r5, lr
 8000cda:	fa07 f70e 	lsl.w	r7, r7, lr
 8000cde:	fa20 f804 	lsr.w	r8, r0, r4
 8000ce2:	0c3a      	lsrs	r2, r7, #16
 8000ce4:	fa25 f404 	lsr.w	r4, r5, r4
 8000ce8:	ea48 0803 	orr.w	r8, r8, r3
 8000cec:	fbb4 f1f2 	udiv	r1, r4, r2
 8000cf0:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000cf4:	fb02 4411 	mls	r4, r2, r1, r4
 8000cf8:	fa1f fc87 	uxth.w	ip, r7
 8000cfc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d00:	fb01 f30c 	mul.w	r3, r1, ip
 8000d04:	42ab      	cmp	r3, r5
 8000d06:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d0a:	d909      	bls.n	8000d20 <__udivmoddi4+0x1bc>
 8000d0c:	19ed      	adds	r5, r5, r7
 8000d0e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d12:	f080 808a 	bcs.w	8000e2a <__udivmoddi4+0x2c6>
 8000d16:	42ab      	cmp	r3, r5
 8000d18:	f240 8087 	bls.w	8000e2a <__udivmoddi4+0x2c6>
 8000d1c:	3902      	subs	r1, #2
 8000d1e:	443d      	add	r5, r7
 8000d20:	1aeb      	subs	r3, r5, r3
 8000d22:	fa1f f588 	uxth.w	r5, r8
 8000d26:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d2a:	fb02 3310 	mls	r3, r2, r0, r3
 8000d2e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d32:	fb00 f30c 	mul.w	r3, r0, ip
 8000d36:	42ab      	cmp	r3, r5
 8000d38:	d907      	bls.n	8000d4a <__udivmoddi4+0x1e6>
 8000d3a:	19ed      	adds	r5, r5, r7
 8000d3c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d40:	d26f      	bcs.n	8000e22 <__udivmoddi4+0x2be>
 8000d42:	42ab      	cmp	r3, r5
 8000d44:	d96d      	bls.n	8000e22 <__udivmoddi4+0x2be>
 8000d46:	3802      	subs	r0, #2
 8000d48:	443d      	add	r5, r7
 8000d4a:	1aeb      	subs	r3, r5, r3
 8000d4c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d50:	e78f      	b.n	8000c72 <__udivmoddi4+0x10e>
 8000d52:	f1c1 0720 	rsb	r7, r1, #32
 8000d56:	fa22 f807 	lsr.w	r8, r2, r7
 8000d5a:	408b      	lsls	r3, r1
 8000d5c:	fa05 f401 	lsl.w	r4, r5, r1
 8000d60:	ea48 0303 	orr.w	r3, r8, r3
 8000d64:	fa20 fe07 	lsr.w	lr, r0, r7
 8000d68:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000d6c:	40fd      	lsrs	r5, r7
 8000d6e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000d72:	fbb5 f9fc 	udiv	r9, r5, ip
 8000d76:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000d7a:	fb0c 5519 	mls	r5, ip, r9, r5
 8000d7e:	fa1f f883 	uxth.w	r8, r3
 8000d82:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000d86:	fb09 f408 	mul.w	r4, r9, r8
 8000d8a:	42ac      	cmp	r4, r5
 8000d8c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d90:	fa00 fa01 	lsl.w	sl, r0, r1
 8000d94:	d908      	bls.n	8000da8 <__udivmoddi4+0x244>
 8000d96:	18ed      	adds	r5, r5, r3
 8000d98:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d9c:	d243      	bcs.n	8000e26 <__udivmoddi4+0x2c2>
 8000d9e:	42ac      	cmp	r4, r5
 8000da0:	d941      	bls.n	8000e26 <__udivmoddi4+0x2c2>
 8000da2:	f1a9 0902 	sub.w	r9, r9, #2
 8000da6:	441d      	add	r5, r3
 8000da8:	1b2d      	subs	r5, r5, r4
 8000daa:	fa1f fe8e 	uxth.w	lr, lr
 8000dae:	fbb5 f0fc 	udiv	r0, r5, ip
 8000db2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000db6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000dba:	fb00 f808 	mul.w	r8, r0, r8
 8000dbe:	45a0      	cmp	r8, r4
 8000dc0:	d907      	bls.n	8000dd2 <__udivmoddi4+0x26e>
 8000dc2:	18e4      	adds	r4, r4, r3
 8000dc4:	f100 35ff 	add.w	r5, r0, #4294967295
 8000dc8:	d229      	bcs.n	8000e1e <__udivmoddi4+0x2ba>
 8000dca:	45a0      	cmp	r8, r4
 8000dcc:	d927      	bls.n	8000e1e <__udivmoddi4+0x2ba>
 8000dce:	3802      	subs	r0, #2
 8000dd0:	441c      	add	r4, r3
 8000dd2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dd6:	eba4 0408 	sub.w	r4, r4, r8
 8000dda:	fba0 8902 	umull	r8, r9, r0, r2
 8000dde:	454c      	cmp	r4, r9
 8000de0:	46c6      	mov	lr, r8
 8000de2:	464d      	mov	r5, r9
 8000de4:	d315      	bcc.n	8000e12 <__udivmoddi4+0x2ae>
 8000de6:	d012      	beq.n	8000e0e <__udivmoddi4+0x2aa>
 8000de8:	b156      	cbz	r6, 8000e00 <__udivmoddi4+0x29c>
 8000dea:	ebba 030e 	subs.w	r3, sl, lr
 8000dee:	eb64 0405 	sbc.w	r4, r4, r5
 8000df2:	fa04 f707 	lsl.w	r7, r4, r7
 8000df6:	40cb      	lsrs	r3, r1
 8000df8:	431f      	orrs	r7, r3
 8000dfa:	40cc      	lsrs	r4, r1
 8000dfc:	6037      	str	r7, [r6, #0]
 8000dfe:	6074      	str	r4, [r6, #4]
 8000e00:	2100      	movs	r1, #0
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	4618      	mov	r0, r3
 8000e08:	e6f8      	b.n	8000bfc <__udivmoddi4+0x98>
 8000e0a:	4690      	mov	r8, r2
 8000e0c:	e6e0      	b.n	8000bd0 <__udivmoddi4+0x6c>
 8000e0e:	45c2      	cmp	sl, r8
 8000e10:	d2ea      	bcs.n	8000de8 <__udivmoddi4+0x284>
 8000e12:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e16:	eb69 0503 	sbc.w	r5, r9, r3
 8000e1a:	3801      	subs	r0, #1
 8000e1c:	e7e4      	b.n	8000de8 <__udivmoddi4+0x284>
 8000e1e:	4628      	mov	r0, r5
 8000e20:	e7d7      	b.n	8000dd2 <__udivmoddi4+0x26e>
 8000e22:	4640      	mov	r0, r8
 8000e24:	e791      	b.n	8000d4a <__udivmoddi4+0x1e6>
 8000e26:	4681      	mov	r9, r0
 8000e28:	e7be      	b.n	8000da8 <__udivmoddi4+0x244>
 8000e2a:	4601      	mov	r1, r0
 8000e2c:	e778      	b.n	8000d20 <__udivmoddi4+0x1bc>
 8000e2e:	3802      	subs	r0, #2
 8000e30:	443c      	add	r4, r7
 8000e32:	e745      	b.n	8000cc0 <__udivmoddi4+0x15c>
 8000e34:	4608      	mov	r0, r1
 8000e36:	e708      	b.n	8000c4a <__udivmoddi4+0xe6>
 8000e38:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3c:	443d      	add	r5, r7
 8000e3e:	e72b      	b.n	8000c98 <__udivmoddi4+0x134>

08000e40 <__aeabi_idiv0>:
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop

08000e44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e44:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e46:	4a0e      	ldr	r2, [pc, #56]	; (8000e80 <HAL_InitTick+0x3c>)
 8000e48:	4b0e      	ldr	r3, [pc, #56]	; (8000e84 <HAL_InitTick+0x40>)
{
 8000e4a:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e4c:	7818      	ldrb	r0, [r3, #0]
 8000e4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e52:	fbb3 f3f0 	udiv	r3, r3, r0
 8000e56:	6810      	ldr	r0, [r2, #0]
 8000e58:	fbb0 f0f3 	udiv	r0, r0, r3
 8000e5c:	f000 fab0 	bl	80013c0 <HAL_SYSTICK_Config>
 8000e60:	4604      	mov	r4, r0
 8000e62:	b958      	cbnz	r0, 8000e7c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e64:	2d0f      	cmp	r5, #15
 8000e66:	d809      	bhi.n	8000e7c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e68:	4602      	mov	r2, r0
 8000e6a:	4629      	mov	r1, r5
 8000e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e70:	f000 fa64 	bl	800133c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e74:	4b04      	ldr	r3, [pc, #16]	; (8000e88 <HAL_InitTick+0x44>)
 8000e76:	4620      	mov	r0, r4
 8000e78:	601d      	str	r5, [r3, #0]
 8000e7a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000e7c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000e7e:	bd38      	pop	{r3, r4, r5, pc}
 8000e80:	20000010 	.word	0x20000010
 8000e84:	20000000 	.word	0x20000000
 8000e88:	20000004 	.word	0x20000004

08000e8c <HAL_Init>:
{
 8000e8c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e8e:	4b0b      	ldr	r3, [pc, #44]	; (8000ebc <HAL_Init+0x30>)
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000e96:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e98:	681a      	ldr	r2, [r3, #0]
 8000e9a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000e9e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000ea6:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ea8:	2003      	movs	r0, #3
 8000eaa:	f000 fa35 	bl	8001318 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eae:	2000      	movs	r0, #0
 8000eb0:	f7ff ffc8 	bl	8000e44 <HAL_InitTick>
  HAL_MspInit();
 8000eb4:	f002 fe3e 	bl	8003b34 <HAL_MspInit>
}
 8000eb8:	2000      	movs	r0, #0
 8000eba:	bd08      	pop	{r3, pc}
 8000ebc:	40023c00 	.word	0x40023c00

08000ec0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000ec0:	4a03      	ldr	r2, [pc, #12]	; (8000ed0 <HAL_IncTick+0x10>)
 8000ec2:	4b04      	ldr	r3, [pc, #16]	; (8000ed4 <HAL_IncTick+0x14>)
 8000ec4:	6811      	ldr	r1, [r2, #0]
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	440b      	add	r3, r1
 8000eca:	6013      	str	r3, [r2, #0]
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	200000cc 	.word	0x200000cc
 8000ed4:	20000000 	.word	0x20000000

08000ed8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000ed8:	4b01      	ldr	r3, [pc, #4]	; (8000ee0 <HAL_GetTick+0x8>)
 8000eda:	6818      	ldr	r0, [r3, #0]
}
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	200000cc 	.word	0x200000cc

08000ee4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000ee4:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000ee6:	4604      	mov	r4, r0
 8000ee8:	2800      	cmp	r0, #0
 8000eea:	f000 809b 	beq.w	8001024 <HAL_ADC_Init+0x140>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000eee:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8000ef0:	b925      	cbnz	r5, 8000efc <HAL_ADC_Init+0x18>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000ef2:	f001 ff75 	bl	8002de0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000ef6:	6465      	str	r5, [r4, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000ef8:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000efc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000efe:	06db      	lsls	r3, r3, #27
 8000f00:	f100 808e 	bmi.w	8001020 <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f04:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000f06:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000f0a:	f023 0302 	bic.w	r3, r3, #2
 8000f0e:	f043 0302 	orr.w	r3, r3, #2
 8000f12:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000f14:	4b44      	ldr	r3, [pc, #272]	; (8001028 <HAL_ADC_Init+0x144>)
 8000f16:	685a      	ldr	r2, [r3, #4]
 8000f18:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000f1c:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000f1e:	685a      	ldr	r2, [r3, #4]
 8000f20:	6861      	ldr	r1, [r4, #4]
 8000f22:	430a      	orrs	r2, r1
 8000f24:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000f26:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000f28:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000f2a:	685a      	ldr	r2, [r3, #4]
 8000f2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000f30:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000f32:	685a      	ldr	r2, [r3, #4]
 8000f34:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000f38:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000f3a:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000f3c:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000f3e:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000f42:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000f44:	685a      	ldr	r2, [r3, #4]
 8000f46:	430a      	orrs	r2, r1
 8000f48:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000f4a:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000f4c:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000f4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000f52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000f54:	689a      	ldr	r2, [r3, #8]
 8000f56:	430a      	orrs	r2, r1
 8000f58:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000f5a:	4934      	ldr	r1, [pc, #208]	; (800102c <HAL_ADC_Init+0x148>)
 8000f5c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000f5e:	428a      	cmp	r2, r1
 8000f60:	d052      	beq.n	8001008 <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000f62:	6899      	ldr	r1, [r3, #8]
 8000f64:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8000f68:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000f6a:	6899      	ldr	r1, [r3, #8]
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000f70:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000f72:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000f74:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000f78:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000f7a:	689a      	ldr	r2, [r3, #8]
 8000f7c:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000f7e:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000f80:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000f82:	7e21      	ldrb	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000f84:	f022 0202 	bic.w	r2, r2, #2
 8000f88:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000f8a:	689a      	ldr	r2, [r3, #8]
 8000f8c:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8000f90:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000f92:	f894 2020 	ldrb.w	r2, [r4, #32]
 8000f96:	2a00      	cmp	r2, #0
 8000f98:	d03e      	beq.n	8001018 <HAL_ADC_Init+0x134>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000f9a:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000f9c:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000f9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000fa2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000fa4:	685a      	ldr	r2, [r3, #4]
 8000fa6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000faa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000fac:	685a      	ldr	r2, [r3, #4]
 8000fae:	3901      	subs	r1, #1
 8000fb0:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000fb4:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000fb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000fb8:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000fba:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000fbe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000fc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000fc2:	3901      	subs	r1, #1
 8000fc4:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8000fc8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000fca:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8000fcc:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000fd0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000fd4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8000fd6:	689a      	ldr	r2, [r3, #8]
 8000fd8:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8000fdc:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000fde:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000fe0:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000fe2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000fe6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000fe8:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8000fea:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000fec:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8000ff0:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8000ff2:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8000ff4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ff6:	f023 0303 	bic.w	r3, r3, #3
 8000ffa:	f043 0301 	orr.w	r3, r3, #1
 8000ffe:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001000:	2300      	movs	r3, #0
 8001002:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 8001006:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001008:	689a      	ldr	r2, [r3, #8]
 800100a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800100e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001010:	689a      	ldr	r2, [r3, #8]
 8001012:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001016:	e7b2      	b.n	8000f7e <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001018:	685a      	ldr	r2, [r3, #4]
 800101a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800101e:	e7c9      	b.n	8000fb4 <HAL_ADC_Init+0xd0>
    tmp_hal_status = HAL_ERROR;
 8001020:	2001      	movs	r0, #1
 8001022:	e7ed      	b.n	8001000 <HAL_ADC_Init+0x11c>
    return HAL_ERROR;
 8001024:	2001      	movs	r0, #1
}
 8001026:	bd38      	pop	{r3, r4, r5, pc}
 8001028:	40012300 	.word	0x40012300
 800102c:	0f000001 	.word	0x0f000001

08001030 <HAL_ADC_Start_DMA>:
{
 8001030:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001032:	4613      	mov	r3, r2
  __IO uint32_t counter = 0U;
 8001034:	2200      	movs	r2, #0
 8001036:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001038:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 800103c:	2a01      	cmp	r2, #1
{
 800103e:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8001040:	d077      	beq.n	8001132 <HAL_ADC_Start_DMA+0x102>
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001042:	6805      	ldr	r5, [r0, #0]
  __HAL_LOCK(hadc);
 8001044:	2201      	movs	r2, #1
 8001046:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800104a:	68aa      	ldr	r2, [r5, #8]
 800104c:	07d0      	lsls	r0, r2, #31
 800104e:	d505      	bpl.n	800105c <HAL_ADC_Start_DMA+0x2c>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001050:	68aa      	ldr	r2, [r5, #8]
 8001052:	07d2      	lsls	r2, r2, #31
 8001054:	d415      	bmi.n	8001082 <HAL_ADC_Start_DMA+0x52>
  return HAL_OK;
 8001056:	2000      	movs	r0, #0
}
 8001058:	b003      	add	sp, #12
 800105a:	bd30      	pop	{r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 800105c:	68aa      	ldr	r2, [r5, #8]
 800105e:	f042 0201 	orr.w	r2, r2, #1
 8001062:	60aa      	str	r2, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001064:	4a34      	ldr	r2, [pc, #208]	; (8001138 <HAL_ADC_Start_DMA+0x108>)
 8001066:	6810      	ldr	r0, [r2, #0]
 8001068:	4a34      	ldr	r2, [pc, #208]	; (800113c <HAL_ADC_Start_DMA+0x10c>)
 800106a:	fbb0 f0f2 	udiv	r0, r0, r2
 800106e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001072:	9001      	str	r0, [sp, #4]
    while(counter != 0U)
 8001074:	9a01      	ldr	r2, [sp, #4]
 8001076:	2a00      	cmp	r2, #0
 8001078:	d0ea      	beq.n	8001050 <HAL_ADC_Start_DMA+0x20>
      counter--;
 800107a:	9a01      	ldr	r2, [sp, #4]
 800107c:	3a01      	subs	r2, #1
 800107e:	9201      	str	r2, [sp, #4]
 8001080:	e7f8      	b.n	8001074 <HAL_ADC_Start_DMA+0x44>
    ADC_STATE_CLR_SET(hadc->State,
 8001082:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001084:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8001088:	f020 0001 	bic.w	r0, r0, #1
 800108c:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8001090:	6420      	str	r0, [r4, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001092:	686a      	ldr	r2, [r5, #4]
 8001094:	0550      	lsls	r0, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001096:	bf41      	itttt	mi
 8001098:	6c20      	ldrmi	r0, [r4, #64]	; 0x40
 800109a:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 800109e:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 80010a2:	6420      	strmi	r0, [r4, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010a4:	6c22      	ldr	r2, [r4, #64]	; 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80010a6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80010ac:	bf1c      	itt	ne
 80010ae:	6c62      	ldrne	r2, [r4, #68]	; 0x44
 80010b0:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80010b4:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(hadc);   
 80010b6:	2200      	movs	r2, #0
 80010b8:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80010bc:	4a20      	ldr	r2, [pc, #128]	; (8001140 <HAL_ADC_Start_DMA+0x110>)
 80010be:	63c2      	str	r2, [r0, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80010c0:	4a20      	ldr	r2, [pc, #128]	; (8001144 <HAL_ADC_Start_DMA+0x114>)
 80010c2:	6402      	str	r2, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80010c4:	4a20      	ldr	r2, [pc, #128]	; (8001148 <HAL_ADC_Start_DMA+0x118>)
 80010c6:	64c2      	str	r2, [r0, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80010c8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80010cc:	602a      	str	r2, [r5, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80010ce:	686a      	ldr	r2, [r5, #4]
 80010d0:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80010d4:	606a      	str	r2, [r5, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80010d6:	68aa      	ldr	r2, [r5, #8]
 80010d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80010dc:	60aa      	str	r2, [r5, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80010de:	460a      	mov	r2, r1
 80010e0:	f105 014c 	add.w	r1, r5, #76	; 0x4c
 80010e4:	f000 fa16 	bl	8001514 <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80010e8:	4a18      	ldr	r2, [pc, #96]	; (800114c <HAL_ADC_Start_DMA+0x11c>)
 80010ea:	4919      	ldr	r1, [pc, #100]	; (8001150 <HAL_ADC_Start_DMA+0x120>)
 80010ec:	6853      	ldr	r3, [r2, #4]
 80010ee:	f013 0f1f 	tst.w	r3, #31
 80010f2:	6823      	ldr	r3, [r4, #0]
 80010f4:	d11a      	bne.n	800112c <HAL_ADC_Start_DMA+0xfc>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80010f6:	428b      	cmp	r3, r1
 80010f8:	d006      	beq.n	8001108 <HAL_ADC_Start_DMA+0xd8>
 80010fa:	f501 7180 	add.w	r1, r1, #256	; 0x100
 80010fe:	428b      	cmp	r3, r1
 8001100:	d10b      	bne.n	800111a <HAL_ADC_Start_DMA+0xea>
 8001102:	6852      	ldr	r2, [r2, #4]
 8001104:	06d2      	lsls	r2, r2, #27
 8001106:	d1a6      	bne.n	8001056 <HAL_ADC_Start_DMA+0x26>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001108:	6898      	ldr	r0, [r3, #8]
 800110a:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800110e:	d1a2      	bne.n	8001056 <HAL_ADC_Start_DMA+0x26>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001110:	689a      	ldr	r2, [r3, #8]
 8001112:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	e79e      	b.n	8001058 <HAL_ADC_Start_DMA+0x28>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800111a:	490e      	ldr	r1, [pc, #56]	; (8001154 <HAL_ADC_Start_DMA+0x124>)
 800111c:	428b      	cmp	r3, r1
 800111e:	d19a      	bne.n	8001056 <HAL_ADC_Start_DMA+0x26>
 8001120:	6852      	ldr	r2, [r2, #4]
 8001122:	f002 021f 	and.w	r2, r2, #31
 8001126:	2a0f      	cmp	r2, #15
 8001128:	d9ee      	bls.n	8001108 <HAL_ADC_Start_DMA+0xd8>
 800112a:	e794      	b.n	8001056 <HAL_ADC_Start_DMA+0x26>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800112c:	428b      	cmp	r3, r1
 800112e:	d192      	bne.n	8001056 <HAL_ADC_Start_DMA+0x26>
 8001130:	e7ea      	b.n	8001108 <HAL_ADC_Start_DMA+0xd8>
  __HAL_LOCK(hadc);
 8001132:	2002      	movs	r0, #2
 8001134:	e790      	b.n	8001058 <HAL_ADC_Start_DMA+0x28>
 8001136:	bf00      	nop
 8001138:	20000010 	.word	0x20000010
 800113c:	000f4240 	.word	0x000f4240
 8001140:	0800117f 	.word	0x0800117f
 8001144:	0800115d 	.word	0x0800115d
 8001148:	08001169 	.word	0x08001169
 800114c:	40012300 	.word	0x40012300
 8001150:	40012000 	.word	0x40012000
 8001154:	40012200 	.word	0x40012200

08001158 <HAL_ADC_ConvCpltCallback>:
 8001158:	4770      	bx	lr

0800115a <HAL_ADC_ConvHalfCpltCallback>:
 800115a:	4770      	bx	lr

0800115c <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800115c:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800115e:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001160:	f7ff fffb 	bl	800115a <HAL_ADC_ConvHalfCpltCallback>
 8001164:	bd08      	pop	{r3, pc}

08001166 <HAL_ADC_ErrorCallback>:
{
 8001166:	4770      	bx	lr

08001168 <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001168:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800116a:	b508      	push	{r3, lr}
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800116c:	2340      	movs	r3, #64	; 0x40
 800116e:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001170:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001172:	f043 0304 	orr.w	r3, r3, #4
 8001176:	6443      	str	r3, [r0, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001178:	f7ff fff5 	bl	8001166 <HAL_ADC_ErrorCallback>
 800117c:	bd08      	pop	{r3, pc}

0800117e <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800117e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001180:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001182:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8001186:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001188:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800118a:	d123      	bne.n	80011d4 <ADC_DMAConvCplt+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800118c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001190:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	6891      	ldr	r1, [r2, #8]
 8001196:	f011 5f40 	tst.w	r1, #805306368	; 0x30000000
 800119a:	d117      	bne.n	80011cc <ADC_DMAConvCplt+0x4e>
 800119c:	7e19      	ldrb	r1, [r3, #24]
 800119e:	b9a9      	cbnz	r1, 80011cc <ADC_DMAConvCplt+0x4e>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80011a0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80011a2:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 80011a6:	d002      	beq.n	80011ae <ADC_DMAConvCplt+0x30>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80011a8:	6891      	ldr	r1, [r2, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80011aa:	0548      	lsls	r0, r1, #21
 80011ac:	d40e      	bmi.n	80011cc <ADC_DMAConvCplt+0x4e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80011ae:	6851      	ldr	r1, [r2, #4]
 80011b0:	f021 0120 	bic.w	r1, r1, #32
 80011b4:	6051      	str	r1, [r2, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80011b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80011bc:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011c0:	04d1      	lsls	r1, r2, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011c2:	bf5e      	ittt	pl
 80011c4:	6c1a      	ldrpl	r2, [r3, #64]	; 0x40
 80011c6:	f042 0201 	orrpl.w	r2, r2, #1
 80011ca:	641a      	strpl	r2, [r3, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff ffc3 	bl	8001158 <HAL_ADC_ConvCpltCallback>
 80011d2:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80011d4:	06d2      	lsls	r2, r2, #27
 80011d6:	d503      	bpl.n	80011e0 <ADC_DMAConvCplt+0x62>
      HAL_ADC_ErrorCallback(hadc);
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff ffc4 	bl	8001166 <HAL_ADC_ErrorCallback>
 80011de:	bd10      	pop	{r4, pc}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80011e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 80011e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80011e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011e8:	4718      	bx	r3
	...

080011ec <HAL_ADC_ConfigChannel>:
{
 80011ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 80011ee:	2300      	movs	r3, #0
 80011f0:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80011f2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80011f6:	2b01      	cmp	r3, #1
 80011f8:	f000 8083 	beq.w	8001302 <HAL_ADC_ConfigChannel+0x116>
  if (sConfig->Channel > ADC_CHANNEL_9)
 80011fc:	680d      	ldr	r5, [r1, #0]
 80011fe:	6804      	ldr	r4, [r0, #0]
 8001200:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 8001202:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001204:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 8001206:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 800120a:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 800120c:	d92a      	bls.n	8001264 <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800120e:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 8001212:	68e7      	ldr	r7, [r4, #12]
 8001214:	3b1e      	subs	r3, #30
 8001216:	f04f 0e07 	mov.w	lr, #7
 800121a:	fa0e fe03 	lsl.w	lr, lr, r3
 800121e:	ea27 070e 	bic.w	r7, r7, lr
 8001222:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001224:	68e7      	ldr	r7, [r4, #12]
 8001226:	fa02 f303 	lsl.w	r3, r2, r3
 800122a:	433b      	orrs	r3, r7
 800122c:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 800122e:	684a      	ldr	r2, [r1, #4]
 8001230:	2a06      	cmp	r2, #6
 8001232:	ea4f 0382 	mov.w	r3, r2, lsl #2
 8001236:	d825      	bhi.n	8001284 <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001238:	4413      	add	r3, r2
 800123a:	6b67      	ldr	r7, [r4, #52]	; 0x34
 800123c:	1f59      	subs	r1, r3, #5
 800123e:	231f      	movs	r3, #31
 8001240:	408b      	lsls	r3, r1
 8001242:	ea27 0303 	bic.w	r3, r7, r3
 8001246:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001248:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800124a:	fa06 f101 	lsl.w	r1, r6, r1
 800124e:	4311      	orrs	r1, r2
 8001250:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001252:	4b2d      	ldr	r3, [pc, #180]	; (8001308 <HAL_ADC_ConfigChannel+0x11c>)
 8001254:	429c      	cmp	r4, r3
 8001256:	d034      	beq.n	80012c2 <HAL_ADC_ConfigChannel+0xd6>
  __HAL_UNLOCK(hadc);
 8001258:	2300      	movs	r3, #0
 800125a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800125e:	4618      	mov	r0, r3
}
 8001260:	b003      	add	sp, #12
 8001262:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001264:	6927      	ldr	r7, [r4, #16]
 8001266:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 800126a:	f04f 0e07 	mov.w	lr, #7
 800126e:	fa0e fe03 	lsl.w	lr, lr, r3
 8001272:	ea27 070e 	bic.w	r7, r7, lr
 8001276:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001278:	6927      	ldr	r7, [r4, #16]
 800127a:	fa02 f303 	lsl.w	r3, r2, r3
 800127e:	433b      	orrs	r3, r7
 8001280:	6123      	str	r3, [r4, #16]
 8001282:	e7d4      	b.n	800122e <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 8001284:	2a0c      	cmp	r2, #12
 8001286:	d80e      	bhi.n	80012a6 <HAL_ADC_ConfigChannel+0xba>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001288:	4413      	add	r3, r2
 800128a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800128c:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 8001290:	231f      	movs	r3, #31
 8001292:	4093      	lsls	r3, r2
 8001294:	ea21 0303 	bic.w	r3, r1, r3
 8001298:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800129a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800129c:	fa06 f202 	lsl.w	r2, r6, r2
 80012a0:	431a      	orrs	r2, r3
 80012a2:	6322      	str	r2, [r4, #48]	; 0x30
 80012a4:	e7d5      	b.n	8001252 <HAL_ADC_ConfigChannel+0x66>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80012a6:	4413      	add	r3, r2
 80012a8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80012aa:	3b41      	subs	r3, #65	; 0x41
 80012ac:	221f      	movs	r2, #31
 80012ae:	409a      	lsls	r2, r3
 80012b0:	ea21 0202 	bic.w	r2, r1, r2
 80012b4:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80012b6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80012b8:	fa06 f103 	lsl.w	r1, r6, r3
 80012bc:	4311      	orrs	r1, r2
 80012be:	62e1      	str	r1, [r4, #44]	; 0x2c
 80012c0:	e7c7      	b.n	8001252 <HAL_ADC_ConfigChannel+0x66>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80012c2:	2d12      	cmp	r5, #18
 80012c4:	d104      	bne.n	80012d0 <HAL_ADC_ConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80012c6:	4a11      	ldr	r2, [pc, #68]	; (800130c <HAL_ADC_ConfigChannel+0x120>)
 80012c8:	6853      	ldr	r3, [r2, #4]
 80012ca:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012ce:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80012d0:	f1a5 0310 	sub.w	r3, r5, #16
 80012d4:	2b01      	cmp	r3, #1
 80012d6:	d8bf      	bhi.n	8001258 <HAL_ADC_ConfigChannel+0x6c>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80012d8:	4a0c      	ldr	r2, [pc, #48]	; (800130c <HAL_ADC_ConfigChannel+0x120>)
 80012da:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80012dc:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80012de:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80012e2:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80012e4:	d1b8      	bne.n	8001258 <HAL_ADC_ConfigChannel+0x6c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80012e6:	4b0a      	ldr	r3, [pc, #40]	; (8001310 <HAL_ADC_ConfigChannel+0x124>)
 80012e8:	4a0a      	ldr	r2, [pc, #40]	; (8001314 <HAL_ADC_ConfigChannel+0x128>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	fbb3 f2f2 	udiv	r2, r3, r2
 80012f0:	230a      	movs	r3, #10
 80012f2:	4353      	muls	r3, r2
        counter--;
 80012f4:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 80012f6:	9b01      	ldr	r3, [sp, #4]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d0ad      	beq.n	8001258 <HAL_ADC_ConfigChannel+0x6c>
        counter--;
 80012fc:	9b01      	ldr	r3, [sp, #4]
 80012fe:	3b01      	subs	r3, #1
 8001300:	e7f8      	b.n	80012f4 <HAL_ADC_ConfigChannel+0x108>
  __HAL_LOCK(hadc);
 8001302:	2002      	movs	r0, #2
 8001304:	e7ac      	b.n	8001260 <HAL_ADC_ConfigChannel+0x74>
 8001306:	bf00      	nop
 8001308:	40012000 	.word	0x40012000
 800130c:	40012300 	.word	0x40012300
 8001310:	20000010 	.word	0x20000010
 8001314:	000f4240 	.word	0x000f4240

08001318 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001318:	4a07      	ldr	r2, [pc, #28]	; (8001338 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800131a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800131c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001320:	041b      	lsls	r3, r3, #16
 8001322:	0c1b      	lsrs	r3, r3, #16
 8001324:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001328:	0200      	lsls	r0, r0, #8
 800132a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800132e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8001332:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001334:	60d3      	str	r3, [r2, #12]
 8001336:	4770      	bx	lr
 8001338:	e000ed00 	.word	0xe000ed00

0800133c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800133c:	4b17      	ldr	r3, [pc, #92]	; (800139c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800133e:	b530      	push	{r4, r5, lr}
 8001340:	68dc      	ldr	r4, [r3, #12]
 8001342:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001346:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800134a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800134c:	2b04      	cmp	r3, #4
 800134e:	bf28      	it	cs
 8001350:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001352:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001354:	f04f 0501 	mov.w	r5, #1
 8001358:	fa05 f303 	lsl.w	r3, r5, r3
 800135c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001360:	bf8c      	ite	hi
 8001362:	3c03      	subhi	r4, #3
 8001364:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001366:	4019      	ands	r1, r3
 8001368:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800136a:	fa05 f404 	lsl.w	r4, r5, r4
 800136e:	3c01      	subs	r4, #1
 8001370:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8001372:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001374:	ea42 0201 	orr.w	r2, r2, r1
 8001378:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800137c:	bfad      	iteet	ge
 800137e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001382:	f000 000f 	andlt.w	r0, r0, #15
 8001386:	4b06      	ldrlt	r3, [pc, #24]	; (80013a0 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001388:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800138c:	bfb5      	itete	lt
 800138e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001390:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001392:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001394:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001398:	bd30      	pop	{r4, r5, pc}
 800139a:	bf00      	nop
 800139c:	e000ed00 	.word	0xe000ed00
 80013a0:	e000ed14 	.word	0xe000ed14

080013a4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80013a4:	2800      	cmp	r0, #0
 80013a6:	db08      	blt.n	80013ba <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013a8:	0942      	lsrs	r2, r0, #5
 80013aa:	2301      	movs	r3, #1
 80013ac:	f000 001f 	and.w	r0, r0, #31
 80013b0:	fa03 f000 	lsl.w	r0, r3, r0
 80013b4:	4b01      	ldr	r3, [pc, #4]	; (80013bc <HAL_NVIC_EnableIRQ+0x18>)
 80013b6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80013ba:	4770      	bx	lr
 80013bc:	e000e100 	.word	0xe000e100

080013c0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013c0:	3801      	subs	r0, #1
 80013c2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80013c6:	d20a      	bcs.n	80013de <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013c8:	4b06      	ldr	r3, [pc, #24]	; (80013e4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ca:	4a07      	ldr	r2, [pc, #28]	; (80013e8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013cc:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ce:	21f0      	movs	r1, #240	; 0xf0
 80013d0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013d4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013d6:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013d8:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80013de:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	e000e010 	.word	0xe000e010
 80013e8:	e000ed00 	.word	0xe000ed00

080013ec <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80013ec:	6803      	ldr	r3, [r0, #0]
 80013ee:	b2da      	uxtb	r2, r3
 80013f0:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80013f4:	f023 0303 	bic.w	r3, r3, #3
 80013f8:	2118      	movs	r1, #24
 80013fa:	3a10      	subs	r2, #16
 80013fc:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001400:	4904      	ldr	r1, [pc, #16]	; (8001414 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 8001402:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001404:	bf88      	it	hi
 8001406:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001408:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800140a:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800140c:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 800140e:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	08005318 	.word	0x08005318

08001418 <HAL_DMA_Init>:
{
 8001418:	b570      	push	{r4, r5, r6, lr}
 800141a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800141c:	f7ff fd5c 	bl	8000ed8 <HAL_GetTick>
 8001420:	4605      	mov	r5, r0
  if(hdma == NULL)
 8001422:	2c00      	cmp	r4, #0
 8001424:	d071      	beq.n	800150a <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 8001426:	2300      	movs	r3, #0
 8001428:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 800142c:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 800142e:	2302      	movs	r3, #2
 8001430:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8001434:	6813      	ldr	r3, [r2, #0]
 8001436:	f023 0301 	bic.w	r3, r3, #1
 800143a:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800143c:	6821      	ldr	r1, [r4, #0]
 800143e:	680b      	ldr	r3, [r1, #0]
 8001440:	07d8      	lsls	r0, r3, #31
 8001442:	d43c      	bmi.n	80014be <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 8001444:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001446:	4d32      	ldr	r5, [pc, #200]	; (8001510 <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001448:	6862      	ldr	r2, [r4, #4]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800144a:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800144c:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800144e:	68a3      	ldr	r3, [r4, #8]
 8001450:	4313      	orrs	r3, r2
 8001452:	68e2      	ldr	r2, [r4, #12]
 8001454:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001456:	6922      	ldr	r2, [r4, #16]
 8001458:	4313      	orrs	r3, r2
 800145a:	6962      	ldr	r2, [r4, #20]
 800145c:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800145e:	69e2      	ldr	r2, [r4, #28]
 8001460:	4303      	orrs	r3, r0
 8001462:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8001464:	6a22      	ldr	r2, [r4, #32]
 8001466:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001468:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800146a:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800146c:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001470:	bf01      	itttt	eq
 8001472:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 8001474:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 8001476:	4335      	orreq	r5, r6
 8001478:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 800147a:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 800147c:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800147e:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001480:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8001484:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001488:	d10b      	bne.n	80014a2 <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 800148a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800148c:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 800148e:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001490:	b13d      	cbz	r5, 80014a2 <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001492:	b9f8      	cbnz	r0, 80014d4 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8001494:	2a01      	cmp	r2, #1
 8001496:	d02d      	beq.n	80014f4 <HAL_DMA_Init+0xdc>
 8001498:	d301      	bcc.n	800149e <HAL_DMA_Init+0x86>
 800149a:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800149c:	d101      	bne.n	80014a2 <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800149e:	01ea      	lsls	r2, r5, #7
 80014a0:	d42b      	bmi.n	80014fa <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 80014a2:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80014a4:	4620      	mov	r0, r4
 80014a6:	f7ff ffa1 	bl	80013ec <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80014aa:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80014ac:	233f      	movs	r3, #63	; 0x3f
 80014ae:	4093      	lsls	r3, r2
 80014b0:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014b2:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80014b4:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014b6:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80014b8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 80014bc:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80014be:	f7ff fd0b 	bl	8000ed8 <HAL_GetTick>
 80014c2:	1b40      	subs	r0, r0, r5
 80014c4:	2805      	cmp	r0, #5
 80014c6:	d9b9      	bls.n	800143c <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80014c8:	2320      	movs	r3, #32
 80014ca:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80014cc:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 80014ce:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 80014d2:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80014d4:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 80014d8:	d113      	bne.n	8001502 <HAL_DMA_Init+0xea>
    switch (tmp)
 80014da:	2a03      	cmp	r2, #3
 80014dc:	d8e1      	bhi.n	80014a2 <HAL_DMA_Init+0x8a>
 80014de:	a001      	add	r0, pc, #4	; (adr r0, 80014e4 <HAL_DMA_Init+0xcc>)
 80014e0:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 80014e4:	080014fb 	.word	0x080014fb
 80014e8:	0800149f 	.word	0x0800149f
 80014ec:	080014fb 	.word	0x080014fb
 80014f0:	080014f5 	.word	0x080014f5
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80014f4:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 80014f8:	d1d3      	bne.n	80014a2 <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80014fa:	2340      	movs	r3, #64	; 0x40
 80014fc:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80014fe:	2001      	movs	r0, #1
 8001500:	e7e5      	b.n	80014ce <HAL_DMA_Init+0xb6>
    switch (tmp)
 8001502:	2a02      	cmp	r2, #2
 8001504:	d9f9      	bls.n	80014fa <HAL_DMA_Init+0xe2>
 8001506:	2a03      	cmp	r2, #3
 8001508:	e7c8      	b.n	800149c <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 800150a:	2001      	movs	r0, #1
 800150c:	bd70      	pop	{r4, r5, r6, pc}
 800150e:	bf00      	nop
 8001510:	f010803f 	.word	0xf010803f

08001514 <HAL_DMA_Start_IT>:
{
 8001514:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8001516:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 800151a:	2c01      	cmp	r4, #1
 800151c:	d036      	beq.n	800158c <HAL_DMA_Start_IT+0x78>
 800151e:	2401      	movs	r4, #1
 8001520:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001524:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001528:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 800152a:	2c01      	cmp	r4, #1
 800152c:	f04f 0500 	mov.w	r5, #0
 8001530:	f04f 0402 	mov.w	r4, #2
 8001534:	d128      	bne.n	8001588 <HAL_DMA_Start_IT+0x74>
    hdma->State = HAL_DMA_STATE_BUSY;
 8001536:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800153a:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800153c:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800153e:	6825      	ldr	r5, [r4, #0]
 8001540:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8001544:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8001546:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001548:	6883      	ldr	r3, [r0, #8]
 800154a:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 800154c:	bf0e      	itee	eq
 800154e:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8001550:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8001552:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001554:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8001556:	bf08      	it	eq
 8001558:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800155a:	233f      	movs	r3, #63	; 0x3f
 800155c:	4093      	lsls	r3, r2
 800155e:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001560:	6823      	ldr	r3, [r4, #0]
 8001562:	f043 0316 	orr.w	r3, r3, #22
 8001566:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001568:	6963      	ldr	r3, [r4, #20]
 800156a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800156e:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8001570:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001572:	b11b      	cbz	r3, 800157c <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001574:	6823      	ldr	r3, [r4, #0]
 8001576:	f043 0308 	orr.w	r3, r3, #8
 800157a:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 800157c:	6823      	ldr	r3, [r4, #0]
 800157e:	f043 0301 	orr.w	r3, r3, #1
 8001582:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001584:	2000      	movs	r0, #0
 8001586:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 8001588:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 800158c:	2002      	movs	r0, #2
}
 800158e:	bd70      	pop	{r4, r5, r6, pc}

08001590 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001590:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001594:	2b02      	cmp	r3, #2
 8001596:	d003      	beq.n	80015a0 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001598:	2380      	movs	r3, #128	; 0x80
 800159a:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 800159c:	2001      	movs	r0, #1
 800159e:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 80015a0:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80015a2:	2305      	movs	r3, #5
 80015a4:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80015a8:	6813      	ldr	r3, [r2, #0]
 80015aa:	f023 0301 	bic.w	r3, r3, #1
 80015ae:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80015b0:	2000      	movs	r0, #0
}
 80015b2:	4770      	bx	lr

080015b4 <HAL_DMA_IRQHandler>:
{
 80015b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 80015b6:	2300      	movs	r3, #0
 80015b8:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 80015ba:	4b5a      	ldr	r3, [pc, #360]	; (8001724 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80015bc:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 80015be:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80015c0:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 80015c2:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80015c4:	2208      	movs	r2, #8
 80015c6:	409a      	lsls	r2, r3
 80015c8:	4216      	tst	r6, r2
{
 80015ca:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80015cc:	d00c      	beq.n	80015e8 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80015ce:	6801      	ldr	r1, [r0, #0]
 80015d0:	6808      	ldr	r0, [r1, #0]
 80015d2:	0740      	lsls	r0, r0, #29
 80015d4:	d508      	bpl.n	80015e8 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80015d6:	6808      	ldr	r0, [r1, #0]
 80015d8:	f020 0004 	bic.w	r0, r0, #4
 80015dc:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80015de:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80015e0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80015e2:	f042 0201 	orr.w	r2, r2, #1
 80015e6:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80015e8:	2201      	movs	r2, #1
 80015ea:	409a      	lsls	r2, r3
 80015ec:	4216      	tst	r6, r2
 80015ee:	d008      	beq.n	8001602 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80015f0:	6821      	ldr	r1, [r4, #0]
 80015f2:	6949      	ldr	r1, [r1, #20]
 80015f4:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80015f6:	bf41      	itttt	mi
 80015f8:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80015fa:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 80015fc:	f042 0202 	orrmi.w	r2, r2, #2
 8001600:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001602:	2204      	movs	r2, #4
 8001604:	409a      	lsls	r2, r3
 8001606:	4216      	tst	r6, r2
 8001608:	d008      	beq.n	800161c <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800160a:	6821      	ldr	r1, [r4, #0]
 800160c:	6809      	ldr	r1, [r1, #0]
 800160e:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001610:	bf41      	itttt	mi
 8001612:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001614:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001616:	f042 0204 	orrmi.w	r2, r2, #4
 800161a:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800161c:	2210      	movs	r2, #16
 800161e:	409a      	lsls	r2, r3
 8001620:	4216      	tst	r6, r2
 8001622:	d010      	beq.n	8001646 <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001624:	6823      	ldr	r3, [r4, #0]
 8001626:	6819      	ldr	r1, [r3, #0]
 8001628:	0709      	lsls	r1, r1, #28
 800162a:	d50c      	bpl.n	8001646 <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800162c:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	0350      	lsls	r0, r2, #13
 8001632:	d535      	bpl.n	80016a0 <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	0319      	lsls	r1, r3, #12
 8001638:	d401      	bmi.n	800163e <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 800163a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800163c:	e000      	b.n	8001640 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 800163e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8001640:	b10b      	cbz	r3, 8001646 <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8001642:	4620      	mov	r0, r4
 8001644:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001646:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001648:	2220      	movs	r2, #32
 800164a:	408a      	lsls	r2, r1
 800164c:	4216      	tst	r6, r2
 800164e:	d038      	beq.n	80016c2 <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001650:	6823      	ldr	r3, [r4, #0]
 8001652:	6818      	ldr	r0, [r3, #0]
 8001654:	06c6      	lsls	r6, r0, #27
 8001656:	d534      	bpl.n	80016c2 <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001658:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800165a:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 800165e:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001660:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001662:	d125      	bne.n	80016b0 <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001664:	f022 0216 	bic.w	r2, r2, #22
 8001668:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800166a:	695a      	ldr	r2, [r3, #20]
 800166c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001670:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001672:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001674:	b90a      	cbnz	r2, 800167a <HAL_DMA_IRQHandler+0xc6>
 8001676:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001678:	b11a      	cbz	r2, 8001682 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	f022 0208 	bic.w	r2, r2, #8
 8001680:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001682:	233f      	movs	r3, #63	; 0x3f
 8001684:	408b      	lsls	r3, r1
 8001686:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 8001688:	2300      	movs	r3, #0
 800168a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 800168e:	2301      	movs	r3, #1
 8001690:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8001694:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8001696:	b10b      	cbz	r3, 800169c <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 8001698:	4620      	mov	r0, r4
 800169a:	4798      	blx	r3
}
 800169c:	b003      	add	sp, #12
 800169e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80016a4:	bf5e      	ittt	pl
 80016a6:	681a      	ldrpl	r2, [r3, #0]
 80016a8:	f022 0208 	bicpl.w	r2, r2, #8
 80016ac:	601a      	strpl	r2, [r3, #0]
 80016ae:	e7c4      	b.n	800163a <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80016b0:	0350      	lsls	r0, r2, #13
 80016b2:	d528      	bpl.n	8001706 <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	0319      	lsls	r1, r3, #12
 80016b8:	d432      	bmi.n	8001720 <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 80016ba:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 80016bc:	b10b      	cbz	r3, 80016c2 <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 80016be:	4620      	mov	r0, r4
 80016c0:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80016c2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d0e9      	beq.n	800169c <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80016c8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80016ca:	07da      	lsls	r2, r3, #31
 80016cc:	d519      	bpl.n	8001702 <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 80016ce:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 80016d0:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 80016d2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80016d6:	6813      	ldr	r3, [r2, #0]
 80016d8:	f023 0301 	bic.w	r3, r3, #1
 80016dc:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80016de:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80016e2:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 80016e6:	9b01      	ldr	r3, [sp, #4]
 80016e8:	3301      	adds	r3, #1
 80016ea:	429f      	cmp	r7, r3
 80016ec:	9301      	str	r3, [sp, #4]
 80016ee:	d302      	bcc.n	80016f6 <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80016f0:	6813      	ldr	r3, [r2, #0]
 80016f2:	07db      	lsls	r3, r3, #31
 80016f4:	d4f7      	bmi.n	80016e6 <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 80016f6:	2300      	movs	r3, #0
 80016f8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80016fc:	2301      	movs	r3, #1
 80016fe:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8001702:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001704:	e7c7      	b.n	8001696 <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 800170c:	d108      	bne.n	8001720 <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800170e:	6819      	ldr	r1, [r3, #0]
 8001710:	f021 0110 	bic.w	r1, r1, #16
 8001714:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001716:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 8001718:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 800171c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8001720:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001722:	e7cb      	b.n	80016bc <HAL_DMA_IRQHandler+0x108>
 8001724:	20000010 	.word	0x20000010

08001728 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800172c:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800172e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001730:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80018e0 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001734:	4a68      	ldr	r2, [pc, #416]	; (80018d8 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001736:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 80018e4 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800173a:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800173c:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 800173e:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001742:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8001744:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001748:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 800174c:	45b6      	cmp	lr, r6
 800174e:	f040 80ae 	bne.w	80018ae <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001752:	684c      	ldr	r4, [r1, #4]
 8001754:	f024 0710 	bic.w	r7, r4, #16
 8001758:	2f02      	cmp	r7, #2
 800175a:	d116      	bne.n	800178a <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 800175c:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001760:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001764:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8001768:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800176c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001770:	f04f 0c0f 	mov.w	ip, #15
 8001774:	fa0c fc0b 	lsl.w	ip, ip, fp
 8001778:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800177c:	690d      	ldr	r5, [r1, #16]
 800177e:	fa05 f50b 	lsl.w	r5, r5, fp
 8001782:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8001786:	f8ca 5020 	str.w	r5, [sl, #32]
 800178a:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800178e:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001790:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001794:	fa05 f50a 	lsl.w	r5, r5, sl
 8001798:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800179a:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800179e:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017a2:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017a6:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017a8:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017ac:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80017ae:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017b2:	d811      	bhi.n	80017d8 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 80017b4:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80017b6:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017ba:	68cf      	ldr	r7, [r1, #12]
 80017bc:	fa07 fc0a 	lsl.w	ip, r7, sl
 80017c0:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 80017c4:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80017c6:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017c8:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80017cc:	f3c4 1700 	ubfx	r7, r4, #4, #1
 80017d0:	409f      	lsls	r7, r3
 80017d2:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80017d6:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80017d8:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80017da:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017dc:	688f      	ldr	r7, [r1, #8]
 80017de:	fa07 f70a 	lsl.w	r7, r7, sl
 80017e2:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80017e4:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017e6:	00e5      	lsls	r5, r4, #3
 80017e8:	d561      	bpl.n	80018ae <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ea:	f04f 0b00 	mov.w	fp, #0
 80017ee:	f8cd b00c 	str.w	fp, [sp, #12]
 80017f2:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017f6:	4d39      	ldr	r5, [pc, #228]	; (80018dc <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017f8:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80017fc:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8001800:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8001804:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8001808:	9703      	str	r7, [sp, #12]
 800180a:	9f03      	ldr	r7, [sp, #12]
 800180c:	f023 0703 	bic.w	r7, r3, #3
 8001810:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001814:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001818:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800181c:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001820:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001824:	f04f 0e0f 	mov.w	lr, #15
 8001828:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800182c:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800182e:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001832:	d043      	beq.n	80018bc <HAL_GPIO_Init+0x194>
 8001834:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001838:	42a8      	cmp	r0, r5
 800183a:	d041      	beq.n	80018c0 <HAL_GPIO_Init+0x198>
 800183c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001840:	42a8      	cmp	r0, r5
 8001842:	d03f      	beq.n	80018c4 <HAL_GPIO_Init+0x19c>
 8001844:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001848:	42a8      	cmp	r0, r5
 800184a:	d03d      	beq.n	80018c8 <HAL_GPIO_Init+0x1a0>
 800184c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001850:	42a8      	cmp	r0, r5
 8001852:	d03b      	beq.n	80018cc <HAL_GPIO_Init+0x1a4>
 8001854:	4548      	cmp	r0, r9
 8001856:	d03b      	beq.n	80018d0 <HAL_GPIO_Init+0x1a8>
 8001858:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800185c:	42a8      	cmp	r0, r5
 800185e:	d039      	beq.n	80018d4 <HAL_GPIO_Init+0x1ac>
 8001860:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001864:	42a8      	cmp	r0, r5
 8001866:	bf14      	ite	ne
 8001868:	2508      	movne	r5, #8
 800186a:	2507      	moveq	r5, #7
 800186c:	fa05 f50c 	lsl.w	r5, r5, ip
 8001870:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001874:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8001876:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001878:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800187a:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800187e:	bf0c      	ite	eq
 8001880:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001882:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001884:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8001886:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001888:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 800188c:	bf0c      	ite	eq
 800188e:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001890:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8001892:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001894:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001896:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800189a:	bf0c      	ite	eq
 800189c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800189e:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80018a0:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 80018a2:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018a4:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80018a6:	bf54      	ite	pl
 80018a8:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 80018aa:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80018ac:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018ae:	3301      	adds	r3, #1
 80018b0:	2b10      	cmp	r3, #16
 80018b2:	f47f af44 	bne.w	800173e <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80018b6:	b005      	add	sp, #20
 80018b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018bc:	465d      	mov	r5, fp
 80018be:	e7d5      	b.n	800186c <HAL_GPIO_Init+0x144>
 80018c0:	2501      	movs	r5, #1
 80018c2:	e7d3      	b.n	800186c <HAL_GPIO_Init+0x144>
 80018c4:	2502      	movs	r5, #2
 80018c6:	e7d1      	b.n	800186c <HAL_GPIO_Init+0x144>
 80018c8:	2503      	movs	r5, #3
 80018ca:	e7cf      	b.n	800186c <HAL_GPIO_Init+0x144>
 80018cc:	2504      	movs	r5, #4
 80018ce:	e7cd      	b.n	800186c <HAL_GPIO_Init+0x144>
 80018d0:	2505      	movs	r5, #5
 80018d2:	e7cb      	b.n	800186c <HAL_GPIO_Init+0x144>
 80018d4:	2506      	movs	r5, #6
 80018d6:	e7c9      	b.n	800186c <HAL_GPIO_Init+0x144>
 80018d8:	40013c00 	.word	0x40013c00
 80018dc:	40020000 	.word	0x40020000
 80018e0:	40023800 	.word	0x40023800
 80018e4:	40021400 	.word	0x40021400

080018e8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80018e8:	6903      	ldr	r3, [r0, #16]
 80018ea:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80018ec:	bf14      	ite	ne
 80018ee:	2001      	movne	r0, #1
 80018f0:	2000      	moveq	r0, #0
 80018f2:	4770      	bx	lr

080018f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018f4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018f8:	4604      	mov	r4, r0
 80018fa:	b918      	cbnz	r0, 8001904 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80018fc:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80018fe:	b002      	add	sp, #8
 8001900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001904:	6803      	ldr	r3, [r0, #0]
 8001906:	07dd      	lsls	r5, r3, #31
 8001908:	d410      	bmi.n	800192c <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800190a:	6823      	ldr	r3, [r4, #0]
 800190c:	0798      	lsls	r0, r3, #30
 800190e:	d458      	bmi.n	80019c2 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001910:	6823      	ldr	r3, [r4, #0]
 8001912:	071a      	lsls	r2, r3, #28
 8001914:	f100 809a 	bmi.w	8001a4c <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001918:	6823      	ldr	r3, [r4, #0]
 800191a:	075b      	lsls	r3, r3, #29
 800191c:	f100 80b8 	bmi.w	8001a90 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001920:	69a2      	ldr	r2, [r4, #24]
 8001922:	2a00      	cmp	r2, #0
 8001924:	f040 8119 	bne.w	8001b5a <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8001928:	2000      	movs	r0, #0
 800192a:	e7e8      	b.n	80018fe <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800192c:	4ba6      	ldr	r3, [pc, #664]	; (8001bc8 <HAL_RCC_OscConfig+0x2d4>)
 800192e:	689a      	ldr	r2, [r3, #8]
 8001930:	f002 020c 	and.w	r2, r2, #12
 8001934:	2a04      	cmp	r2, #4
 8001936:	d007      	beq.n	8001948 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001938:	689a      	ldr	r2, [r3, #8]
 800193a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800193e:	2a08      	cmp	r2, #8
 8001940:	d10a      	bne.n	8001958 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	0259      	lsls	r1, r3, #9
 8001946:	d507      	bpl.n	8001958 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001948:	4b9f      	ldr	r3, [pc, #636]	; (8001bc8 <HAL_RCC_OscConfig+0x2d4>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	039a      	lsls	r2, r3, #14
 800194e:	d5dc      	bpl.n	800190a <HAL_RCC_OscConfig+0x16>
 8001950:	6863      	ldr	r3, [r4, #4]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d1d9      	bne.n	800190a <HAL_RCC_OscConfig+0x16>
 8001956:	e7d1      	b.n	80018fc <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001958:	6863      	ldr	r3, [r4, #4]
 800195a:	4d9b      	ldr	r5, [pc, #620]	; (8001bc8 <HAL_RCC_OscConfig+0x2d4>)
 800195c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001960:	d111      	bne.n	8001986 <HAL_RCC_OscConfig+0x92>
 8001962:	682b      	ldr	r3, [r5, #0]
 8001964:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001968:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800196a:	f7ff fab5 	bl	8000ed8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800196e:	4d96      	ldr	r5, [pc, #600]	; (8001bc8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001970:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001972:	682b      	ldr	r3, [r5, #0]
 8001974:	039b      	lsls	r3, r3, #14
 8001976:	d4c8      	bmi.n	800190a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001978:	f7ff faae 	bl	8000ed8 <HAL_GetTick>
 800197c:	1b80      	subs	r0, r0, r6
 800197e:	2864      	cmp	r0, #100	; 0x64
 8001980:	d9f7      	bls.n	8001972 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8001982:	2003      	movs	r0, #3
 8001984:	e7bb      	b.n	80018fe <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001986:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800198a:	d104      	bne.n	8001996 <HAL_RCC_OscConfig+0xa2>
 800198c:	682b      	ldr	r3, [r5, #0]
 800198e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001992:	602b      	str	r3, [r5, #0]
 8001994:	e7e5      	b.n	8001962 <HAL_RCC_OscConfig+0x6e>
 8001996:	682a      	ldr	r2, [r5, #0]
 8001998:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800199c:	602a      	str	r2, [r5, #0]
 800199e:	682a      	ldr	r2, [r5, #0]
 80019a0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80019a4:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d1df      	bne.n	800196a <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 80019aa:	f7ff fa95 	bl	8000ed8 <HAL_GetTick>
 80019ae:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019b0:	682b      	ldr	r3, [r5, #0]
 80019b2:	039f      	lsls	r7, r3, #14
 80019b4:	d5a9      	bpl.n	800190a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019b6:	f7ff fa8f 	bl	8000ed8 <HAL_GetTick>
 80019ba:	1b80      	subs	r0, r0, r6
 80019bc:	2864      	cmp	r0, #100	; 0x64
 80019be:	d9f7      	bls.n	80019b0 <HAL_RCC_OscConfig+0xbc>
 80019c0:	e7df      	b.n	8001982 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80019c2:	4b81      	ldr	r3, [pc, #516]	; (8001bc8 <HAL_RCC_OscConfig+0x2d4>)
 80019c4:	689a      	ldr	r2, [r3, #8]
 80019c6:	f012 0f0c 	tst.w	r2, #12
 80019ca:	d007      	beq.n	80019dc <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019cc:	689a      	ldr	r2, [r3, #8]
 80019ce:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80019d2:	2a08      	cmp	r2, #8
 80019d4:	d111      	bne.n	80019fa <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	025e      	lsls	r6, r3, #9
 80019da:	d40e      	bmi.n	80019fa <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019dc:	4b7a      	ldr	r3, [pc, #488]	; (8001bc8 <HAL_RCC_OscConfig+0x2d4>)
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	0795      	lsls	r5, r2, #30
 80019e2:	d502      	bpl.n	80019ea <HAL_RCC_OscConfig+0xf6>
 80019e4:	68e2      	ldr	r2, [r4, #12]
 80019e6:	2a01      	cmp	r2, #1
 80019e8:	d188      	bne.n	80018fc <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	6921      	ldr	r1, [r4, #16]
 80019ee:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80019f2:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80019f6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019f8:	e78a      	b.n	8001910 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80019fa:	68e2      	ldr	r2, [r4, #12]
 80019fc:	4b73      	ldr	r3, [pc, #460]	; (8001bcc <HAL_RCC_OscConfig+0x2d8>)
 80019fe:	b1b2      	cbz	r2, 8001a2e <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8001a00:	2201      	movs	r2, #1
 8001a02:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001a04:	f7ff fa68 	bl	8000ed8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a08:	4d6f      	ldr	r5, [pc, #444]	; (8001bc8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001a0a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a0c:	682b      	ldr	r3, [r5, #0]
 8001a0e:	0798      	lsls	r0, r3, #30
 8001a10:	d507      	bpl.n	8001a22 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a12:	682b      	ldr	r3, [r5, #0]
 8001a14:	6922      	ldr	r2, [r4, #16]
 8001a16:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001a1a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001a1e:	602b      	str	r3, [r5, #0]
 8001a20:	e776      	b.n	8001910 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a22:	f7ff fa59 	bl	8000ed8 <HAL_GetTick>
 8001a26:	1b80      	subs	r0, r0, r6
 8001a28:	2802      	cmp	r0, #2
 8001a2a:	d9ef      	bls.n	8001a0c <HAL_RCC_OscConfig+0x118>
 8001a2c:	e7a9      	b.n	8001982 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8001a2e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001a30:	f7ff fa52 	bl	8000ed8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a34:	4d64      	ldr	r5, [pc, #400]	; (8001bc8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001a36:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a38:	682b      	ldr	r3, [r5, #0]
 8001a3a:	0799      	lsls	r1, r3, #30
 8001a3c:	f57f af68 	bpl.w	8001910 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a40:	f7ff fa4a 	bl	8000ed8 <HAL_GetTick>
 8001a44:	1b80      	subs	r0, r0, r6
 8001a46:	2802      	cmp	r0, #2
 8001a48:	d9f6      	bls.n	8001a38 <HAL_RCC_OscConfig+0x144>
 8001a4a:	e79a      	b.n	8001982 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a4c:	6962      	ldr	r2, [r4, #20]
 8001a4e:	4b60      	ldr	r3, [pc, #384]	; (8001bd0 <HAL_RCC_OscConfig+0x2dc>)
 8001a50:	b17a      	cbz	r2, 8001a72 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8001a52:	2201      	movs	r2, #1
 8001a54:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001a56:	f7ff fa3f 	bl	8000ed8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a5a:	4d5b      	ldr	r5, [pc, #364]	; (8001bc8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001a5c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a5e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001a60:	079f      	lsls	r7, r3, #30
 8001a62:	f53f af59 	bmi.w	8001918 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a66:	f7ff fa37 	bl	8000ed8 <HAL_GetTick>
 8001a6a:	1b80      	subs	r0, r0, r6
 8001a6c:	2802      	cmp	r0, #2
 8001a6e:	d9f6      	bls.n	8001a5e <HAL_RCC_OscConfig+0x16a>
 8001a70:	e787      	b.n	8001982 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8001a72:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001a74:	f7ff fa30 	bl	8000ed8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a78:	4d53      	ldr	r5, [pc, #332]	; (8001bc8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001a7a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a7c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001a7e:	0798      	lsls	r0, r3, #30
 8001a80:	f57f af4a 	bpl.w	8001918 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a84:	f7ff fa28 	bl	8000ed8 <HAL_GetTick>
 8001a88:	1b80      	subs	r0, r0, r6
 8001a8a:	2802      	cmp	r0, #2
 8001a8c:	d9f6      	bls.n	8001a7c <HAL_RCC_OscConfig+0x188>
 8001a8e:	e778      	b.n	8001982 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a90:	4b4d      	ldr	r3, [pc, #308]	; (8001bc8 <HAL_RCC_OscConfig+0x2d4>)
 8001a92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a94:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8001a98:	d128      	bne.n	8001aec <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a9a:	9201      	str	r2, [sp, #4]
 8001a9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a9e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001aa2:	641a      	str	r2, [r3, #64]	; 0x40
 8001aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aaa:	9301      	str	r3, [sp, #4]
 8001aac:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001aae:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab0:	4d48      	ldr	r5, [pc, #288]	; (8001bd4 <HAL_RCC_OscConfig+0x2e0>)
 8001ab2:	682b      	ldr	r3, [r5, #0]
 8001ab4:	05d9      	lsls	r1, r3, #23
 8001ab6:	d51b      	bpl.n	8001af0 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ab8:	68a3      	ldr	r3, [r4, #8]
 8001aba:	4d43      	ldr	r5, [pc, #268]	; (8001bc8 <HAL_RCC_OscConfig+0x2d4>)
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d127      	bne.n	8001b10 <HAL_RCC_OscConfig+0x21c>
 8001ac0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001ac2:	f043 0301 	orr.w	r3, r3, #1
 8001ac6:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001ac8:	f7ff fa06 	bl	8000ed8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001acc:	4d3e      	ldr	r5, [pc, #248]	; (8001bc8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001ace:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ad0:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ad4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001ad6:	079b      	lsls	r3, r3, #30
 8001ad8:	d539      	bpl.n	8001b4e <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8001ada:	2e00      	cmp	r6, #0
 8001adc:	f43f af20 	beq.w	8001920 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ae0:	4a39      	ldr	r2, [pc, #228]	; (8001bc8 <HAL_RCC_OscConfig+0x2d4>)
 8001ae2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001ae4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ae8:	6413      	str	r3, [r2, #64]	; 0x40
 8001aea:	e719      	b.n	8001920 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8001aec:	2600      	movs	r6, #0
 8001aee:	e7df      	b.n	8001ab0 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001af0:	682b      	ldr	r3, [r5, #0]
 8001af2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001af6:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001af8:	f7ff f9ee 	bl	8000ed8 <HAL_GetTick>
 8001afc:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001afe:	682b      	ldr	r3, [r5, #0]
 8001b00:	05da      	lsls	r2, r3, #23
 8001b02:	d4d9      	bmi.n	8001ab8 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b04:	f7ff f9e8 	bl	8000ed8 <HAL_GetTick>
 8001b08:	1bc0      	subs	r0, r0, r7
 8001b0a:	2802      	cmp	r0, #2
 8001b0c:	d9f7      	bls.n	8001afe <HAL_RCC_OscConfig+0x20a>
 8001b0e:	e738      	b.n	8001982 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b10:	2b05      	cmp	r3, #5
 8001b12:	d104      	bne.n	8001b1e <HAL_RCC_OscConfig+0x22a>
 8001b14:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001b16:	f043 0304 	orr.w	r3, r3, #4
 8001b1a:	672b      	str	r3, [r5, #112]	; 0x70
 8001b1c:	e7d0      	b.n	8001ac0 <HAL_RCC_OscConfig+0x1cc>
 8001b1e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001b20:	f022 0201 	bic.w	r2, r2, #1
 8001b24:	672a      	str	r2, [r5, #112]	; 0x70
 8001b26:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001b28:	f022 0204 	bic.w	r2, r2, #4
 8001b2c:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d1ca      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8001b32:	f7ff f9d1 	bl	8000ed8 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b36:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001b3a:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b3c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001b3e:	0798      	lsls	r0, r3, #30
 8001b40:	d5cb      	bpl.n	8001ada <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b42:	f7ff f9c9 	bl	8000ed8 <HAL_GetTick>
 8001b46:	1bc0      	subs	r0, r0, r7
 8001b48:	4540      	cmp	r0, r8
 8001b4a:	d9f7      	bls.n	8001b3c <HAL_RCC_OscConfig+0x248>
 8001b4c:	e719      	b.n	8001982 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b4e:	f7ff f9c3 	bl	8000ed8 <HAL_GetTick>
 8001b52:	1bc0      	subs	r0, r0, r7
 8001b54:	4540      	cmp	r0, r8
 8001b56:	d9bd      	bls.n	8001ad4 <HAL_RCC_OscConfig+0x1e0>
 8001b58:	e713      	b.n	8001982 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b5a:	4d1b      	ldr	r5, [pc, #108]	; (8001bc8 <HAL_RCC_OscConfig+0x2d4>)
 8001b5c:	68ab      	ldr	r3, [r5, #8]
 8001b5e:	f003 030c 	and.w	r3, r3, #12
 8001b62:	2b08      	cmp	r3, #8
 8001b64:	f43f aeca 	beq.w	80018fc <HAL_RCC_OscConfig+0x8>
 8001b68:	4e1b      	ldr	r6, [pc, #108]	; (8001bd8 <HAL_RCC_OscConfig+0x2e4>)
 8001b6a:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b6c:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001b6e:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b70:	d134      	bne.n	8001bdc <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8001b72:	f7ff f9b1 	bl	8000ed8 <HAL_GetTick>
 8001b76:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b78:	682b      	ldr	r3, [r5, #0]
 8001b7a:	0199      	lsls	r1, r3, #6
 8001b7c:	d41e      	bmi.n	8001bbc <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001b7e:	6a22      	ldr	r2, [r4, #32]
 8001b80:	69e3      	ldr	r3, [r4, #28]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001b86:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001b8a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001b8c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001b90:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b92:	4c0d      	ldr	r4, [pc, #52]	; (8001bc8 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001b94:	0852      	lsrs	r2, r2, #1
 8001b96:	3a01      	subs	r2, #1
 8001b98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001b9c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001ba2:	f7ff f999 	bl	8000ed8 <HAL_GetTick>
 8001ba6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ba8:	6823      	ldr	r3, [r4, #0]
 8001baa:	019a      	lsls	r2, r3, #6
 8001bac:	f53f aebc 	bmi.w	8001928 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bb0:	f7ff f992 	bl	8000ed8 <HAL_GetTick>
 8001bb4:	1b40      	subs	r0, r0, r5
 8001bb6:	2802      	cmp	r0, #2
 8001bb8:	d9f6      	bls.n	8001ba8 <HAL_RCC_OscConfig+0x2b4>
 8001bba:	e6e2      	b.n	8001982 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bbc:	f7ff f98c 	bl	8000ed8 <HAL_GetTick>
 8001bc0:	1bc0      	subs	r0, r0, r7
 8001bc2:	2802      	cmp	r0, #2
 8001bc4:	d9d8      	bls.n	8001b78 <HAL_RCC_OscConfig+0x284>
 8001bc6:	e6dc      	b.n	8001982 <HAL_RCC_OscConfig+0x8e>
 8001bc8:	40023800 	.word	0x40023800
 8001bcc:	42470000 	.word	0x42470000
 8001bd0:	42470e80 	.word	0x42470e80
 8001bd4:	40007000 	.word	0x40007000
 8001bd8:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8001bdc:	f7ff f97c 	bl	8000ed8 <HAL_GetTick>
 8001be0:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001be2:	682b      	ldr	r3, [r5, #0]
 8001be4:	019b      	lsls	r3, r3, #6
 8001be6:	f57f ae9f 	bpl.w	8001928 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bea:	f7ff f975 	bl	8000ed8 <HAL_GetTick>
 8001bee:	1b00      	subs	r0, r0, r4
 8001bf0:	2802      	cmp	r0, #2
 8001bf2:	d9f6      	bls.n	8001be2 <HAL_RCC_OscConfig+0x2ee>
 8001bf4:	e6c5      	b.n	8001982 <HAL_RCC_OscConfig+0x8e>
 8001bf6:	bf00      	nop

08001bf8 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bf8:	4913      	ldr	r1, [pc, #76]	; (8001c48 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8001bfa:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bfc:	688b      	ldr	r3, [r1, #8]
 8001bfe:	f003 030c 	and.w	r3, r3, #12
 8001c02:	2b04      	cmp	r3, #4
 8001c04:	d003      	beq.n	8001c0e <HAL_RCC_GetSysClockFreq+0x16>
 8001c06:	2b08      	cmp	r3, #8
 8001c08:	d003      	beq.n	8001c12 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c0a:	4810      	ldr	r0, [pc, #64]	; (8001c4c <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001c0c:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001c0e:	4810      	ldr	r0, [pc, #64]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x58>)
 8001c10:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c12:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c14:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c16:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c18:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c1c:	bf14      	ite	ne
 8001c1e:	480c      	ldrne	r0, [pc, #48]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c20:	480a      	ldreq	r0, [pc, #40]	; (8001c4c <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c22:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001c26:	bf18      	it	ne
 8001c28:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c2a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c2e:	fba1 0100 	umull	r0, r1, r1, r0
 8001c32:	f7fe ff7f 	bl	8000b34 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c36:	4b04      	ldr	r3, [pc, #16]	; (8001c48 <HAL_RCC_GetSysClockFreq+0x50>)
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001c3e:	3301      	adds	r3, #1
 8001c40:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8001c42:	fbb0 f0f3 	udiv	r0, r0, r3
 8001c46:	bd08      	pop	{r3, pc}
 8001c48:	40023800 	.word	0x40023800
 8001c4c:	00f42400 	.word	0x00f42400
 8001c50:	007a1200 	.word	0x007a1200

08001c54 <HAL_RCC_ClockConfig>:
{
 8001c54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c58:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001c5a:	4604      	mov	r4, r0
 8001c5c:	b910      	cbnz	r0, 8001c64 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001c5e:	2001      	movs	r0, #1
 8001c60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c64:	4b44      	ldr	r3, [pc, #272]	; (8001d78 <HAL_RCC_ClockConfig+0x124>)
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	f002 020f 	and.w	r2, r2, #15
 8001c6c:	428a      	cmp	r2, r1
 8001c6e:	d328      	bcc.n	8001cc2 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c70:	6821      	ldr	r1, [r4, #0]
 8001c72:	078f      	lsls	r7, r1, #30
 8001c74:	d42d      	bmi.n	8001cd2 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c76:	07c8      	lsls	r0, r1, #31
 8001c78:	d440      	bmi.n	8001cfc <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c7a:	4b3f      	ldr	r3, [pc, #252]	; (8001d78 <HAL_RCC_ClockConfig+0x124>)
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	f002 020f 	and.w	r2, r2, #15
 8001c82:	4295      	cmp	r5, r2
 8001c84:	d366      	bcc.n	8001d54 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c86:	6822      	ldr	r2, [r4, #0]
 8001c88:	0751      	lsls	r1, r2, #29
 8001c8a:	d46c      	bmi.n	8001d66 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c8c:	0713      	lsls	r3, r2, #28
 8001c8e:	d507      	bpl.n	8001ca0 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c90:	4a3a      	ldr	r2, [pc, #232]	; (8001d7c <HAL_RCC_ClockConfig+0x128>)
 8001c92:	6921      	ldr	r1, [r4, #16]
 8001c94:	6893      	ldr	r3, [r2, #8]
 8001c96:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001c9a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001c9e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ca0:	f7ff ffaa 	bl	8001bf8 <HAL_RCC_GetSysClockFreq>
 8001ca4:	4b35      	ldr	r3, [pc, #212]	; (8001d7c <HAL_RCC_ClockConfig+0x128>)
 8001ca6:	4a36      	ldr	r2, [pc, #216]	; (8001d80 <HAL_RCC_ClockConfig+0x12c>)
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001cae:	5cd3      	ldrb	r3, [r2, r3]
 8001cb0:	40d8      	lsrs	r0, r3
 8001cb2:	4b34      	ldr	r3, [pc, #208]	; (8001d84 <HAL_RCC_ClockConfig+0x130>)
 8001cb4:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001cb6:	2000      	movs	r0, #0
 8001cb8:	f7ff f8c4 	bl	8000e44 <HAL_InitTick>
  return HAL_OK;
 8001cbc:	2000      	movs	r0, #0
 8001cbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cc2:	b2ca      	uxtb	r2, r1
 8001cc4:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 030f 	and.w	r3, r3, #15
 8001ccc:	4299      	cmp	r1, r3
 8001cce:	d1c6      	bne.n	8001c5e <HAL_RCC_ClockConfig+0xa>
 8001cd0:	e7ce      	b.n	8001c70 <HAL_RCC_ClockConfig+0x1c>
 8001cd2:	4b2a      	ldr	r3, [pc, #168]	; (8001d7c <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cd4:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001cd8:	bf1e      	ittt	ne
 8001cda:	689a      	ldrne	r2, [r3, #8]
 8001cdc:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8001ce0:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ce2:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ce4:	bf42      	ittt	mi
 8001ce6:	689a      	ldrmi	r2, [r3, #8]
 8001ce8:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8001cec:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cee:	689a      	ldr	r2, [r3, #8]
 8001cf0:	68a0      	ldr	r0, [r4, #8]
 8001cf2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001cf6:	4302      	orrs	r2, r0
 8001cf8:	609a      	str	r2, [r3, #8]
 8001cfa:	e7bc      	b.n	8001c76 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cfc:	6862      	ldr	r2, [r4, #4]
 8001cfe:	4b1f      	ldr	r3, [pc, #124]	; (8001d7c <HAL_RCC_ClockConfig+0x128>)
 8001d00:	2a01      	cmp	r2, #1
 8001d02:	d11d      	bne.n	8001d40 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d0a:	d0a8      	beq.n	8001c5e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d0c:	4e1b      	ldr	r6, [pc, #108]	; (8001d7c <HAL_RCC_ClockConfig+0x128>)
 8001d0e:	68b3      	ldr	r3, [r6, #8]
 8001d10:	f023 0303 	bic.w	r3, r3, #3
 8001d14:	4313      	orrs	r3, r2
 8001d16:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001d18:	f7ff f8de 	bl	8000ed8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d1c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001d20:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d22:	68b3      	ldr	r3, [r6, #8]
 8001d24:	6862      	ldr	r2, [r4, #4]
 8001d26:	f003 030c 	and.w	r3, r3, #12
 8001d2a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001d2e:	d0a4      	beq.n	8001c7a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d30:	f7ff f8d2 	bl	8000ed8 <HAL_GetTick>
 8001d34:	1bc0      	subs	r0, r0, r7
 8001d36:	4540      	cmp	r0, r8
 8001d38:	d9f3      	bls.n	8001d22 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8001d3a:	2003      	movs	r0, #3
}
 8001d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d40:	1e91      	subs	r1, r2, #2
 8001d42:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d44:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d46:	d802      	bhi.n	8001d4e <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d48:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001d4c:	e7dd      	b.n	8001d0a <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d4e:	f013 0f02 	tst.w	r3, #2
 8001d52:	e7da      	b.n	8001d0a <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d54:	b2ea      	uxtb	r2, r5
 8001d56:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f003 030f 	and.w	r3, r3, #15
 8001d5e:	429d      	cmp	r5, r3
 8001d60:	f47f af7d 	bne.w	8001c5e <HAL_RCC_ClockConfig+0xa>
 8001d64:	e78f      	b.n	8001c86 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d66:	4905      	ldr	r1, [pc, #20]	; (8001d7c <HAL_RCC_ClockConfig+0x128>)
 8001d68:	68e0      	ldr	r0, [r4, #12]
 8001d6a:	688b      	ldr	r3, [r1, #8]
 8001d6c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001d70:	4303      	orrs	r3, r0
 8001d72:	608b      	str	r3, [r1, #8]
 8001d74:	e78a      	b.n	8001c8c <HAL_RCC_ClockConfig+0x38>
 8001d76:	bf00      	nop
 8001d78:	40023c00 	.word	0x40023c00
 8001d7c:	40023800 	.word	0x40023800
 8001d80:	08005350 	.word	0x08005350
 8001d84:	20000010 	.word	0x20000010

08001d88 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d88:	4b04      	ldr	r3, [pc, #16]	; (8001d9c <HAL_RCC_GetPCLK1Freq+0x14>)
 8001d8a:	4a05      	ldr	r2, [pc, #20]	; (8001da0 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001d92:	5cd3      	ldrb	r3, [r2, r3]
 8001d94:	4a03      	ldr	r2, [pc, #12]	; (8001da4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001d96:	6810      	ldr	r0, [r2, #0]
}
 8001d98:	40d8      	lsrs	r0, r3
 8001d9a:	4770      	bx	lr
 8001d9c:	40023800 	.word	0x40023800
 8001da0:	08005360 	.word	0x08005360
 8001da4:	20000010 	.word	0x20000010

08001da8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001da8:	4b04      	ldr	r3, [pc, #16]	; (8001dbc <HAL_RCC_GetPCLK2Freq+0x14>)
 8001daa:	4a05      	ldr	r2, [pc, #20]	; (8001dc0 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001db2:	5cd3      	ldrb	r3, [r2, r3]
 8001db4:	4a03      	ldr	r2, [pc, #12]	; (8001dc4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001db6:	6810      	ldr	r0, [r2, #0]
}
 8001db8:	40d8      	lsrs	r0, r3
 8001dba:	4770      	bx	lr
 8001dbc:	40023800 	.word	0x40023800
 8001dc0:	08005360 	.word	0x08005360
 8001dc4:	20000010 	.word	0x20000010

08001dc8 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001dc8:	6a03      	ldr	r3, [r0, #32]
 8001dca:	f023 0301 	bic.w	r3, r3, #1
 8001dce:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001dd0:	6a03      	ldr	r3, [r0, #32]
{
 8001dd2:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001dd4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001dd6:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001dd8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001dda:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001dde:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001de0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001de2:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001de6:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001de8:	4d0e      	ldr	r5, [pc, #56]	; (8001e24 <TIM_OC1_SetConfig+0x5c>)
 8001dea:	42a8      	cmp	r0, r5
 8001dec:	d002      	beq.n	8001df4 <TIM_OC1_SetConfig+0x2c>
 8001dee:	4e0e      	ldr	r6, [pc, #56]	; (8001e28 <TIM_OC1_SetConfig+0x60>)
 8001df0:	42b0      	cmp	r0, r6
 8001df2:	d110      	bne.n	8001e16 <TIM_OC1_SetConfig+0x4e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001df4:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001df6:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001dfa:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001dfc:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8001dfe:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001e02:	d002      	beq.n	8001e0a <TIM_OC1_SetConfig+0x42>
 8001e04:	4d08      	ldr	r5, [pc, #32]	; (8001e28 <TIM_OC1_SetConfig+0x60>)
 8001e06:	42a8      	cmp	r0, r5
 8001e08:	d105      	bne.n	8001e16 <TIM_OC1_SetConfig+0x4e>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001e0a:	694d      	ldr	r5, [r1, #20]
 8001e0c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001e0e:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8001e12:	4335      	orrs	r5, r6
 8001e14:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001e16:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001e18:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001e1a:	684a      	ldr	r2, [r1, #4]
 8001e1c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e1e:	6203      	str	r3, [r0, #32]
 8001e20:	bd70      	pop	{r4, r5, r6, pc}
 8001e22:	bf00      	nop
 8001e24:	40010000 	.word	0x40010000
 8001e28:	40010400 	.word	0x40010400

08001e2c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001e2c:	6a03      	ldr	r3, [r0, #32]
 8001e2e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e32:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e34:	6a03      	ldr	r3, [r0, #32]
{
 8001e36:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001e38:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001e3a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001e3c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001e3e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001e42:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001e44:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001e46:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001e4a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001e4e:	4d11      	ldr	r5, [pc, #68]	; (8001e94 <TIM_OC3_SetConfig+0x68>)
 8001e50:	42a8      	cmp	r0, r5
 8001e52:	d003      	beq.n	8001e5c <TIM_OC3_SetConfig+0x30>
 8001e54:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001e58:	42a8      	cmp	r0, r5
 8001e5a:	d114      	bne.n	8001e86 <TIM_OC3_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001e5c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001e5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001e62:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001e66:	4d0b      	ldr	r5, [pc, #44]	; (8001e94 <TIM_OC3_SetConfig+0x68>)
 8001e68:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8001e6a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001e6e:	d003      	beq.n	8001e78 <TIM_OC3_SetConfig+0x4c>
 8001e70:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001e74:	42a8      	cmp	r0, r5
 8001e76:	d106      	bne.n	8001e86 <TIM_OC3_SetConfig+0x5a>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001e78:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001e7a:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001e7c:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001e80:	4335      	orrs	r5, r6
 8001e82:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001e86:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001e88:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001e8a:	684a      	ldr	r2, [r1, #4]
 8001e8c:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e8e:	6203      	str	r3, [r0, #32]
 8001e90:	bd70      	pop	{r4, r5, r6, pc}
 8001e92:	bf00      	nop
 8001e94:	40010000 	.word	0x40010000

08001e98 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001e98:	6a03      	ldr	r3, [r0, #32]
 8001e9a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001e9e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001ea0:	6a03      	ldr	r3, [r0, #32]
{
 8001ea2:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001ea4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001ea6:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ea8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001eaa:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001eae:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001eb2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001eb4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001eb8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001ebc:	4d08      	ldr	r5, [pc, #32]	; (8001ee0 <TIM_OC4_SetConfig+0x48>)
 8001ebe:	42a8      	cmp	r0, r5
 8001ec0:	d003      	beq.n	8001eca <TIM_OC4_SetConfig+0x32>
 8001ec2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001ec6:	42a8      	cmp	r0, r5
 8001ec8:	d104      	bne.n	8001ed4 <TIM_OC4_SetConfig+0x3c>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001eca:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001ecc:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001ed0:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001ed4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001ed6:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001ed8:	684a      	ldr	r2, [r1, #4]
 8001eda:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001edc:	6203      	str	r3, [r0, #32]
 8001ede:	bd30      	pop	{r4, r5, pc}
 8001ee0:	40010000 	.word	0x40010000

08001ee4 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ee4:	6803      	ldr	r3, [r0, #0]
 8001ee6:	68da      	ldr	r2, [r3, #12]
 8001ee8:	f042 0201 	orr.w	r2, r2, #1
 8001eec:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001eee:	689a      	ldr	r2, [r3, #8]
 8001ef0:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ef4:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8001ef6:	bf1e      	ittt	ne
 8001ef8:	681a      	ldrne	r2, [r3, #0]
 8001efa:	f042 0201 	orrne.w	r2, r2, #1
 8001efe:	601a      	strne	r2, [r3, #0]
}
 8001f00:	2000      	movs	r0, #0
 8001f02:	4770      	bx	lr

08001f04 <HAL_TIM_Encoder_Start>:
{
 8001f04:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 8001f06:	b189      	cbz	r1, 8001f2c <HAL_TIM_Encoder_Start+0x28>
 8001f08:	2904      	cmp	r1, #4
 8001f0a:	d007      	beq.n	8001f1c <HAL_TIM_Encoder_Start+0x18>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001f0c:	6a1a      	ldr	r2, [r3, #32]
 8001f0e:	f022 0201 	bic.w	r2, r2, #1
 8001f12:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001f14:	6a1a      	ldr	r2, [r3, #32]
 8001f16:	f042 0201 	orr.w	r2, r2, #1
 8001f1a:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 8001f1c:	6a1a      	ldr	r2, [r3, #32]
 8001f1e:	f022 0210 	bic.w	r2, r2, #16
 8001f22:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001f24:	6a1a      	ldr	r2, [r3, #32]
 8001f26:	f042 0210 	orr.w	r2, r2, #16
 8001f2a:	e006      	b.n	8001f3a <HAL_TIM_Encoder_Start+0x36>
  TIMx->CCER &= ~tmp;
 8001f2c:	6a1a      	ldr	r2, [r3, #32]
 8001f2e:	f022 0201 	bic.w	r2, r2, #1
 8001f32:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001f34:	6a1a      	ldr	r2, [r3, #32]
 8001f36:	f042 0201 	orr.w	r2, r2, #1
 8001f3a:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	f042 0201 	orr.w	r2, r2, #1
 8001f42:	601a      	str	r2, [r3, #0]
}
 8001f44:	2000      	movs	r0, #0
 8001f46:	4770      	bx	lr

08001f48 <HAL_TIM_ReadCapturedValue>:
  switch (Channel)
 8001f48:	290c      	cmp	r1, #12
 8001f4a:	d814      	bhi.n	8001f76 <HAL_TIM_ReadCapturedValue+0x2e>
 8001f4c:	e8df f001 	tbb	[pc, r1]
 8001f50:	13131307 	.word	0x13131307
 8001f54:	1313130a 	.word	0x1313130a
 8001f58:	1313130d 	.word	0x1313130d
 8001f5c:	10          	.byte	0x10
 8001f5d:	00          	.byte	0x00
      tmpreg =  htim->Instance->CCR1;
 8001f5e:	6803      	ldr	r3, [r0, #0]
 8001f60:	6b58      	ldr	r0, [r3, #52]	; 0x34
      break;
 8001f62:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR2;
 8001f64:	6803      	ldr	r3, [r0, #0]
 8001f66:	6b98      	ldr	r0, [r3, #56]	; 0x38
      break;
 8001f68:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR3;
 8001f6a:	6803      	ldr	r3, [r0, #0]
 8001f6c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
      break;
 8001f6e:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR4;
 8001f70:	6803      	ldr	r3, [r0, #0]
 8001f72:	6c18      	ldr	r0, [r3, #64]	; 0x40
      break;
 8001f74:	4770      	bx	lr
  uint32_t tmpreg = 0U;
 8001f76:	2000      	movs	r0, #0
}
 8001f78:	4770      	bx	lr

08001f7a <HAL_TIM_OC_DelayElapsedCallback>:
 8001f7a:	4770      	bx	lr

08001f7c <HAL_TIM_PWM_PulseFinishedCallback>:
 8001f7c:	4770      	bx	lr

08001f7e <HAL_TIM_TriggerCallback>:
 8001f7e:	4770      	bx	lr

08001f80 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001f80:	6803      	ldr	r3, [r0, #0]
 8001f82:	691a      	ldr	r2, [r3, #16]
 8001f84:	0791      	lsls	r1, r2, #30
{
 8001f86:	b510      	push	{r4, lr}
 8001f88:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001f8a:	d50e      	bpl.n	8001faa <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001f8c:	68da      	ldr	r2, [r3, #12]
 8001f8e:	0792      	lsls	r2, r2, #30
 8001f90:	d50b      	bpl.n	8001faa <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001f92:	f06f 0202 	mvn.w	r2, #2
 8001f96:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f98:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f9a:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f9c:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f9e:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001fa0:	d077      	beq.n	8002092 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8001fa2:	f001 fc21 	bl	80037e8 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001faa:	6823      	ldr	r3, [r4, #0]
 8001fac:	691a      	ldr	r2, [r3, #16]
 8001fae:	0750      	lsls	r0, r2, #29
 8001fb0:	d510      	bpl.n	8001fd4 <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001fb2:	68da      	ldr	r2, [r3, #12]
 8001fb4:	0751      	lsls	r1, r2, #29
 8001fb6:	d50d      	bpl.n	8001fd4 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001fb8:	f06f 0204 	mvn.w	r2, #4
 8001fbc:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001fbe:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001fc0:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001fc2:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001fc6:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8001fc8:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001fca:	d068      	beq.n	800209e <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001fcc:	f001 fc0c 	bl	80037e8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001fd4:	6823      	ldr	r3, [r4, #0]
 8001fd6:	691a      	ldr	r2, [r3, #16]
 8001fd8:	0712      	lsls	r2, r2, #28
 8001fda:	d50f      	bpl.n	8001ffc <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001fdc:	68da      	ldr	r2, [r3, #12]
 8001fde:	0710      	lsls	r0, r2, #28
 8001fe0:	d50c      	bpl.n	8001ffc <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001fe2:	f06f 0208 	mvn.w	r2, #8
 8001fe6:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001fe8:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001fea:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001fec:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001fee:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8001ff0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ff2:	d05a      	beq.n	80020aa <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001ff4:	f001 fbf8 	bl	80037e8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001ffc:	6823      	ldr	r3, [r4, #0]
 8001ffe:	691a      	ldr	r2, [r3, #16]
 8002000:	06d2      	lsls	r2, r2, #27
 8002002:	d510      	bpl.n	8002026 <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002004:	68da      	ldr	r2, [r3, #12]
 8002006:	06d0      	lsls	r0, r2, #27
 8002008:	d50d      	bpl.n	8002026 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800200a:	f06f 0210 	mvn.w	r2, #16
 800200e:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002010:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002012:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002014:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002018:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 800201a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800201c:	d04b      	beq.n	80020b6 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 800201e:	f001 fbe3 	bl	80037e8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002022:	2300      	movs	r3, #0
 8002024:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002026:	6823      	ldr	r3, [r4, #0]
 8002028:	691a      	ldr	r2, [r3, #16]
 800202a:	07d1      	lsls	r1, r2, #31
 800202c:	d508      	bpl.n	8002040 <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800202e:	68da      	ldr	r2, [r3, #12]
 8002030:	07d2      	lsls	r2, r2, #31
 8002032:	d505      	bpl.n	8002040 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002034:	f06f 0201 	mvn.w	r2, #1
 8002038:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800203a:	4620      	mov	r0, r4
 800203c:	f001 fc14 	bl	8003868 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002040:	6823      	ldr	r3, [r4, #0]
 8002042:	691a      	ldr	r2, [r3, #16]
 8002044:	0610      	lsls	r0, r2, #24
 8002046:	d508      	bpl.n	800205a <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002048:	68da      	ldr	r2, [r3, #12]
 800204a:	0611      	lsls	r1, r2, #24
 800204c:	d505      	bpl.n	800205a <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800204e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002052:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002054:	4620      	mov	r0, r4
 8002056:	f000 fb0d 	bl	8002674 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800205a:	6823      	ldr	r3, [r4, #0]
 800205c:	691a      	ldr	r2, [r3, #16]
 800205e:	0652      	lsls	r2, r2, #25
 8002060:	d508      	bpl.n	8002074 <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002062:	68da      	ldr	r2, [r3, #12]
 8002064:	0650      	lsls	r0, r2, #25
 8002066:	d505      	bpl.n	8002074 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002068:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800206c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800206e:	4620      	mov	r0, r4
 8002070:	f7ff ff85 	bl	8001f7e <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002074:	6823      	ldr	r3, [r4, #0]
 8002076:	691a      	ldr	r2, [r3, #16]
 8002078:	0691      	lsls	r1, r2, #26
 800207a:	d522      	bpl.n	80020c2 <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800207c:	68da      	ldr	r2, [r3, #12]
 800207e:	0692      	lsls	r2, r2, #26
 8002080:	d51f      	bpl.n	80020c2 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002082:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8002086:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002088:	611a      	str	r2, [r3, #16]
}
 800208a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800208e:	f000 baf0 	b.w	8002672 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002092:	f7ff ff72 	bl	8001f7a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002096:	4620      	mov	r0, r4
 8002098:	f7ff ff70 	bl	8001f7c <HAL_TIM_PWM_PulseFinishedCallback>
 800209c:	e783      	b.n	8001fa6 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800209e:	f7ff ff6c 	bl	8001f7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020a2:	4620      	mov	r0, r4
 80020a4:	f7ff ff6a 	bl	8001f7c <HAL_TIM_PWM_PulseFinishedCallback>
 80020a8:	e792      	b.n	8001fd0 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020aa:	f7ff ff66 	bl	8001f7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020ae:	4620      	mov	r0, r4
 80020b0:	f7ff ff64 	bl	8001f7c <HAL_TIM_PWM_PulseFinishedCallback>
 80020b4:	e7a0      	b.n	8001ff8 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020b6:	f7ff ff60 	bl	8001f7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020ba:	4620      	mov	r0, r4
 80020bc:	f7ff ff5e 	bl	8001f7c <HAL_TIM_PWM_PulseFinishedCallback>
 80020c0:	e7af      	b.n	8002022 <HAL_TIM_IRQHandler+0xa2>
 80020c2:	bd10      	pop	{r4, pc}

080020c4 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020c4:	4a30      	ldr	r2, [pc, #192]	; (8002188 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 80020c6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020c8:	4290      	cmp	r0, r2
 80020ca:	d012      	beq.n	80020f2 <TIM_Base_SetConfig+0x2e>
 80020cc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80020d0:	d00f      	beq.n	80020f2 <TIM_Base_SetConfig+0x2e>
 80020d2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80020d6:	4290      	cmp	r0, r2
 80020d8:	d00b      	beq.n	80020f2 <TIM_Base_SetConfig+0x2e>
 80020da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80020de:	4290      	cmp	r0, r2
 80020e0:	d007      	beq.n	80020f2 <TIM_Base_SetConfig+0x2e>
 80020e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80020e6:	4290      	cmp	r0, r2
 80020e8:	d003      	beq.n	80020f2 <TIM_Base_SetConfig+0x2e>
 80020ea:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80020ee:	4290      	cmp	r0, r2
 80020f0:	d119      	bne.n	8002126 <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 80020f2:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80020f8:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020fa:	4a23      	ldr	r2, [pc, #140]	; (8002188 <TIM_Base_SetConfig+0xc4>)
 80020fc:	4290      	cmp	r0, r2
 80020fe:	d029      	beq.n	8002154 <TIM_Base_SetConfig+0x90>
 8002100:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002104:	d026      	beq.n	8002154 <TIM_Base_SetConfig+0x90>
 8002106:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800210a:	4290      	cmp	r0, r2
 800210c:	d022      	beq.n	8002154 <TIM_Base_SetConfig+0x90>
 800210e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002112:	4290      	cmp	r0, r2
 8002114:	d01e      	beq.n	8002154 <TIM_Base_SetConfig+0x90>
 8002116:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800211a:	4290      	cmp	r0, r2
 800211c:	d01a      	beq.n	8002154 <TIM_Base_SetConfig+0x90>
 800211e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002122:	4290      	cmp	r0, r2
 8002124:	d016      	beq.n	8002154 <TIM_Base_SetConfig+0x90>
 8002126:	4a19      	ldr	r2, [pc, #100]	; (800218c <TIM_Base_SetConfig+0xc8>)
 8002128:	4290      	cmp	r0, r2
 800212a:	d013      	beq.n	8002154 <TIM_Base_SetConfig+0x90>
 800212c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002130:	4290      	cmp	r0, r2
 8002132:	d00f      	beq.n	8002154 <TIM_Base_SetConfig+0x90>
 8002134:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002138:	4290      	cmp	r0, r2
 800213a:	d00b      	beq.n	8002154 <TIM_Base_SetConfig+0x90>
 800213c:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8002140:	4290      	cmp	r0, r2
 8002142:	d007      	beq.n	8002154 <TIM_Base_SetConfig+0x90>
 8002144:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002148:	4290      	cmp	r0, r2
 800214a:	d003      	beq.n	8002154 <TIM_Base_SetConfig+0x90>
 800214c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002150:	4290      	cmp	r0, r2
 8002152:	d103      	bne.n	800215c <TIM_Base_SetConfig+0x98>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002154:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002156:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800215a:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800215c:	694a      	ldr	r2, [r1, #20]
 800215e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002162:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002164:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002166:	688b      	ldr	r3, [r1, #8]
 8002168:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800216a:	680b      	ldr	r3, [r1, #0]
 800216c:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800216e:	4b06      	ldr	r3, [pc, #24]	; (8002188 <TIM_Base_SetConfig+0xc4>)
 8002170:	4298      	cmp	r0, r3
 8002172:	d003      	beq.n	800217c <TIM_Base_SetConfig+0xb8>
 8002174:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002178:	4298      	cmp	r0, r3
 800217a:	d101      	bne.n	8002180 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 800217c:	690b      	ldr	r3, [r1, #16]
 800217e:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002180:	2301      	movs	r3, #1
 8002182:	6143      	str	r3, [r0, #20]
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	40010000 	.word	0x40010000
 800218c:	40014000 	.word	0x40014000

08002190 <HAL_TIM_Base_Init>:
{
 8002190:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002192:	4604      	mov	r4, r0
 8002194:	b1a0      	cbz	r0, 80021c0 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002196:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800219a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800219e:	b91b      	cbnz	r3, 80021a8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80021a0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80021a4:	f001 ff9e 	bl	80040e4 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80021a8:	2302      	movs	r3, #2
 80021aa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021ae:	6820      	ldr	r0, [r4, #0]
 80021b0:	1d21      	adds	r1, r4, #4
 80021b2:	f7ff ff87 	bl	80020c4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80021b6:	2301      	movs	r3, #1
 80021b8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80021bc:	2000      	movs	r0, #0
 80021be:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80021c0:	2001      	movs	r0, #1
}
 80021c2:	bd10      	pop	{r4, pc}

080021c4 <HAL_TIM_PWM_Init>:
{
 80021c4:	b510      	push	{r4, lr}
  if (htim == NULL)
 80021c6:	4604      	mov	r4, r0
 80021c8:	b1a0      	cbz	r0, 80021f4 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80021ca:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80021ce:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80021d2:	b91b      	cbnz	r3, 80021dc <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80021d4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80021d8:	f001 ffc8 	bl	800416c <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80021dc:	2302      	movs	r3, #2
 80021de:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021e2:	6820      	ldr	r0, [r4, #0]
 80021e4:	1d21      	adds	r1, r4, #4
 80021e6:	f7ff ff6d 	bl	80020c4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80021ea:	2301      	movs	r3, #1
 80021ec:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80021f0:	2000      	movs	r0, #0
 80021f2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80021f4:	2001      	movs	r0, #1
}
 80021f6:	bd10      	pop	{r4, pc}

080021f8 <HAL_TIM_IC_Init>:
{
 80021f8:	b510      	push	{r4, lr}
  if (htim == NULL)
 80021fa:	4604      	mov	r4, r0
 80021fc:	b1a0      	cbz	r0, 8002228 <HAL_TIM_IC_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80021fe:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002202:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002206:	b91b      	cbnz	r3, 8002210 <HAL_TIM_IC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002208:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 800220c:	f001 fe7c 	bl	8003f08 <HAL_TIM_IC_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002210:	2302      	movs	r3, #2
 8002212:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002216:	6820      	ldr	r0, [r4, #0]
 8002218:	1d21      	adds	r1, r4, #4
 800221a:	f7ff ff53 	bl	80020c4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800221e:	2301      	movs	r3, #1
 8002220:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002224:	2000      	movs	r0, #0
 8002226:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002228:	2001      	movs	r0, #1
}
 800222a:	bd10      	pop	{r4, pc}

0800222c <HAL_TIM_Encoder_Init>:
{
 800222c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800222e:	460c      	mov	r4, r1
  if (htim == NULL)
 8002230:	4605      	mov	r5, r0
 8002232:	2800      	cmp	r0, #0
 8002234:	d043      	beq.n	80022be <HAL_TIM_Encoder_Init+0x92>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002236:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800223a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800223e:	b91b      	cbnz	r3, 8002248 <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;
 8002240:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8002244:	f001 fee4 	bl	8004010 <HAL_TIM_Encoder_MspInit>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002248:	4629      	mov	r1, r5
  htim->State = HAL_TIM_STATE_BUSY;
 800224a:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800224c:	f851 0b04 	ldr.w	r0, [r1], #4
  htim->State = HAL_TIM_STATE_BUSY;
 8002250:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002254:	6883      	ldr	r3, [r0, #8]
 8002256:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800225a:	f023 0307 	bic.w	r3, r3, #7
 800225e:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002260:	f7ff ff30 	bl	80020c4 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8002264:	6828      	ldr	r0, [r5, #0]
  tmpsmcr |= sConfig->EncoderMode;
 8002266:	6823      	ldr	r3, [r4, #0]
  tmpsmcr = htim->Instance->SMCR;
 8002268:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 800226a:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800226c:	68a1      	ldr	r1, [r4, #8]
  tmpccer = htim->Instance->CCER;
 800226e:	6a07      	ldr	r7, [r0, #32]
  tmpsmcr |= sConfig->EncoderMode;
 8002270:	431e      	orrs	r6, r3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002272:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002274:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002278:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800227c:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 8002280:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002282:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002286:	6923      	ldr	r3, [r4, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002288:	69e1      	ldr	r1, [r4, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800228a:	011b      	lsls	r3, r3, #4
 800228c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002290:	68e1      	ldr	r1, [r4, #12]
 8002292:	430b      	orrs	r3, r1
 8002294:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002296:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800229a:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 800229e:	4313      	orrs	r3, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80022a0:	6961      	ldr	r1, [r4, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80022a2:	f027 02aa 	bic.w	r2, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80022a6:	6867      	ldr	r7, [r4, #4]
  htim->Instance->SMCR = tmpsmcr;
 80022a8:	6086      	str	r6, [r0, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80022aa:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
  htim->Instance->CCMR1 = tmpccmr1;
 80022ae:	6183      	str	r3, [r0, #24]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80022b0:	4317      	orrs	r7, r2
  htim->State = HAL_TIM_STATE_READY;
 80022b2:	2301      	movs	r3, #1
  htim->Instance->CCER = tmpccer;
 80022b4:	6207      	str	r7, [r0, #32]
  htim->State = HAL_TIM_STATE_READY;
 80022b6:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  return HAL_OK;
 80022ba:	2000      	movs	r0, #0
 80022bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80022be:	2001      	movs	r0, #1
}
 80022c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080022c4 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022c4:	6a03      	ldr	r3, [r0, #32]
 80022c6:	f023 0310 	bic.w	r3, r3, #16
 80022ca:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80022cc:	6a03      	ldr	r3, [r0, #32]
{
 80022ce:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 80022d0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80022d2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80022d4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80022d6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80022da:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80022de:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80022e0:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80022e4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80022e8:	4d10      	ldr	r5, [pc, #64]	; (800232c <TIM_OC2_SetConfig+0x68>)
 80022ea:	42a8      	cmp	r0, r5
 80022ec:	d003      	beq.n	80022f6 <TIM_OC2_SetConfig+0x32>
 80022ee:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80022f2:	42a8      	cmp	r0, r5
 80022f4:	d114      	bne.n	8002320 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80022f6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80022f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80022fc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002300:	4d0a      	ldr	r5, [pc, #40]	; (800232c <TIM_OC2_SetConfig+0x68>)
 8002302:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8002304:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002308:	d003      	beq.n	8002312 <TIM_OC2_SetConfig+0x4e>
 800230a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800230e:	42a8      	cmp	r0, r5
 8002310:	d106      	bne.n	8002320 <TIM_OC2_SetConfig+0x5c>
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002312:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002314:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002316:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800231a:	4335      	orrs	r5, r6
 800231c:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8002320:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002322:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002324:	684a      	ldr	r2, [r1, #4]
 8002326:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002328:	6203      	str	r3, [r0, #32]
 800232a:	bd70      	pop	{r4, r5, r6, pc}
 800232c:	40010000 	.word	0x40010000

08002330 <HAL_TIM_PWM_ConfigChannel>:
{
 8002330:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002332:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002336:	2b01      	cmp	r3, #1
{
 8002338:	4604      	mov	r4, r0
 800233a:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800233e:	d025      	beq.n	800238c <HAL_TIM_PWM_ConfigChannel+0x5c>
 8002340:	2301      	movs	r3, #1
 8002342:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002346:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 800234a:	2a0c      	cmp	r2, #12
 800234c:	d818      	bhi.n	8002380 <HAL_TIM_PWM_ConfigChannel+0x50>
 800234e:	e8df f002 	tbb	[pc, r2]
 8002352:	1707      	.short	0x1707
 8002354:	171e1717 	.word	0x171e1717
 8002358:	172f1717 	.word	0x172f1717
 800235c:	1717      	.short	0x1717
 800235e:	40          	.byte	0x40
 800235f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002360:	6820      	ldr	r0, [r4, #0]
 8002362:	f7ff fd31 	bl	8001dc8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002366:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002368:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800236a:	699a      	ldr	r2, [r3, #24]
 800236c:	f042 0208 	orr.w	r2, r2, #8
 8002370:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002372:	699a      	ldr	r2, [r3, #24]
 8002374:	f022 0204 	bic.w	r2, r2, #4
 8002378:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800237a:	699a      	ldr	r2, [r3, #24]
 800237c:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800237e:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002380:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002382:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002384:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002388:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800238c:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800238e:	6820      	ldr	r0, [r4, #0]
 8002390:	f7ff ff98 	bl	80022c4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002394:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002396:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002398:	699a      	ldr	r2, [r3, #24]
 800239a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800239e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80023a0:	699a      	ldr	r2, [r3, #24]
 80023a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80023a8:	699a      	ldr	r2, [r3, #24]
 80023aa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80023ae:	e7e6      	b.n	800237e <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80023b0:	6820      	ldr	r0, [r4, #0]
 80023b2:	f7ff fd3b 	bl	8001e2c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80023b6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80023b8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80023ba:	69da      	ldr	r2, [r3, #28]
 80023bc:	f042 0208 	orr.w	r2, r2, #8
 80023c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80023c2:	69da      	ldr	r2, [r3, #28]
 80023c4:	f022 0204 	bic.w	r2, r2, #4
 80023c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80023ca:	69da      	ldr	r2, [r3, #28]
 80023cc:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80023ce:	61da      	str	r2, [r3, #28]
      break;
 80023d0:	e7d6      	b.n	8002380 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80023d2:	6820      	ldr	r0, [r4, #0]
 80023d4:	f7ff fd60 	bl	8001e98 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80023d8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80023da:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80023dc:	69da      	ldr	r2, [r3, #28]
 80023de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023e2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80023e4:	69da      	ldr	r2, [r3, #28]
 80023e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023ea:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80023ec:	69da      	ldr	r2, [r3, #28]
 80023ee:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80023f2:	e7ec      	b.n	80023ce <HAL_TIM_PWM_ConfigChannel+0x9e>

080023f4 <TIM_TI1_SetConfig>:
{
 80023f4:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80023f6:	6a04      	ldr	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80023f8:	4e1a      	ldr	r6, [pc, #104]	; (8002464 <TIM_TI1_SetConfig+0x70>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80023fa:	f024 0401 	bic.w	r4, r4, #1
 80023fe:	6204      	str	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002400:	42b0      	cmp	r0, r6
  tmpccmr1 = TIMx->CCMR1;
 8002402:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002404:	6a05      	ldr	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002406:	d01a      	beq.n	800243e <TIM_TI1_SetConfig+0x4a>
 8002408:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800240c:	d017      	beq.n	800243e <TIM_TI1_SetConfig+0x4a>
 800240e:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 8002412:	42b0      	cmp	r0, r6
 8002414:	d013      	beq.n	800243e <TIM_TI1_SetConfig+0x4a>
 8002416:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800241a:	42b0      	cmp	r0, r6
 800241c:	d00f      	beq.n	800243e <TIM_TI1_SetConfig+0x4a>
 800241e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002422:	42b0      	cmp	r0, r6
 8002424:	d00b      	beq.n	800243e <TIM_TI1_SetConfig+0x4a>
 8002426:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 800242a:	42b0      	cmp	r0, r6
 800242c:	d007      	beq.n	800243e <TIM_TI1_SetConfig+0x4a>
 800242e:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 8002432:	42b0      	cmp	r0, r6
 8002434:	d003      	beq.n	800243e <TIM_TI1_SetConfig+0x4a>
 8002436:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 800243a:	42b0      	cmp	r0, r6
 800243c:	d10f      	bne.n	800245e <TIM_TI1_SetConfig+0x6a>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800243e:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8002442:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002444:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002446:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800244a:	b2db      	uxtb	r3, r3
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800244c:	f025 050a 	bic.w	r5, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8002450:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002454:	431a      	orrs	r2, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8002456:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 8002458:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800245a:	6201      	str	r1, [r0, #32]
}
 800245c:	bd70      	pop	{r4, r5, r6, pc}
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800245e:	f044 0201 	orr.w	r2, r4, #1
 8002462:	e7ef      	b.n	8002444 <TIM_TI1_SetConfig+0x50>
 8002464:	40010000 	.word	0x40010000

08002468 <HAL_TIM_IC_ConfigChannel>:
{
 8002468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800246a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800246e:	2b01      	cmp	r3, #1
{
 8002470:	4604      	mov	r4, r0
 8002472:	460d      	mov	r5, r1
 8002474:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8002478:	d019      	beq.n	80024ae <HAL_TIM_IC_ConfigChannel+0x46>
 800247a:	2301      	movs	r3, #1
 800247c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002480:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  if (Channel == TIM_CHANNEL_1)
 8002484:	b9a2      	cbnz	r2, 80024b0 <HAL_TIM_IC_ConfigChannel+0x48>
    TIM_TI1_SetConfig(htim->Instance,
 8002486:	68cb      	ldr	r3, [r1, #12]
 8002488:	6820      	ldr	r0, [r4, #0]
 800248a:	c906      	ldmia	r1, {r1, r2}
 800248c:	f7ff ffb2 	bl	80023f4 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002490:	6823      	ldr	r3, [r4, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002492:	68a9      	ldr	r1, [r5, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002494:	699a      	ldr	r2, [r3, #24]
 8002496:	f022 020c 	bic.w	r2, r2, #12
 800249a:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800249c:	699a      	ldr	r2, [r3, #24]
 800249e:	430a      	orrs	r2, r1
 80024a0:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80024a2:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80024a4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80024a6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80024aa:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80024ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (Channel == TIM_CHANNEL_2)
 80024b0:	2a04      	cmp	r2, #4
 80024b2:	688e      	ldr	r6, [r1, #8]
 80024b4:	6823      	ldr	r3, [r4, #0]
 80024b6:	68e8      	ldr	r0, [r5, #12]
 80024b8:	c982      	ldmia	r1, {r1, r7}
 80024ba:	d11f      	bne.n	80024fc <HAL_TIM_IC_ConfigChannel+0x94>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024bc:	6a1a      	ldr	r2, [r3, #32]
 80024be:	f022 0210 	bic.w	r2, r2, #16
 80024c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024c4:	699a      	ldr	r2, [r3, #24]
  tmpccer = TIMx->CCER;
 80024c6:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80024c8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80024cc:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80024d0:	0300      	lsls	r0, r0, #12
 80024d2:	b280      	uxth	r0, r0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80024d4:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80024d8:	0109      	lsls	r1, r1, #4
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80024da:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80024dc:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80024e0:	f025 00a0 	bic.w	r0, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80024e4:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1 ;
 80024e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024e8:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80024ea:	699a      	ldr	r2, [r3, #24]
 80024ec:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80024f0:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80024f2:	699a      	ldr	r2, [r3, #24]
 80024f4:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 80024f8:	619e      	str	r6, [r3, #24]
 80024fa:	e7d2      	b.n	80024a2 <HAL_TIM_IC_ConfigChannel+0x3a>
  else if (Channel == TIM_CHANNEL_3)
 80024fc:	2a08      	cmp	r2, #8
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80024fe:	6a1a      	ldr	r2, [r3, #32]
  else if (Channel == TIM_CHANNEL_3)
 8002500:	d11c      	bne.n	800253c <HAL_TIM_IC_ConfigChannel+0xd4>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002502:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002506:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002508:	69da      	ldr	r2, [r3, #28]
  tmpccer = TIMx->CCER;
 800250a:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800250c:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr2 |= TIM_ICSelection;
 8002510:	433a      	orrs	r2, r7
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002512:	0100      	lsls	r0, r0, #4
 8002514:	b2c0      	uxtb	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8002516:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800251a:	0209      	lsls	r1, r1, #8
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800251c:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800251e:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8002522:	f425 6020 	bic.w	r0, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002526:	4301      	orrs	r1, r0
  TIMx->CCMR2 = tmpccmr2;
 8002528:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800252a:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800252c:	69da      	ldr	r2, [r3, #28]
 800252e:	f022 020c 	bic.w	r2, r2, #12
 8002532:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002534:	69da      	ldr	r2, [r3, #28]
 8002536:	4316      	orrs	r6, r2
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002538:	61de      	str	r6, [r3, #28]
 800253a:	e7b2      	b.n	80024a2 <HAL_TIM_IC_ConfigChannel+0x3a>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800253c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002540:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002542:	69da      	ldr	r2, [r3, #28]
  tmpccer = TIMx->CCER;
 8002544:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8002546:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800254a:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800254e:	0300      	lsls	r0, r0, #12
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8002550:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002554:	b280      	uxth	r0, r0
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002556:	0309      	lsls	r1, r1, #12
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002558:	4310      	orrs	r0, r2
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800255a:	f401 4120 	and.w	r1, r1, #40960	; 0xa000
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800255e:	f425 4220 	bic.w	r2, r5, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002562:	4311      	orrs	r1, r2
  TIMx->CCMR2 = tmpccmr2;
 8002564:	61d8      	str	r0, [r3, #28]
  TIMx->CCER = tmpccer ;
 8002566:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002568:	69da      	ldr	r2, [r3, #28]
 800256a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800256e:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002570:	69da      	ldr	r2, [r3, #28]
 8002572:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 8002576:	e7df      	b.n	8002538 <HAL_TIM_IC_ConfigChannel+0xd0>

08002578 <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 8002578:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800257a:	f001 011f 	and.w	r1, r1, #31
{
 800257e:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002580:	2401      	movs	r4, #1
 8002582:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8002584:	ea23 0304 	bic.w	r3, r3, r4
 8002588:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800258a:	6a03      	ldr	r3, [r0, #32]
 800258c:	408a      	lsls	r2, r1
 800258e:	431a      	orrs	r2, r3
 8002590:	6202      	str	r2, [r0, #32]
 8002592:	bd10      	pop	{r4, pc}

08002594 <HAL_TIM_PWM_Start>:
{
 8002594:	b510      	push	{r4, lr}
 8002596:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002598:	2201      	movs	r2, #1
 800259a:	6800      	ldr	r0, [r0, #0]
 800259c:	f7ff ffec 	bl	8002578 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80025a0:	6823      	ldr	r3, [r4, #0]
 80025a2:	4a0b      	ldr	r2, [pc, #44]	; (80025d0 <HAL_TIM_PWM_Start+0x3c>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d00e      	beq.n	80025c6 <HAL_TIM_PWM_Start+0x32>
 80025a8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d00a      	beq.n	80025c6 <HAL_TIM_PWM_Start+0x32>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025b0:	689a      	ldr	r2, [r3, #8]
 80025b2:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025b6:	2a06      	cmp	r2, #6
 80025b8:	d003      	beq.n	80025c2 <HAL_TIM_PWM_Start+0x2e>
    __HAL_TIM_ENABLE(htim);
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	f042 0201 	orr.w	r2, r2, #1
 80025c0:	601a      	str	r2, [r3, #0]
}
 80025c2:	2000      	movs	r0, #0
 80025c4:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 80025c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80025c8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80025cc:	645a      	str	r2, [r3, #68]	; 0x44
 80025ce:	e7ef      	b.n	80025b0 <HAL_TIM_PWM_Start+0x1c>
 80025d0:	40010000 	.word	0x40010000

080025d4 <HAL_TIM_IC_Start_IT>:
{
 80025d4:	b510      	push	{r4, lr}
 80025d6:	4604      	mov	r4, r0
  switch (Channel)
 80025d8:	290c      	cmp	r1, #12
 80025da:	d80d      	bhi.n	80025f8 <HAL_TIM_IC_Start_IT+0x24>
 80025dc:	e8df f001 	tbb	[pc, r1]
 80025e0:	0c0c0c07 	.word	0x0c0c0c07
 80025e4:	0c0c0c1c 	.word	0x0c0c0c1c
 80025e8:	0c0c0c21 	.word	0x0c0c0c21
 80025ec:	26          	.byte	0x26
 80025ed:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80025ee:	6802      	ldr	r2, [r0, #0]
 80025f0:	68d3      	ldr	r3, [r2, #12]
 80025f2:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80025f6:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80025f8:	6820      	ldr	r0, [r4, #0]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f7ff ffbc 	bl	8002578 <TIM_CCxChannelCmd>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002600:	6823      	ldr	r3, [r4, #0]
 8002602:	689a      	ldr	r2, [r3, #8]
 8002604:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002608:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 800260a:	bf1e      	ittt	ne
 800260c:	681a      	ldrne	r2, [r3, #0]
 800260e:	f042 0201 	orrne.w	r2, r2, #1
 8002612:	601a      	strne	r2, [r3, #0]
}
 8002614:	2000      	movs	r0, #0
 8002616:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002618:	6802      	ldr	r2, [r0, #0]
 800261a:	68d3      	ldr	r3, [r2, #12]
 800261c:	f043 0304 	orr.w	r3, r3, #4
 8002620:	e7e9      	b.n	80025f6 <HAL_TIM_IC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002622:	6802      	ldr	r2, [r0, #0]
 8002624:	68d3      	ldr	r3, [r2, #12]
 8002626:	f043 0308 	orr.w	r3, r3, #8
 800262a:	e7e4      	b.n	80025f6 <HAL_TIM_IC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800262c:	6802      	ldr	r2, [r0, #0]
 800262e:	68d3      	ldr	r3, [r2, #12]
 8002630:	f043 0310 	orr.w	r3, r3, #16
 8002634:	e7df      	b.n	80025f6 <HAL_TIM_IC_Start_IT+0x22>

08002636 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002636:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800263a:	2b01      	cmp	r3, #1
{
 800263c:	b530      	push	{r4, r5, lr}
 800263e:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002642:	d014      	beq.n	800266e <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002644:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002646:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 800264a:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800264c:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800264e:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002650:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002652:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002656:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800265a:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800265c:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800265e:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002660:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002662:	2301      	movs	r3, #1
 8002664:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002668:	2300      	movs	r3, #0
 800266a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 800266e:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002670:	bd30      	pop	{r4, r5, pc}

08002672 <HAL_TIMEx_CommutCallback>:
 8002672:	4770      	bx	lr

08002674 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002674:	4770      	bx	lr

08002676 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002676:	6803      	ldr	r3, [r0, #0]
 8002678:	68da      	ldr	r2, [r3, #12]
 800267a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800267e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002680:	695a      	ldr	r2, [r3, #20]
 8002682:	f022 0201 	bic.w	r2, r2, #1
 8002686:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002688:	2320      	movs	r3, #32
 800268a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 800268e:	4770      	bx	lr

08002690 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002694:	6806      	ldr	r6, [r0, #0]
 8002696:	68c2      	ldr	r2, [r0, #12]
 8002698:	6933      	ldr	r3, [r6, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800269a:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800269c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80026a0:	4313      	orrs	r3, r2
 80026a2:	6133      	str	r3, [r6, #16]
{
 80026a4:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80026a6:	6883      	ldr	r3, [r0, #8]
 80026a8:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 80026aa:	68f2      	ldr	r2, [r6, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80026ac:	4303      	orrs	r3, r0
 80026ae:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 80026b0:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80026b4:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 80026b6:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80026ba:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 80026bc:	4313      	orrs	r3, r2
 80026be:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80026c0:	6973      	ldr	r3, [r6, #20]
 80026c2:	69a2      	ldr	r2, [r4, #24]
 80026c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026c8:	4313      	orrs	r3, r2

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026ca:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80026ce:	6173      	str	r3, [r6, #20]
 80026d0:	4b7a      	ldr	r3, [pc, #488]	; (80028bc <UART_SetConfig+0x22c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026d2:	d17c      	bne.n	80027ce <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80026d4:	429e      	cmp	r6, r3
 80026d6:	d003      	beq.n	80026e0 <UART_SetConfig+0x50>
 80026d8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80026dc:	429e      	cmp	r6, r3
 80026de:	d144      	bne.n	800276a <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80026e0:	f7ff fb62 	bl	8001da8 <HAL_RCC_GetPCLK2Freq>
 80026e4:	2519      	movs	r5, #25
 80026e6:	fb05 f300 	mul.w	r3, r5, r0
 80026ea:	6860      	ldr	r0, [r4, #4]
 80026ec:	f04f 0964 	mov.w	r9, #100	; 0x64
 80026f0:	0040      	lsls	r0, r0, #1
 80026f2:	fbb3 f3f0 	udiv	r3, r3, r0
 80026f6:	fbb3 f3f9 	udiv	r3, r3, r9
 80026fa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80026fe:	f7ff fb53 	bl	8001da8 <HAL_RCC_GetPCLK2Freq>
 8002702:	6863      	ldr	r3, [r4, #4]
 8002704:	4368      	muls	r0, r5
 8002706:	005b      	lsls	r3, r3, #1
 8002708:	fbb0 f7f3 	udiv	r7, r0, r3
 800270c:	f7ff fb4c 	bl	8001da8 <HAL_RCC_GetPCLK2Freq>
 8002710:	6863      	ldr	r3, [r4, #4]
 8002712:	4368      	muls	r0, r5
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	fbb0 f3f3 	udiv	r3, r0, r3
 800271a:	fbb3 f3f9 	udiv	r3, r3, r9
 800271e:	fb09 7313 	mls	r3, r9, r3, r7
 8002722:	00db      	lsls	r3, r3, #3
 8002724:	3332      	adds	r3, #50	; 0x32
 8002726:	fbb3 f3f9 	udiv	r3, r3, r9
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8002730:	f7ff fb3a 	bl	8001da8 <HAL_RCC_GetPCLK2Freq>
 8002734:	6862      	ldr	r2, [r4, #4]
 8002736:	4368      	muls	r0, r5
 8002738:	0052      	lsls	r2, r2, #1
 800273a:	fbb0 faf2 	udiv	sl, r0, r2
 800273e:	f7ff fb33 	bl	8001da8 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002742:	6863      	ldr	r3, [r4, #4]
 8002744:	4368      	muls	r0, r5
 8002746:	005b      	lsls	r3, r3, #1
 8002748:	fbb0 f3f3 	udiv	r3, r0, r3
 800274c:	fbb3 f3f9 	udiv	r3, r3, r9
 8002750:	fb09 a313 	mls	r3, r9, r3, sl
 8002754:	00db      	lsls	r3, r3, #3
 8002756:	3332      	adds	r3, #50	; 0x32
 8002758:	fbb3 f3f9 	udiv	r3, r3, r9
 800275c:	f003 0307 	and.w	r3, r3, #7
 8002760:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002762:	443b      	add	r3, r7
 8002764:	60b3      	str	r3, [r6, #8]
 8002766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800276a:	f7ff fb0d 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 800276e:	2519      	movs	r5, #25
 8002770:	fb05 f300 	mul.w	r3, r5, r0
 8002774:	6860      	ldr	r0, [r4, #4]
 8002776:	f04f 0964 	mov.w	r9, #100	; 0x64
 800277a:	0040      	lsls	r0, r0, #1
 800277c:	fbb3 f3f0 	udiv	r3, r3, r0
 8002780:	fbb3 f3f9 	udiv	r3, r3, r9
 8002784:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002788:	f7ff fafe 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 800278c:	6863      	ldr	r3, [r4, #4]
 800278e:	4368      	muls	r0, r5
 8002790:	005b      	lsls	r3, r3, #1
 8002792:	fbb0 f7f3 	udiv	r7, r0, r3
 8002796:	f7ff faf7 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 800279a:	6863      	ldr	r3, [r4, #4]
 800279c:	4368      	muls	r0, r5
 800279e:	005b      	lsls	r3, r3, #1
 80027a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80027a4:	fbb3 f3f9 	udiv	r3, r3, r9
 80027a8:	fb09 7313 	mls	r3, r9, r3, r7
 80027ac:	00db      	lsls	r3, r3, #3
 80027ae:	3332      	adds	r3, #50	; 0x32
 80027b0:	fbb3 f3f9 	udiv	r3, r3, r9
 80027b4:	005b      	lsls	r3, r3, #1
 80027b6:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80027ba:	f7ff fae5 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 80027be:	6862      	ldr	r2, [r4, #4]
 80027c0:	4368      	muls	r0, r5
 80027c2:	0052      	lsls	r2, r2, #1
 80027c4:	fbb0 faf2 	udiv	sl, r0, r2
 80027c8:	f7ff fade 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 80027cc:	e7b9      	b.n	8002742 <UART_SetConfig+0xb2>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80027ce:	429e      	cmp	r6, r3
 80027d0:	d002      	beq.n	80027d8 <UART_SetConfig+0x148>
 80027d2:	4b3b      	ldr	r3, [pc, #236]	; (80028c0 <UART_SetConfig+0x230>)
 80027d4:	429e      	cmp	r6, r3
 80027d6:	d140      	bne.n	800285a <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80027d8:	f7ff fae6 	bl	8001da8 <HAL_RCC_GetPCLK2Freq>
 80027dc:	6867      	ldr	r7, [r4, #4]
 80027de:	2519      	movs	r5, #25
 80027e0:	f04f 0964 	mov.w	r9, #100	; 0x64
 80027e4:	fb05 f300 	mul.w	r3, r5, r0
 80027e8:	00bf      	lsls	r7, r7, #2
 80027ea:	fbb3 f3f7 	udiv	r3, r3, r7
 80027ee:	fbb3 f3f9 	udiv	r3, r3, r9
 80027f2:	011f      	lsls	r7, r3, #4
 80027f4:	f7ff fad8 	bl	8001da8 <HAL_RCC_GetPCLK2Freq>
 80027f8:	6863      	ldr	r3, [r4, #4]
 80027fa:	4368      	muls	r0, r5
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	fbb0 f8f3 	udiv	r8, r0, r3
 8002802:	f7ff fad1 	bl	8001da8 <HAL_RCC_GetPCLK2Freq>
 8002806:	6863      	ldr	r3, [r4, #4]
 8002808:	4368      	muls	r0, r5
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002810:	fbb3 f3f9 	udiv	r3, r3, r9
 8002814:	fb09 8313 	mls	r3, r9, r3, r8
 8002818:	011b      	lsls	r3, r3, #4
 800281a:	3332      	adds	r3, #50	; 0x32
 800281c:	fbb3 f3f9 	udiv	r3, r3, r9
 8002820:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8002824:	f7ff fac0 	bl	8001da8 <HAL_RCC_GetPCLK2Freq>
 8002828:	6862      	ldr	r2, [r4, #4]
 800282a:	4368      	muls	r0, r5
 800282c:	0092      	lsls	r2, r2, #2
 800282e:	fbb0 faf2 	udiv	sl, r0, r2
 8002832:	f7ff fab9 	bl	8001da8 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002836:	6863      	ldr	r3, [r4, #4]
 8002838:	4368      	muls	r0, r5
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002840:	fbb3 f3f9 	udiv	r3, r3, r9
 8002844:	fb09 a313 	mls	r3, r9, r3, sl
 8002848:	011b      	lsls	r3, r3, #4
 800284a:	3332      	adds	r3, #50	; 0x32
 800284c:	fbb3 f3f9 	udiv	r3, r3, r9
 8002850:	f003 030f 	and.w	r3, r3, #15
 8002854:	ea43 0308 	orr.w	r3, r3, r8
 8002858:	e783      	b.n	8002762 <UART_SetConfig+0xd2>
 800285a:	f7ff fa95 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 800285e:	6867      	ldr	r7, [r4, #4]
 8002860:	2519      	movs	r5, #25
 8002862:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002866:	fb05 f300 	mul.w	r3, r5, r0
 800286a:	00bf      	lsls	r7, r7, #2
 800286c:	fbb3 f3f7 	udiv	r3, r3, r7
 8002870:	fbb3 f3f9 	udiv	r3, r3, r9
 8002874:	011f      	lsls	r7, r3, #4
 8002876:	f7ff fa87 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 800287a:	6863      	ldr	r3, [r4, #4]
 800287c:	4368      	muls	r0, r5
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	fbb0 f8f3 	udiv	r8, r0, r3
 8002884:	f7ff fa80 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 8002888:	6863      	ldr	r3, [r4, #4]
 800288a:	4368      	muls	r0, r5
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002892:	fbb3 f3f9 	udiv	r3, r3, r9
 8002896:	fb09 8313 	mls	r3, r9, r3, r8
 800289a:	011b      	lsls	r3, r3, #4
 800289c:	3332      	adds	r3, #50	; 0x32
 800289e:	fbb3 f3f9 	udiv	r3, r3, r9
 80028a2:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80028a6:	f7ff fa6f 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 80028aa:	6862      	ldr	r2, [r4, #4]
 80028ac:	4368      	muls	r0, r5
 80028ae:	0092      	lsls	r2, r2, #2
 80028b0:	fbb0 faf2 	udiv	sl, r0, r2
 80028b4:	f7ff fa68 	bl	8001d88 <HAL_RCC_GetPCLK1Freq>
 80028b8:	e7bd      	b.n	8002836 <UART_SetConfig+0x1a6>
 80028ba:	bf00      	nop
 80028bc:	40011000 	.word	0x40011000
 80028c0:	40011400 	.word	0x40011400

080028c4 <HAL_UART_Init>:
{
 80028c4:	b510      	push	{r4, lr}
  if (huart == NULL)
 80028c6:	4604      	mov	r4, r0
 80028c8:	b340      	cbz	r0, 800291c <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80028ca:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80028ce:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80028d2:	b91b      	cbnz	r3, 80028dc <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80028d4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80028d8:	f001 fd7e 	bl	80043d8 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80028dc:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80028de:	2324      	movs	r3, #36	; 0x24
 80028e0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80028e4:	68d3      	ldr	r3, [r2, #12]
 80028e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80028ea:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80028ec:	4620      	mov	r0, r4
 80028ee:	f7ff fecf 	bl	8002690 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028f2:	6823      	ldr	r3, [r4, #0]
 80028f4:	691a      	ldr	r2, [r3, #16]
 80028f6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80028fa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028fc:	695a      	ldr	r2, [r3, #20]
 80028fe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002902:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002904:	68da      	ldr	r2, [r3, #12]
 8002906:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800290a:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800290c:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800290e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002910:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002912:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002916:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800291a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800291c:	2001      	movs	r0, #1
}
 800291e:	bd10      	pop	{r4, pc}

08002920 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8002920:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002924:	2b20      	cmp	r3, #32
 8002926:	d120      	bne.n	800296a <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8002928:	b1e9      	cbz	r1, 8002966 <HAL_UART_Receive_IT+0x46>
 800292a:	b1e2      	cbz	r2, 8002966 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 800292c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002930:	2b01      	cmp	r3, #1
 8002932:	d01a      	beq.n	800296a <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8002934:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8002936:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002938:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800293a:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800293c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800293e:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002942:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8002944:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002946:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8002948:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800294c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8002950:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002952:	6951      	ldr	r1, [r2, #20]
 8002954:	f041 0101 	orr.w	r1, r1, #1
 8002958:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800295a:	68d1      	ldr	r1, [r2, #12]
 800295c:	f041 0120 	orr.w	r1, r1, #32
 8002960:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8002962:	4618      	mov	r0, r3
 8002964:	4770      	bx	lr
      return HAL_ERROR;
 8002966:	2001      	movs	r0, #1
 8002968:	4770      	bx	lr
    return HAL_BUSY;
 800296a:	2002      	movs	r0, #2
}
 800296c:	4770      	bx	lr

0800296e <HAL_UART_TxCpltCallback>:
 800296e:	4770      	bx	lr

08002970 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002970:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002974:	2b22      	cmp	r3, #34	; 0x22
{
 8002976:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002978:	d136      	bne.n	80029e8 <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800297a:	6883      	ldr	r3, [r0, #8]
 800297c:	6901      	ldr	r1, [r0, #16]
 800297e:	6802      	ldr	r2, [r0, #0]
 8002980:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002984:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002986:	d123      	bne.n	80029d0 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002988:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800298a:	b9e9      	cbnz	r1, 80029c8 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800298c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002990:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8002994:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8002996:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002998:	3c01      	subs	r4, #1
 800299a:	b2a4      	uxth	r4, r4
 800299c:	85c4      	strh	r4, [r0, #46]	; 0x2e
 800299e:	b98c      	cbnz	r4, 80029c4 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80029a0:	6803      	ldr	r3, [r0, #0]
 80029a2:	68da      	ldr	r2, [r3, #12]
 80029a4:	f022 0220 	bic.w	r2, r2, #32
 80029a8:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80029aa:	68da      	ldr	r2, [r3, #12]
 80029ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80029b0:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80029b2:	695a      	ldr	r2, [r3, #20]
 80029b4:	f022 0201 	bic.w	r2, r2, #1
 80029b8:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80029ba:	2320      	movs	r3, #32
 80029bc:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 80029c0:	f000 ff66 	bl	8003890 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 80029c4:	2000      	movs	r0, #0
}
 80029c6:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80029c8:	b2d2      	uxtb	r2, r2
 80029ca:	f823 2b01 	strh.w	r2, [r3], #1
 80029ce:	e7e1      	b.n	8002994 <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 80029d0:	b921      	cbnz	r1, 80029dc <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80029d2:	1c59      	adds	r1, r3, #1
 80029d4:	6852      	ldr	r2, [r2, #4]
 80029d6:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80029d8:	701a      	strb	r2, [r3, #0]
 80029da:	e7dc      	b.n	8002996 <UART_Receive_IT+0x26>
 80029dc:	6852      	ldr	r2, [r2, #4]
 80029de:	1c59      	adds	r1, r3, #1
 80029e0:	6281      	str	r1, [r0, #40]	; 0x28
 80029e2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80029e6:	e7f7      	b.n	80029d8 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 80029e8:	2002      	movs	r0, #2
 80029ea:	bd10      	pop	{r4, pc}

080029ec <HAL_UART_ErrorCallback>:
 80029ec:	4770      	bx	lr
	...

080029f0 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80029f0:	6803      	ldr	r3, [r0, #0]
 80029f2:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80029f4:	68d9      	ldr	r1, [r3, #12]
{
 80029f6:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 80029f8:	0716      	lsls	r6, r2, #28
{
 80029fa:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80029fc:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 80029fe:	d107      	bne.n	8002a10 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a00:	0696      	lsls	r6, r2, #26
 8002a02:	d55a      	bpl.n	8002aba <HAL_UART_IRQHandler+0xca>
 8002a04:	068d      	lsls	r5, r1, #26
 8002a06:	d558      	bpl.n	8002aba <HAL_UART_IRQHandler+0xca>
}
 8002a08:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002a0c:	f7ff bfb0 	b.w	8002970 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002a10:	f015 0501 	ands.w	r5, r5, #1
 8002a14:	d102      	bne.n	8002a1c <HAL_UART_IRQHandler+0x2c>
 8002a16:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002a1a:	d04e      	beq.n	8002aba <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002a1c:	07d3      	lsls	r3, r2, #31
 8002a1e:	d505      	bpl.n	8002a2c <HAL_UART_IRQHandler+0x3c>
 8002a20:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002a22:	bf42      	ittt	mi
 8002a24:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8002a26:	f043 0301 	orrmi.w	r3, r3, #1
 8002a2a:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a2c:	0750      	lsls	r0, r2, #29
 8002a2e:	d504      	bpl.n	8002a3a <HAL_UART_IRQHandler+0x4a>
 8002a30:	b11d      	cbz	r5, 8002a3a <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002a32:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002a34:	f043 0302 	orr.w	r3, r3, #2
 8002a38:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a3a:	0793      	lsls	r3, r2, #30
 8002a3c:	d504      	bpl.n	8002a48 <HAL_UART_IRQHandler+0x58>
 8002a3e:	b11d      	cbz	r5, 8002a48 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002a40:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002a42:	f043 0304 	orr.w	r3, r3, #4
 8002a46:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a48:	0716      	lsls	r6, r2, #28
 8002a4a:	d504      	bpl.n	8002a56 <HAL_UART_IRQHandler+0x66>
 8002a4c:	b11d      	cbz	r5, 8002a56 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002a4e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002a50:	f043 0308 	orr.w	r3, r3, #8
 8002a54:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002a56:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d066      	beq.n	8002b2a <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a5c:	0695      	lsls	r5, r2, #26
 8002a5e:	d504      	bpl.n	8002a6a <HAL_UART_IRQHandler+0x7a>
 8002a60:	0688      	lsls	r0, r1, #26
 8002a62:	d502      	bpl.n	8002a6a <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8002a64:	4620      	mov	r0, r4
 8002a66:	f7ff ff83 	bl	8002970 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002a6a:	6823      	ldr	r3, [r4, #0]
 8002a6c:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002a6e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002a70:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8002a72:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002a74:	d402      	bmi.n	8002a7c <HAL_UART_IRQHandler+0x8c>
 8002a76:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002a7a:	d01a      	beq.n	8002ab2 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8002a7c:	f7ff fdfb 	bl	8002676 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a80:	6823      	ldr	r3, [r4, #0]
 8002a82:	695a      	ldr	r2, [r3, #20]
 8002a84:	0652      	lsls	r2, r2, #25
 8002a86:	d510      	bpl.n	8002aaa <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a88:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002a8a:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a90:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002a92:	b150      	cbz	r0, 8002aaa <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002a94:	4b25      	ldr	r3, [pc, #148]	; (8002b2c <HAL_UART_IRQHandler+0x13c>)
 8002a96:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002a98:	f7fe fd7a 	bl	8001590 <HAL_DMA_Abort_IT>
 8002a9c:	2800      	cmp	r0, #0
 8002a9e:	d044      	beq.n	8002b2a <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002aa0:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8002aa2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002aa6:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002aa8:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002aaa:	4620      	mov	r0, r4
 8002aac:	f7ff ff9e 	bl	80029ec <HAL_UART_ErrorCallback>
 8002ab0:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002ab2:	f7ff ff9b 	bl	80029ec <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ab6:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002ab8:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002aba:	0616      	lsls	r6, r2, #24
 8002abc:	d527      	bpl.n	8002b0e <HAL_UART_IRQHandler+0x11e>
 8002abe:	060d      	lsls	r5, r1, #24
 8002ac0:	d525      	bpl.n	8002b0e <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002ac2:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002ac6:	2a21      	cmp	r2, #33	; 0x21
 8002ac8:	d12f      	bne.n	8002b2a <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002aca:	68a2      	ldr	r2, [r4, #8]
 8002acc:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002ad0:	6a22      	ldr	r2, [r4, #32]
 8002ad2:	d117      	bne.n	8002b04 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002ad4:	8811      	ldrh	r1, [r2, #0]
 8002ad6:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002ada:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002adc:	6921      	ldr	r1, [r4, #16]
 8002ade:	b979      	cbnz	r1, 8002b00 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8002ae0:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8002ae2:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8002ae4:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002ae6:	3a01      	subs	r2, #1
 8002ae8:	b292      	uxth	r2, r2
 8002aea:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002aec:	b9ea      	cbnz	r2, 8002b2a <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002aee:	68da      	ldr	r2, [r3, #12]
 8002af0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002af4:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002af6:	68da      	ldr	r2, [r3, #12]
 8002af8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002afc:	60da      	str	r2, [r3, #12]
 8002afe:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8002b00:	3201      	adds	r2, #1
 8002b02:	e7ee      	b.n	8002ae2 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002b04:	1c51      	adds	r1, r2, #1
 8002b06:	6221      	str	r1, [r4, #32]
 8002b08:	7812      	ldrb	r2, [r2, #0]
 8002b0a:	605a      	str	r2, [r3, #4]
 8002b0c:	e7ea      	b.n	8002ae4 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002b0e:	0650      	lsls	r0, r2, #25
 8002b10:	d50b      	bpl.n	8002b2a <HAL_UART_IRQHandler+0x13a>
 8002b12:	064a      	lsls	r2, r1, #25
 8002b14:	d509      	bpl.n	8002b2a <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002b16:	68da      	ldr	r2, [r3, #12]
 8002b18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b1c:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002b1e:	2320      	movs	r3, #32
 8002b20:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002b24:	4620      	mov	r0, r4
 8002b26:	f7ff ff22 	bl	800296e <HAL_UART_TxCpltCallback>
 8002b2a:	bd70      	pop	{r4, r5, r6, pc}
 8002b2c:	08002b31 	.word	0x08002b31

08002b30 <UART_DMAAbortOnError>:
{
 8002b30:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b32:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8002b34:	2300      	movs	r3, #0
 8002b36:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002b38:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002b3a:	f7ff ff57 	bl	80029ec <HAL_UART_ErrorCallback>
 8002b3e:	bd08      	pop	{r3, pc}

08002b40 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002b40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002b44:	680a      	ldr	r2, [r1, #0]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b46:	fa92 f4a2 	rbit	r4, r2

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8002b4a:	f04f 0e01 	mov.w	lr, #1
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002b4e:	fab4 f484 	clz	r4, r4
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002b52:	2503      	movs	r5, #3
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002b54:	270f      	movs	r7, #15
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002b56:	fa32 f304 	lsrs.w	r3, r2, r4
 8002b5a:	d10d      	bne.n	8002b78 <LL_GPIO_Init+0x38>
      }
    }
    pinpos++;
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002b5c:	684b      	ldr	r3, [r1, #4]
 8002b5e:	3b01      	subs	r3, #1
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d806      	bhi.n	8002b72 <LL_GPIO_Init+0x32>
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002b64:	6843      	ldr	r3, [r0, #4]
 8002b66:	68c9      	ldr	r1, [r1, #12]
 8002b68:	ea23 0302 	bic.w	r3, r3, r2
 8002b6c:	434a      	muls	r2, r1
 8002b6e:	431a      	orrs	r2, r3
 8002b70:	6042      	str	r2, [r0, #4]
    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);

  }
  return (SUCCESS);
}
 8002b72:	2000      	movs	r0, #0
 8002b74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8002b78:	fa0e f304 	lsl.w	r3, lr, r4
    if (currentpin)
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	d069      	beq.n	8002c54 <LL_GPIO_Init+0x114>
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002b80:	f8d1 8004 	ldr.w	r8, [r1, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002b84:	f8d0 9000 	ldr.w	r9, [r0]
 8002b88:	fa93 fca3 	rbit	ip, r3
 8002b8c:	fabc fc8c 	clz	ip, ip
 8002b90:	fa93 f6a3 	rbit	r6, r3
 8002b94:	fab6 f686 	clz	r6, r6
 8002b98:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8002b9c:	fa05 fc0c 	lsl.w	ip, r5, ip
 8002ba0:	0076      	lsls	r6, r6, #1
 8002ba2:	ea29 0c0c 	bic.w	ip, r9, ip
 8002ba6:	fa08 f606 	lsl.w	r6, r8, r6
 8002baa:	ea4c 0606 	orr.w	r6, ip, r6
 8002bae:	6006      	str	r6, [r0, #0]
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002bb0:	f108 36ff 	add.w	r6, r8, #4294967295
 8002bb4:	2e01      	cmp	r6, #1
 8002bb6:	d816      	bhi.n	8002be6 <LL_GPIO_Init+0xa6>
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8002bb8:	6886      	ldr	r6, [r0, #8]
 8002bba:	fa93 fca3 	rbit	ip, r3
 8002bbe:	fabc fc8c 	clz	ip, ip
 8002bc2:	fa93 f9a3 	rbit	r9, r3
 8002bc6:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8002bca:	fa05 fc0c 	lsl.w	ip, r5, ip
 8002bce:	ea26 0c0c 	bic.w	ip, r6, ip
 8002bd2:	fab9 f989 	clz	r9, r9
 8002bd6:	688e      	ldr	r6, [r1, #8]
 8002bd8:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8002bdc:	fa06 f609 	lsl.w	r6, r6, r9
 8002be0:	ea4c 0606 	orr.w	r6, ip, r6
 8002be4:	6086      	str	r6, [r0, #8]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002be6:	68c6      	ldr	r6, [r0, #12]
 8002be8:	fa93 fca3 	rbit	ip, r3
 8002bec:	fabc fc8c 	clz	ip, ip
 8002bf0:	fa93 f9a3 	rbit	r9, r3
 8002bf4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8002bf8:	fa05 fc0c 	lsl.w	ip, r5, ip
 8002bfc:	ea26 0c0c 	bic.w	ip, r6, ip
 8002c00:	fab9 f989 	clz	r9, r9
 8002c04:	690e      	ldr	r6, [r1, #16]
 8002c06:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8002c0a:	fa06 f609 	lsl.w	r6, r6, r9
 8002c0e:	ea4c 0606 	orr.w	r6, ip, r6
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002c12:	f1b8 0f02 	cmp.w	r8, #2
 8002c16:	60c6      	str	r6, [r0, #12]
 8002c18:	d11c      	bne.n	8002c54 <LL_GPIO_Init+0x114>
 8002c1a:	fa93 f6a3 	rbit	r6, r3
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8002c1e:	fab6 f686 	clz	r6, r6
 8002c22:	2e07      	cmp	r6, #7
 8002c24:	f8d1 c014 	ldr.w	ip, [r1, #20]
 8002c28:	dc16      	bgt.n	8002c58 <LL_GPIO_Init+0x118>
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002c2a:	f8d0 8020 	ldr.w	r8, [r0, #32]
 8002c2e:	fa93 f6a3 	rbit	r6, r3
 8002c32:	fab6 f686 	clz	r6, r6
 8002c36:	fa93 f3a3 	rbit	r3, r3
 8002c3a:	fab3 f383 	clz	r3, r3
 8002c3e:	00b6      	lsls	r6, r6, #2
 8002c40:	fa07 f606 	lsl.w	r6, r7, r6
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	ea28 0606 	bic.w	r6, r8, r6
 8002c4a:	fa0c fc03 	lsl.w	ip, ip, r3
 8002c4e:	ea46 060c 	orr.w	r6, r6, ip
 8002c52:	6206      	str	r6, [r0, #32]
    pinpos++;
 8002c54:	3401      	adds	r4, #1
 8002c56:	e77e      	b.n	8002b56 <LL_GPIO_Init+0x16>
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002c58:	f8d0 8024 	ldr.w	r8, [r0, #36]	; 0x24
 8002c5c:	0a1b      	lsrs	r3, r3, #8
 8002c5e:	fa93 f6a3 	rbit	r6, r3
 8002c62:	fab6 f686 	clz	r6, r6
 8002c66:	fa93 f3a3 	rbit	r3, r3
 8002c6a:	fab3 f383 	clz	r3, r3
 8002c6e:	00b6      	lsls	r6, r6, #2
 8002c70:	fa07 f606 	lsl.w	r6, r7, r6
 8002c74:	009b      	lsls	r3, r3, #2
 8002c76:	ea28 0606 	bic.w	r6, r8, r6
 8002c7a:	fa0c f303 	lsl.w	r3, ip, r3
 8002c7e:	4333      	orrs	r3, r6
 8002c80:	6243      	str	r3, [r0, #36]	; 0x24
 8002c82:	e7e7      	b.n	8002c54 <LL_GPIO_Init+0x114>

08002c84 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8002c84:	6802      	ldr	r2, [r0, #0]
 8002c86:	f012 0240 	ands.w	r2, r2, #64	; 0x40
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8002c8a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c8c:	4604      	mov	r4, r0
 8002c8e:	d005      	beq.n	8002c9c <LL_SPI_Init+0x18>
  ErrorStatus status = ERROR;
 8002c90:	2001      	movs	r0, #1
    }
    status = SUCCESS;
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002c92:	69e3      	ldr	r3, [r4, #28]
 8002c94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002c98:	61e3      	str	r3, [r4, #28]
  return status;
}
 8002c9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    MODIFY_REG(SPIx->CR1,
 8002c9c:	e891 0088 	ldmia.w	r1, {r3, r7}
 8002ca0:	433b      	orrs	r3, r7
 8002ca2:	688f      	ldr	r7, [r1, #8]
 8002ca4:	694d      	ldr	r5, [r1, #20]
 8002ca6:	6806      	ldr	r6, [r0, #0]
 8002ca8:	6a08      	ldr	r0, [r1, #32]
 8002caa:	433b      	orrs	r3, r7
 8002cac:	68cf      	ldr	r7, [r1, #12]
 8002cae:	433b      	orrs	r3, r7
 8002cb0:	690f      	ldr	r7, [r1, #16]
 8002cb2:	433b      	orrs	r3, r7
 8002cb4:	698f      	ldr	r7, [r1, #24]
 8002cb6:	432b      	orrs	r3, r5
 8002cb8:	433b      	orrs	r3, r7
 8002cba:	69cf      	ldr	r7, [r1, #28]
 8002cbc:	f426 467f 	bic.w	r6, r6, #65280	; 0xff00
 8002cc0:	433b      	orrs	r3, r7
 8002cc2:	4303      	orrs	r3, r0
 8002cc4:	f026 06bf 	bic.w	r6, r6, #191	; 0xbf
 8002cc8:	4333      	orrs	r3, r6
 8002cca:	6023      	str	r3, [r4, #0]
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8002ccc:	6863      	ldr	r3, [r4, #4]
 8002cce:	f023 0304 	bic.w	r3, r3, #4
 8002cd2:	ea43 4515 	orr.w	r5, r3, r5, lsr #16
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8002cd6:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8002cda:	6065      	str	r5, [r4, #4]
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8002cdc:	d101      	bne.n	8002ce2 <LL_SPI_Init+0x5e>
 8002cde:	8c8b      	ldrh	r3, [r1, #36]	; 0x24
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8002ce0:	6123      	str	r3, [r4, #16]
    status = SUCCESS;
 8002ce2:	4610      	mov	r0, r2
 8002ce4:	e7d5      	b.n	8002c92 <LL_SPI_Init+0xe>
	...

08002ce8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002ce8:	b530      	push	{r4, r5, lr}
 8002cea:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 8002cec:	2210      	movs	r2, #16
 8002cee:	2100      	movs	r1, #0
 8002cf0:	4668      	mov	r0, sp
 8002cf2:	f001 fc05 	bl	8004500 <memset>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8002cf6:	4837      	ldr	r0, [pc, #220]	; (8002dd4 <MX_ADC1_Init+0xec>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002cf8:	4a37      	ldr	r2, [pc, #220]	; (8002dd8 <MX_ADC1_Init+0xf0>)
 8002cfa:	2500      	movs	r5, #0
 8002cfc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d00:	e880 002c 	stmia.w	r0, {r2, r3, r5}
  hadc1.Init.ScanConvMode = ENABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002d04:	4b35      	ldr	r3, [pc, #212]	; (8002ddc <MX_ADC1_Init+0xf4>)
 8002d06:	6283      	str	r3, [r0, #40]	; 0x28
  hadc1.Init.ScanConvMode = ENABLE;
 8002d08:	2401      	movs	r4, #1
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 8;
 8002d0a:	2308      	movs	r3, #8
  hadc1.Init.ScanConvMode = ENABLE;
 8002d0c:	6104      	str	r4, [r0, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002d0e:	7604      	strb	r4, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002d10:	f880 5020 	strb.w	r5, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002d14:	62c5      	str	r5, [r0, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002d16:	60c5      	str	r5, [r0, #12]
  hadc1.Init.NbrOfConversion = 8;
 8002d18:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002d1a:	f880 4030 	strb.w	r4, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002d1e:	6144      	str	r4, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002d20:	f7fe f8e0 	bl	8000ee4 <HAL_ADC_Init>
 8002d24:	b108      	cbz	r0, 8002d2a <MX_ADC1_Init+0x42>
  {
    Error_Handler();
 8002d26:	f000 feb3 	bl	8003a90 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8002d2a:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d2c:	4669      	mov	r1, sp
 8002d2e:	4829      	ldr	r0, [pc, #164]	; (8002dd4 <MX_ADC1_Init+0xec>)
  sConfig.Channel = ADC_CHANNEL_0;
 8002d30:	9500      	str	r5, [sp, #0]
  sConfig.Rank = 1;
 8002d32:	9401      	str	r4, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8002d34:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d36:	f7fe fa59 	bl	80011ec <HAL_ADC_ConfigChannel>
 8002d3a:	b108      	cbz	r0, 8002d40 <MX_ADC1_Init+0x58>
  {
    Error_Handler();
 8002d3c:	f000 fea8 	bl	8003a90 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = 2;
 8002d40:	2301      	movs	r3, #1
 8002d42:	2402      	movs	r4, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d44:	4669      	mov	r1, sp
 8002d46:	4823      	ldr	r0, [pc, #140]	; (8002dd4 <MX_ADC1_Init+0xec>)
  sConfig.Rank = 2;
 8002d48:	e88d 0018 	stmia.w	sp, {r3, r4}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d4c:	f7fe fa4e 	bl	80011ec <HAL_ADC_ConfigChannel>
 8002d50:	b108      	cbz	r0, 8002d56 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002d52:	f000 fe9d 	bl	8003a90 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002d56:	9400      	str	r4, [sp, #0]
  sConfig.Rank = 3;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d58:	4669      	mov	r1, sp
  sConfig.Rank = 3;
 8002d5a:	2403      	movs	r4, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d5c:	481d      	ldr	r0, [pc, #116]	; (8002dd4 <MX_ADC1_Init+0xec>)
  sConfig.Rank = 3;
 8002d5e:	9401      	str	r4, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d60:	f7fe fa44 	bl	80011ec <HAL_ADC_ConfigChannel>
 8002d64:	b108      	cbz	r0, 8002d6a <MX_ADC1_Init+0x82>
  {
    Error_Handler();
 8002d66:	f000 fe93 	bl	8003a90 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002d6a:	9400      	str	r4, [sp, #0]
  sConfig.Rank = 4;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d6c:	4669      	mov	r1, sp
  sConfig.Rank = 4;
 8002d6e:	2404      	movs	r4, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d70:	4818      	ldr	r0, [pc, #96]	; (8002dd4 <MX_ADC1_Init+0xec>)
  sConfig.Rank = 4;
 8002d72:	9401      	str	r4, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d74:	f7fe fa3a 	bl	80011ec <HAL_ADC_ConfigChannel>
 8002d78:	b108      	cbz	r0, 8002d7e <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8002d7a:	f000 fe89 	bl	8003a90 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002d7e:	9400      	str	r4, [sp, #0]
  sConfig.Rank = 5;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d80:	4669      	mov	r1, sp
  sConfig.Rank = 5;
 8002d82:	2405      	movs	r4, #5
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d84:	4813      	ldr	r0, [pc, #76]	; (8002dd4 <MX_ADC1_Init+0xec>)
  sConfig.Rank = 5;
 8002d86:	9401      	str	r4, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d88:	f7fe fa30 	bl	80011ec <HAL_ADC_ConfigChannel>
 8002d8c:	b108      	cbz	r0, 8002d92 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8002d8e:	f000 fe7f 	bl	8003a90 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002d92:	9400      	str	r4, [sp, #0]
  sConfig.Rank = 6;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d94:	4669      	mov	r1, sp
  sConfig.Rank = 6;
 8002d96:	2406      	movs	r4, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d98:	480e      	ldr	r0, [pc, #56]	; (8002dd4 <MX_ADC1_Init+0xec>)
  sConfig.Rank = 6;
 8002d9a:	9401      	str	r4, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d9c:	f7fe fa26 	bl	80011ec <HAL_ADC_ConfigChannel>
 8002da0:	b108      	cbz	r0, 8002da6 <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 8002da2:	f000 fe75 	bl	8003a90 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002da6:	9400      	str	r4, [sp, #0]
  sConfig.Rank = 7;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002da8:	4669      	mov	r1, sp
  sConfig.Rank = 7;
 8002daa:	2407      	movs	r4, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002dac:	4809      	ldr	r0, [pc, #36]	; (8002dd4 <MX_ADC1_Init+0xec>)
  sConfig.Rank = 7;
 8002dae:	9401      	str	r4, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002db0:	f7fe fa1c 	bl	80011ec <HAL_ADC_ConfigChannel>
 8002db4:	b108      	cbz	r0, 8002dba <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8002db6:	f000 fe6b 	bl	8003a90 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_7;
  sConfig.Rank = 8;
 8002dba:	2308      	movs	r3, #8
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002dbc:	4669      	mov	r1, sp
 8002dbe:	4805      	ldr	r0, [pc, #20]	; (8002dd4 <MX_ADC1_Init+0xec>)
  sConfig.Channel = ADC_CHANNEL_7;
 8002dc0:	9400      	str	r4, [sp, #0]
  sConfig.Rank = 8;
 8002dc2:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002dc4:	f7fe fa12 	bl	80011ec <HAL_ADC_ConfigChannel>
 8002dc8:	b108      	cbz	r0, 8002dce <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8002dca:	f000 fe61 	bl	8003a90 <Error_Handler>
  }

}
 8002dce:	b005      	add	sp, #20
 8002dd0:	bd30      	pop	{r4, r5, pc}
 8002dd2:	bf00      	nop
 8002dd4:	200000dc 	.word	0x200000dc
 8002dd8:	40012000 	.word	0x40012000
 8002ddc:	0f000001 	.word	0x0f000001

08002de0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002de0:	b570      	push	{r4, r5, r6, lr}
 8002de2:	4606      	mov	r6, r0
 8002de4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002de6:	2214      	movs	r2, #20
 8002de8:	2100      	movs	r1, #0
 8002dea:	a803      	add	r0, sp, #12
 8002dec:	f001 fb88 	bl	8004500 <memset>
  if(adcHandle->Instance==ADC1)
 8002df0:	6832      	ldr	r2, [r6, #0]
 8002df2:	4b20      	ldr	r3, [pc, #128]	; (8002e74 <HAL_ADC_MspInit+0x94>)
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d13a      	bne.n	8002e6e <HAL_ADC_MspInit+0x8e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002df8:	2500      	movs	r5, #0
 8002dfa:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8002dfe:	9501      	str	r5, [sp, #4]
 8002e00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e02:	481d      	ldr	r0, [pc, #116]	; (8002e78 <HAL_ADC_MspInit+0x98>)

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002e04:	4c1d      	ldr	r4, [pc, #116]	; (8002e7c <HAL_ADC_MspInit+0x9c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002e06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e0a:	645a      	str	r2, [r3, #68]	; 0x44
 8002e0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e0e:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8002e12:	9201      	str	r2, [sp, #4]
 8002e14:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e16:	9502      	str	r5, [sp, #8]
 8002e18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e1a:	f042 0201 	orr.w	r2, r2, #1
 8002e1e:	631a      	str	r2, [r3, #48]	; 0x30
 8002e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e22:	f003 0301 	and.w	r3, r3, #1
 8002e26:	9302      	str	r3, [sp, #8]
 8002e28:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8002e2a:	23ff      	movs	r3, #255	; 0xff
 8002e2c:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e2e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e30:	2303      	movs	r3, #3
 8002e32:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e34:	f7fe fc78 	bl	8001728 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8002e38:	4b11      	ldr	r3, [pc, #68]	; (8002e80 <HAL_ADC_MspInit+0xa0>)
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e3a:	60a5      	str	r5, [r4, #8]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002e3c:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002e40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e44:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002e46:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002e4a:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002e4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e50:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002e52:	4620      	mov	r0, r4
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002e54:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e58:	60e5      	str	r5, [r4, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002e5a:	61e3      	str	r3, [r4, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002e5c:	6225      	str	r5, [r4, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e5e:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002e60:	f7fe fada 	bl	8001418 <HAL_DMA_Init>
 8002e64:	b108      	cbz	r0, 8002e6a <HAL_ADC_MspInit+0x8a>
    {
      Error_Handler();
 8002e66:	f000 fe13 	bl	8003a90 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8002e6a:	63b4      	str	r4, [r6, #56]	; 0x38
 8002e6c:	63a6      	str	r6, [r4, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002e6e:	b008      	add	sp, #32
 8002e70:	bd70      	pop	{r4, r5, r6, pc}
 8002e72:	bf00      	nop
 8002e74:	40012000 	.word	0x40012000
 8002e78:	40020000 	.word	0x40020000
 8002e7c:	20000124 	.word	0x20000124
 8002e80:	40026410 	.word	0x40026410

08002e84 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8002e84:	b507      	push	{r0, r1, r2, lr}

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002e86:	4b0b      	ldr	r3, [pc, #44]	; (8002eb4 <MX_DMA_Init+0x30>)
 8002e88:	2200      	movs	r2, #0
 8002e8a:	9201      	str	r2, [sp, #4]
 8002e8c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e8e:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 8002e92:	6319      	str	r1, [r3, #48]	; 0x30
 8002e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e9a:	9301      	str	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002e9c:	4611      	mov	r1, r2
 8002e9e:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002ea0:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002ea2:	f7fe fa4b 	bl	800133c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002ea6:	2038      	movs	r0, #56	; 0x38
 8002ea8:	f7fe fa7c 	bl	80013a4 <HAL_NVIC_EnableIRQ>

}
 8002eac:	b003      	add	sp, #12
 8002eae:	f85d fb04 	ldr.w	pc, [sp], #4
 8002eb2:	bf00      	nop
 8002eb4:	40023800 	.word	0x40023800

08002eb8 <LL_AHB1_GRP1_EnableClock>:
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002eb8:	4b05      	ldr	r3, [pc, #20]	; (8002ed0 <LL_AHB1_GRP1_EnableClock+0x18>)
 8002eba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ebc:	4302      	orrs	r2, r0
 8002ebe:	631a      	str	r2, [r3, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
{
 8002ec2:	b082      	sub	sp, #8
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002ec4:	4018      	ands	r0, r3
 8002ec6:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 8002ec8:	9b01      	ldr	r3, [sp, #4]
}
 8002eca:	b002      	add	sp, #8
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	40023800 	.word	0x40023800

08002ed4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ed8:	b086      	sub	sp, #24

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eda:	2218      	movs	r2, #24
 8002edc:	2100      	movs	r1, #0
 8002ede:	4668      	mov	r0, sp
 8002ee0:	f001 fb0e 	bl	8004500 <memset>

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 8002ee4:	2010      	movs	r0, #16
 8002ee6:	f7ff ffe7 	bl	8002eb8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 8002eea:	2020      	movs	r0, #32
 8002eec:	f7ff ffe4 	bl	8002eb8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8002ef0:	2080      	movs	r0, #128	; 0x80
 8002ef2:	f7ff ffe1 	bl	8002eb8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002ef6:	2001      	movs	r0, #1
 8002ef8:	f7ff ffde 	bl	8002eb8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002efc:	2002      	movs	r0, #2
 8002efe:	f7ff ffdb 	bl	8002eb8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8002f02:	2008      	movs	r0, #8
 8002f04:	f7ff ffd8 	bl	8002eb8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOG);
 8002f08:	2040      	movs	r0, #64	; 0x40
 8002f0a:	f7ff ffd5 	bl	8002eb8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002f0e:	2004      	movs	r0, #4
 8002f10:	f7ff ffd2 	bl	8002eb8 <LL_AHB1_GRP1_EnableClock>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002f14:	483d      	ldr	r0, [pc, #244]	; (800300c <MX_GPIO_Init+0x138>)
 8002f16:	f8df a100 	ldr.w	sl, [pc, #256]	; 8003018 <MX_GPIO_Init+0x144>
 8002f1a:	4e3d      	ldr	r6, [pc, #244]	; (8003010 <MX_GPIO_Init+0x13c>)
 8002f1c:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 800301c <MX_GPIO_Init+0x148>
 8002f20:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 8003020 <MX_GPIO_Init+0x14c>
 8002f24:	4f3b      	ldr	r7, [pc, #236]	; (8003014 <MX_GPIO_Init+0x140>)
 8002f26:	f44f 137c 	mov.w	r3, #4128768	; 0x3f0000
 8002f2a:	6183      	str	r3, [r0, #24]
 8002f2c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002f30:	f8ca 3018 	str.w	r3, [sl, #24]
 8002f34:	f04f 73f0 	mov.w	r3, #31457280	; 0x1e00000
 8002f38:	61b3      	str	r3, [r6, #24]
 8002f3a:	f04f 53f0 	mov.w	r3, #503316480	; 0x1e000000
 8002f3e:	f8c8 3018 	str.w	r3, [r8, #24]
 8002f42:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f46:	f8c9 3018 	str.w	r3, [r9, #24]
 8002f4a:	f44f 13b8 	mov.w	r3, #1507328	; 0x170000

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3 
                          |LL_GPIO_PIN_4|LL_GPIO_PIN_5;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002f4e:	2400      	movs	r4, #0
 8002f50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002f52:	2501      	movs	r5, #1
 8002f54:	233f      	movs	r3, #63	; 0x3f
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002f56:	4669      	mov	r1, sp
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002f58:	e88d 0028 	stmia.w	sp, {r3, r5}
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002f5c:	9402      	str	r4, [sp, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f5e:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f60:	9404      	str	r4, [sp, #16]
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002f62:	f7ff fded 	bl	8002b40 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 8002f66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8002f6a:	4669      	mov	r1, sp
 8002f6c:	4650      	mov	r0, sl
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002f6e:	e88d 0028 	stmia.w	sp, {r3, r5}
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002f72:	9402      	str	r4, [sp, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f74:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f76:	9404      	str	r4, [sp, #16]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8002f78:	f7ff fde2 	bl	8002b40 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LMotorINB_Pin|LMotorINA_Pin|RMotorINB_Pin|RMotorINA_Pin;
 8002f7c:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002f80:	4669      	mov	r1, sp
 8002f82:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002f84:	e88d 0028 	stmia.w	sp, {r3, r5}

  /**/
  GPIO_InitStruct.Pin = INT_Pin;
 8002f88:	f44f 7a80 	mov.w	sl, #256	; 0x100
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002f8c:	9402      	str	r4, [sp, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002f8e:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002f90:	9404      	str	r4, [sp, #16]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002f92:	f7ff fdd5 	bl	8002b40 <LL_GPIO_Init>
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 8002f96:	4669      	mov	r1, sp
 8002f98:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = INT_Pin;
 8002f9a:	f8cd a000 	str.w	sl, [sp]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002f9e:	9401      	str	r4, [sp, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002fa0:	9404      	str	r4, [sp, #16]
  LL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 8002fa2:	f7ff fdcd 	bl	8002b40 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin|BRValv_Pin|BLValv_Pin|MRValv_Pin;
 8002fa6:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002faa:	4669      	mov	r1, sp
 8002fac:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002fae:	e88d 0028 	stmia.w	sp, {r3, r5}
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002fb2:	9402      	str	r4, [sp, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002fb4:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002fb6:	9404      	str	r4, [sp, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fb8:	f7ff fdc2 	bl	8002b40 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = PS0_WAKE_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(PS0_WAKE_GPIO_Port, &GPIO_InitStruct);
 8002fbc:	4669      	mov	r1, sp
 8002fbe:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = PS0_WAKE_Pin;
 8002fc0:	f8cd a000 	str.w	sl, [sp]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002fc4:	9501      	str	r5, [sp, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002fc6:	9402      	str	r4, [sp, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002fc8:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002fca:	9404      	str	r4, [sp, #16]
  LL_GPIO_Init(PS0_WAKE_GPIO_Port, &GPIO_InitStruct);
 8002fcc:	f7ff fdb8 	bl	8002b40 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MLValv_Pin|FRValv_Pin|FLValv_Pin|MValv_Pin;
 8002fd0:	2317      	movs	r3, #23
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fd2:	4669      	mov	r1, sp
 8002fd4:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002fd6:	e88d 0028 	stmia.w	sp, {r3, r5}
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002fda:	9402      	str	r4, [sp, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002fdc:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002fde:	9404      	str	r4, [sp, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fe0:	f7ff fdae 	bl	8002b40 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = ModeControl_Pin;
 8002fe4:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(ModeControl_GPIO_Port, &GPIO_InitStruct);
 8002fe6:	4669      	mov	r1, sp
 8002fe8:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002fea:	e88d 0018 	stmia.w	sp, {r3, r4}
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002fee:	9404      	str	r4, [sp, #16]
  LL_GPIO_Init(ModeControl_GPIO_Port, &GPIO_InitStruct);
 8002ff0:	f7ff fda6 	bl	8002b40 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RProx_Pin|LProx_Pin;
 8002ff4:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002ff8:	4669      	mov	r1, sp
 8002ffa:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002ffc:	e88d 0018 	stmia.w	sp, {r3, r4}
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003000:	9404      	str	r4, [sp, #16]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003002:	f7ff fd9d 	bl	8002b40 <LL_GPIO_Init>

}
 8003006:	b006      	add	sp, #24
 8003008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800300c:	40021400 	.word	0x40021400
 8003010:	40021800 	.word	0x40021800
 8003014:	40020c00 	.word	0x40020c00
 8003018:	40020400 	.word	0x40020400
 800301c:	40020800 	.word	0x40020800
 8003020:	40020000 	.word	0x40020000

08003024 <_write>:
void Solenoid_init();
void Rstep();
void Lstep();
void Allstep();
void Stop();
int _write(int file, unsigned char* p, int len) {
 8003024:	b510      	push	{r4, lr}
	//HAL_UART_Transmit(&huart1, p, len, 10);
	int i;
	for (i = 0; i < len; i++)
 8003026:	2300      	movs	r3, #0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003028:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 800302c:	4293      	cmp	r3, r2
 800302e:	db01      	blt.n	8003034 <_write+0x10>
		ITM_SendChar(*p++);
	return len;
}
 8003030:	4610      	mov	r0, r2
 8003032:	bd10      	pop	{r4, pc}
 8003034:	f8d4 0e80 	ldr.w	r0, [r4, #3712]	; 0xe80
 8003038:	07c0      	lsls	r0, r0, #31
 800303a:	d503      	bpl.n	8003044 <_write+0x20>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800303c:	f8d4 0e00 	ldr.w	r0, [r4, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003040:	07c0      	lsls	r0, r0, #31
 8003042:	d402      	bmi.n	800304a <_write+0x26>
	for (i = 0; i < len; i++)
 8003044:	3301      	adds	r3, #1
 8003046:	e7f1      	b.n	800302c <_write+0x8>
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
 8003048:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800304a:	6820      	ldr	r0, [r4, #0]
 800304c:	2800      	cmp	r0, #0
 800304e:	d0fb      	beq.n	8003048 <_write+0x24>
		ITM_SendChar(*p++);
 8003050:	5cc8      	ldrb	r0, [r1, r3]
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8003052:	7020      	strb	r0, [r4, #0]
 8003054:	e7f6      	b.n	8003044 <_write+0x20>
	...

08003058 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8003058:	b530      	push	{r4, r5, lr}
 800305a:	b095      	sub	sp, #84	; 0x54
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800305c:	2230      	movs	r2, #48	; 0x30
 800305e:	2100      	movs	r1, #0
 8003060:	a808      	add	r0, sp, #32
 8003062:	f001 fa4d 	bl	8004500 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8003066:	2100      	movs	r1, #0
 8003068:	2214      	movs	r2, #20
 800306a:	a803      	add	r0, sp, #12
 800306c:	f001 fa48 	bl	8004500 <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
 8003070:	2400      	movs	r4, #0
 8003072:	4b1c      	ldr	r3, [pc, #112]	; (80030e4 <SystemClock_Config+0x8c>)
 8003074:	9401      	str	r4, [sp, #4]
 8003076:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003078:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800307c:	641a      	str	r2, [r3, #64]	; 0x40
 800307e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003080:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003084:	9301      	str	r3, [sp, #4]
 8003086:	9b01      	ldr	r3, [sp, #4]
	;
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003088:	4b17      	ldr	r3, [pc, #92]	; (80030e8 <SystemClock_Config+0x90>)
 800308a:	9402      	str	r4, [sp, #8]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003092:	601a      	str	r2, [r3, #0]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800309a:	9302      	str	r3, [sp, #8]
 800309c:	9b02      	ldr	r3, [sp, #8]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800309e:	2301      	movs	r3, #1
 80030a0:	9308      	str	r3, [sp, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80030a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80030a6:	9309      	str	r3, [sp, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80030a8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80030ac:	2502      	movs	r5, #2
	RCC_OscInitStruct.PLL.PLLM = 4;
	RCC_OscInitStruct.PLL.PLLN = 168;
 80030ae:	22a8      	movs	r2, #168	; 0xa8
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80030b0:	930f      	str	r3, [sp, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
	RCC_OscInitStruct.PLL.PLLQ = 4;
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80030b2:	a808      	add	r0, sp, #32
	RCC_OscInitStruct.PLL.PLLM = 4;
 80030b4:	2304      	movs	r3, #4
 80030b6:	9310      	str	r3, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 80030b8:	9211      	str	r2, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80030ba:	9313      	str	r3, [sp, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80030bc:	950e      	str	r5, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80030be:	9512      	str	r5, [sp, #72]	; 0x48
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80030c0:	f7fe fc18 	bl	80018f4 <HAL_RCC_OscConfig>
		Error_Handler();
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80030c4:	230f      	movs	r3, #15
 80030c6:	9303      	str	r3, [sp, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80030c8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80030cc:	9306      	str	r3, [sp, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80030ce:	2105      	movs	r1, #5
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80030d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80030d4:	a803      	add	r0, sp, #12
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030d6:	9504      	str	r5, [sp, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030d8:	9405      	str	r4, [sp, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80030da:	9307      	str	r3, [sp, #28]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80030dc:	f7fe fdba 	bl	8001c54 <HAL_RCC_ClockConfig>
		Error_Handler();
	}
}
 80030e0:	b015      	add	sp, #84	; 0x54
 80030e2:	bd30      	pop	{r4, r5, pc}
 80030e4:	40023800 	.word	0x40023800
 80030e8:	40007000 	.word	0x40007000

080030ec <normal_set>:
  WRITE_REG(GPIOx->BSRR, PinMask);
 80030ec:	4b06      	ldr	r3, [pc, #24]	; (8003108 <normal_set+0x1c>)
 80030ee:	2220      	movs	r2, #32
 80030f0:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80030f2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80030f6:	619a      	str	r2, [r3, #24]
 80030f8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80030fc:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80030fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003102:	619a      	str	r2, [r3, #24]
 8003104:	4770      	bx	lr
 8003106:	bf00      	nop
 8003108:	40021800 	.word	0x40021800

0800310c <Lrotation_set>:
 800310c:	4b05      	ldr	r3, [pc, #20]	; (8003124 <Lrotation_set+0x18>)
 800310e:	2220      	movs	r2, #32
 8003110:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8003112:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8003116:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003118:	2280      	movs	r2, #128	; 0x80
 800311a:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800311c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003120:	619a      	str	r2, [r3, #24]
 8003122:	4770      	bx	lr
 8003124:	40021800 	.word	0x40021800

08003128 <Rrotation_set>:
 8003128:	4b06      	ldr	r3, [pc, #24]	; (8003144 <Rrotation_set+0x1c>)
 800312a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800312e:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003130:	2240      	movs	r2, #64	; 0x40
 8003132:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8003134:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003138:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800313a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800313e:	619a      	str	r2, [r3, #24]
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	40021800 	.word	0x40021800

08003148 <Stop>:
 8003148:	4b05      	ldr	r3, [pc, #20]	; (8003160 <Stop+0x18>)
 800314a:	2220      	movs	r2, #32
 800314c:	619a      	str	r2, [r3, #24]
 800314e:	2240      	movs	r2, #64	; 0x40
 8003150:	619a      	str	r2, [r3, #24]
 8003152:	2280      	movs	r2, #128	; 0x80
 8003154:	619a      	str	r2, [r3, #24]
 8003156:	f44f 7280 	mov.w	r2, #256	; 0x100
 800315a:	619a      	str	r2, [r3, #24]
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	40021800 	.word	0x40021800

08003164 <Solenoid_init>:
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8003164:	4b0d      	ldr	r3, [pc, #52]	; (800319c <Solenoid_init+0x38>)
 8003166:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800316a:	619a      	str	r2, [r3, #24]
 800316c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003170:	619a      	str	r2, [r3, #24]
 8003172:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003176:	619a      	str	r2, [r3, #24]
 8003178:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800317c:	f502 3284 	add.w	r2, r2, #67584	; 0x10800
 8003180:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
 8003184:	6191      	str	r1, [r2, #24]
 8003186:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 800318a:	6191      	str	r1, [r2, #24]
 800318c:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8003190:	6191      	str	r1, [r2, #24]
 8003192:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003196:	619a      	str	r2, [r3, #24]
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	40020c00 	.word	0x40020c00

080031a0 <Rstep>:
 80031a0:	4b0a      	ldr	r3, [pc, #40]	; (80031cc <Rstep+0x2c>)
 80031a2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80031a6:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80031a8:	2202      	movs	r2, #2
 80031aa:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80031ac:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80031b0:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80031b2:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80031b6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80031ba:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80031bc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80031c0:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80031c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80031c6:	619a      	str	r2, [r3, #24]
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	40020c00 	.word	0x40020c00

080031d0 <Lstep>:
 80031d0:	4b09      	ldr	r3, [pc, #36]	; (80031f8 <Lstep+0x28>)
 80031d2:	2204      	movs	r2, #4
 80031d4:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80031d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80031da:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80031dc:	2201      	movs	r2, #1
 80031de:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80031e0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80031e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031e8:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80031ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80031ee:	619a      	str	r2, [r3, #24]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80031f0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80031f4:	619a      	str	r2, [r3, #24]
 80031f6:	4770      	bx	lr
 80031f8:	40020c00 	.word	0x40020c00

080031fc <Allstep>:
  WRITE_REG(GPIOx->BSRR, PinMask);
 80031fc:	4b09      	ldr	r3, [pc, #36]	; (8003224 <Allstep+0x28>)
 80031fe:	2204      	movs	r2, #4
 8003200:	619a      	str	r2, [r3, #24]
 8003202:	2202      	movs	r2, #2
 8003204:	619a      	str	r2, [r3, #24]
 8003206:	2201      	movs	r2, #1
 8003208:	619a      	str	r2, [r3, #24]
 800320a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800320e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003212:	619a      	str	r2, [r3, #24]
 8003214:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003218:	619a      	str	r2, [r3, #24]
 800321a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800321e:	619a      	str	r2, [r3, #24]
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	40020c00 	.word	0x40020c00

08003228 <main>:
int main(void) {
 8003228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800322c:	ed2d 8b02 	vpush	{d8}
 8003230:	b083      	sub	sp, #12
	HAL_Init();
 8003232:	f7fd fe2b 	bl	8000e8c <HAL_Init>
	HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 8003236:	4cae      	ldr	r4, [pc, #696]	; (80034f0 <main+0x2c8>)
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8003238:	4dae      	ldr	r5, [pc, #696]	; (80034f4 <main+0x2cc>)
	SystemClock_Config();
 800323a:	f7ff ff0d 	bl	8003058 <SystemClock_Config>
	MX_GPIO_Init();
 800323e:	f7ff fe49 	bl	8002ed4 <MX_GPIO_Init>
	MX_DMA_Init();
 8003242:	f7ff fe1f 	bl	8002e84 <MX_DMA_Init>
	MX_SPI2_Init();
 8003246:	f000 fc25 	bl	8003a94 <MX_SPI2_Init>
	MX_TIM2_Init();
 800324a:	f000 fd7d 	bl	8003d48 <MX_TIM2_Init>
	MX_TIM3_Init();
 800324e:	f000 fdd9 	bl	8003e04 <MX_TIM3_Init>
	MX_TIM4_Init();
 8003252:	f000 fe07 	bl	8003e64 <MX_TIM4_Init>
	MX_TIM7_Init();
 8003256:	f000 fe35 	bl	8003ec4 <MX_TIM7_Init>
	MX_TIM1_Init();
 800325a:	f000 fd15 	bl	8003c88 <MX_TIM1_Init>
	MX_ADC1_Init();
 800325e:	f7ff fd43 	bl	8002ce8 <MX_ADC1_Init>
	MX_TIM9_Init();
 8003262:	f000 fff9 	bl	8004258 <MX_TIM9_Init>
	MX_TIM13_Init();
 8003266:	f001 f865 	bl	8004334 <MX_TIM13_Init>
	MX_TIM11_Init();
 800326a:	f001 f82d 	bl	80042c8 <MX_TIM11_Init>
	MX_USART1_UART_Init();
 800326e:	f001 f897 	bl	80043a0 <MX_USART1_UART_Init>
	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 8003272:	2100      	movs	r1, #0
 8003274:	48a0      	ldr	r0, [pc, #640]	; (80034f8 <main+0x2d0>)
 8003276:	f7ff f98d 	bl	8002594 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 800327a:	2104      	movs	r1, #4
 800327c:	489e      	ldr	r0, [pc, #632]	; (80034f8 <main+0x2d0>)
 800327e:	f7ff f989 	bl	8002594 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 8003282:	2100      	movs	r1, #0
 8003284:	4620      	mov	r0, r4
 8003286:	f7ff f985 	bl	8002594 <HAL_TIM_PWM_Start>
	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 800328a:	2100      	movs	r1, #0
 800328c:	489b      	ldr	r0, [pc, #620]	; (80034fc <main+0x2d4>)
 800328e:	f7ff f9a1 	bl	80025d4 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 8003292:	2104      	movs	r1, #4
 8003294:	4899      	ldr	r0, [pc, #612]	; (80034fc <main+0x2d4>)
 8003296:	f7ff f99d 	bl	80025d4 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_3);
 800329a:	2108      	movs	r1, #8
 800329c:	4897      	ldr	r0, [pc, #604]	; (80034fc <main+0x2d4>)
 800329e:	f7ff f999 	bl	80025d4 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_4);
 80032a2:	210c      	movs	r1, #12
 80032a4:	4895      	ldr	r0, [pc, #596]	; (80034fc <main+0x2d4>)
 80032a6:	f7ff f995 	bl	80025d4 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80032aa:	2100      	movs	r1, #0
 80032ac:	4894      	ldr	r0, [pc, #592]	; (8003500 <main+0x2d8>)
 80032ae:	f7ff f991 	bl	80025d4 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 80032b2:	2104      	movs	r1, #4
 80032b4:	4892      	ldr	r0, [pc, #584]	; (8003500 <main+0x2d8>)
 80032b6:	f7ff f98d 	bl	80025d4 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 80032ba:	2108      	movs	r1, #8
 80032bc:	4890      	ldr	r0, [pc, #576]	; (8003500 <main+0x2d8>)
 80032be:	f7ff f989 	bl	80025d4 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4);
 80032c2:	210c      	movs	r1, #12
 80032c4:	488e      	ldr	r0, [pc, #568]	; (8003500 <main+0x2d8>)
 80032c6:	f7ff f985 	bl	80025d4 <HAL_TIM_IC_Start_IT>
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 80032ca:	2100      	movs	r1, #0
 80032cc:	4628      	mov	r0, r5
 80032ce:	f7ff f961 	bl	8002594 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1, 84);
 80032d2:	682b      	ldr	r3, [r5, #0]
	HAL_TIM_Base_Start_IT(&htim7);
 80032d4:	488b      	ldr	r0, [pc, #556]	; (8003504 <main+0x2dc>)
	__HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1, 84);
 80032d6:	2254      	movs	r2, #84	; 0x54
 80032d8:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_Base_Start_IT(&htim7);
 80032da:	f7fe fe03 	bl	8001ee4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1);
 80032de:	2100      	movs	r1, #0
 80032e0:	4889      	ldr	r0, [pc, #548]	; (8003508 <main+0x2e0>)
 80032e2:	f7fe fe0f 	bl	8001f04 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_2);
 80032e6:	2104      	movs	r1, #4
 80032e8:	4887      	ldr	r0, [pc, #540]	; (8003508 <main+0x2e0>)
 80032ea:	f7fe fe0b 	bl	8001f04 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 80032ee:	2100      	movs	r1, #0
 80032f0:	4886      	ldr	r0, [pc, #536]	; (800350c <main+0x2e4>)
 80032f2:	f7fe fe07 	bl	8001f04 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_2);
 80032f6:	2104      	movs	r1, #4
 80032f8:	4884      	ldr	r0, [pc, #528]	; (800350c <main+0x2e4>)
 80032fa:	f7fe fe03 	bl	8001f04 <HAL_TIM_Encoder_Start>
	HAL_ADC_Start_DMA(&hadc1, adcval, 8);
 80032fe:	2208      	movs	r2, #8
 8003300:	4983      	ldr	r1, [pc, #524]	; (8003510 <main+0x2e8>)
 8003302:	4884      	ldr	r0, [pc, #528]	; (8003514 <main+0x2ec>)
 8003304:	f7fd fe94 	bl	8001030 <HAL_ADC_Start_DMA>
	HAL_UART_Receive_IT(&huart1, Ble, 1);
 8003308:	2201      	movs	r2, #1
 800330a:	4983      	ldr	r1, [pc, #524]	; (8003518 <main+0x2f0>)
 800330c:	4883      	ldr	r0, [pc, #524]	; (800351c <main+0x2f4>)
 800330e:	f7ff fb07 	bl	8002920 <HAL_UART_Receive_IT>
	normal_set();
 8003312:	f7ff feeb 	bl	80030ec <normal_set>
	Solenoid_init();
 8003316:	f7ff ff25 	bl	8003164 <Solenoid_init>
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, 320); // 
 800331a:	6823      	ldr	r3, [r4, #0]
 800331c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003320:	635a      	str	r2, [r3, #52]	; 0x34
	uint32_t current_tick = HAL_GetTick();
 8003322:	f7fd fdd9 	bl	8000ed8 <HAL_GetTick>
				__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, MotorSpeed * 0.7);
 8003326:	a76c      	add	r7, pc, #432	; (adr r7, 80034d8 <main+0x2b0>)
 8003328:	e9d7 6700 	ldrd	r6, r7, [r7]
	uint32_t current_tick = HAL_GetTick();
 800332c:	4681      	mov	r9, r0
		while (HAL_GetTick() - current_tick < 10)
 800332e:	f7fd fdd3 	bl	8000ed8 <HAL_GetTick>
 8003332:	eba0 0009 	sub.w	r0, r0, r9
 8003336:	2809      	cmp	r0, #9
 8003338:	d9f9      	bls.n	800332e <main+0x106>
		current_tick = HAL_GetTick();
 800333a:	f7fd fdcd 	bl	8000ed8 <HAL_GetTick>
		EncoderCount3 = TIM3->CNT;	//R
 800333e:	4b78      	ldr	r3, [pc, #480]	; (8003520 <main+0x2f8>)
 8003340:	f8df a208 	ldr.w	sl, [pc, #520]	; 800354c <main+0x324>
 8003344:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003346:	f8ca 2000 	str.w	r2, [sl]
		EncoderCount4 = TIM4->CNT;	//L
 800334a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800334e:	f8df 8200 	ldr.w	r8, [pc, #512]	; 8003550 <main+0x328>
 8003352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003354:	f8c8 3000 	str.w	r3, [r8]
		switch (Mode) {
 8003358:	4b72      	ldr	r3, [pc, #456]	; (8003524 <main+0x2fc>)
 800335a:	4d73      	ldr	r5, [pc, #460]	; (8003528 <main+0x300>)
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	3b47      	subs	r3, #71	; 0x47
		current_tick = HAL_GetTick();
 8003360:	4681      	mov	r9, r0
		switch (Mode) {
 8003362:	2b0d      	cmp	r3, #13
 8003364:	d843      	bhi.n	80033ee <main+0x1c6>
 8003366:	e8df f013 	tbh	[pc, r3, lsl #1]
 800336a:	00f9      	.short	0x00f9
 800336c:	000e0042 	.word	0x000e0042
 8003370:	0042020d 	.word	0x0042020d
 8003374:	00420042 	.word	0x00420042
 8003378:	00420042 	.word	0x00420042
 800337c:	00420042 	.word	0x00420042
 8003380:	02070042 	.word	0x02070042
 8003384:	01b8      	.short	0x01b8
			if (MotorFlag == 0) {
 8003386:	f8df b1cc 	ldr.w	fp, [pc, #460]	; 8003554 <main+0x32c>
 800338a:	f89b 5000 	ldrb.w	r5, [fp]
 800338e:	2d00      	cmp	r5, #0
 8003390:	d156      	bne.n	8003440 <main+0x218>
				normal_set();
 8003392:	f7ff feab 	bl	80030ec <normal_set>
				Solenoid_init();
 8003396:	f7ff fee5 	bl	8003164 <Solenoid_init>
 800339a:	4b64      	ldr	r3, [pc, #400]	; (800352c <main+0x304>)
				if (HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_14) == GPIO_PIN_SET) { //L 
 800339c:	f8df a19c 	ldr.w	sl, [pc, #412]	; 800353c <main+0x314>
 80033a0:	2210      	movs	r2, #16
 80033a2:	619a      	str	r2, [r3, #24]
				__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 5000); //left 
 80033a4:	4a54      	ldr	r2, [pc, #336]	; (80034f8 <main+0x2d0>)
 80033a6:	9201      	str	r2, [sp, #4]
 80033a8:	6811      	ldr	r1, [r2, #0]
 80033aa:	f241 3388 	movw	r3, #5000	; 0x1388
 80033ae:	638b      	str	r3, [r1, #56]	; 0x38
				if (HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_14) == GPIO_PIN_SET) { //L 
 80033b0:	4650      	mov	r0, sl
				__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 80033b2:	634d      	str	r5, [r1, #52]	; 0x34
				if (HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_14) == GPIO_PIN_SET) { //L 
 80033b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
				__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 5000); //left 
 80033b8:	9300      	str	r3, [sp, #0]
				if (HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_14) == GPIO_PIN_SET) { //L 
 80033ba:	f7fe fa95 	bl	80018e8 <HAL_GPIO_ReadPin>
 80033be:	2801      	cmp	r0, #1
 80033c0:	9b00      	ldr	r3, [sp, #0]
 80033c2:	9a01      	ldr	r2, [sp, #4]
 80033c4:	d113      	bne.n	80033ee <main+0x1c6>
					__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0); //left 
 80033c6:	6811      	ldr	r1, [r2, #0]
					MotorFlag = 1;
 80033c8:	f88b 0000 	strb.w	r0, [fp]
					__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0); //left 
 80033cc:	638d      	str	r5, [r1, #56]	; 0x38
 80033ce:	f44f 7280 	mov.w	r2, #256	; 0x100
					if (initialPosFlag == 0) {
 80033d2:	4d57      	ldr	r5, [pc, #348]	; (8003530 <main+0x308>)
 80033d4:	f8ca 2018 	str.w	r2, [sl, #24]
 80033d8:	2280      	movs	r2, #128	; 0x80
 80033da:	f8ca 2018 	str.w	r2, [sl, #24]
 80033de:	682a      	ldr	r2, [r5, #0]
 80033e0:	b92a      	cbnz	r2, 80033ee <main+0x1c6>
						initialPosFlag = 1;
 80033e2:	6028      	str	r0, [r5, #0]
						TIM4->CNT = 0; //R
 80033e4:	4853      	ldr	r0, [pc, #332]	; (8003534 <main+0x30c>)
 80033e6:	6242      	str	r2, [r0, #36]	; 0x24
						EncoderCount4 = 0;
 80033e8:	f8c8 2000 	str.w	r2, [r8]
						__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 5000); //right 
 80033ec:	634b      	str	r3, [r1, #52]	; 0x34
 80033ee:	f8df a168 	ldr.w	sl, [pc, #360]	; 8003558 <main+0x330>
 80033f2:	f8df 8134 	ldr.w	r8, [pc, #308]	; 8003528 <main+0x300>
			adcbuffer[i] = adcval[i]; //((adcval[i]/4096-0.94)/0.018);
 80033f6:	f8df b118 	ldr.w	fp, [pc, #280]	; 8003510 <main+0x2e8>
			adcvaltrace[i] = ((adcbuffer[i] / 4096 - 0.94) / 0.018);
 80033fa:	ed9f 8a4f 	vldr	s16, [pc, #316]	; 8003538 <main+0x310>
int main(void) {
 80033fe:	2500      	movs	r5, #0
			adcbuffer[i] = adcval[i]; //((adcval[i]/4096-0.94)/0.018);
 8003400:	f83b 3015 	ldrh.w	r3, [fp, r5, lsl #1]
 8003404:	ee07 3a90 	vmov	s15, r3
 8003408:	eef8 7a67 	vcvt.f32.u32	s15, s15
		for (int i = 0; i < 8; i++) {
 800340c:	3501      	adds	r5, #1
			adcbuffer[i] = adcval[i]; //((adcval[i]/4096-0.94)/0.018);
 800340e:	ecea 7a01 	vstmia	sl!, {s15}
			adcvaltrace[i] = ((adcbuffer[i] / 4096 - 0.94) / 0.018);
 8003412:	ee67 7a88 	vmul.f32	s15, s15, s16
 8003416:	ee17 0a90 	vmov	r0, s15
 800341a:	f7fd f88d 	bl	8000538 <__aeabi_f2d>
 800341e:	a330      	add	r3, pc, #192	; (adr r3, 80034e0 <main+0x2b8>)
 8003420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003424:	f7fc ff28 	bl	8000278 <__aeabi_dsub>
 8003428:	a32f      	add	r3, pc, #188	; (adr r3, 80034e8 <main+0x2c0>)
 800342a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800342e:	f7fd fa01 	bl	8000834 <__aeabi_ddiv>
 8003432:	f7fd fb2f 	bl	8000a94 <__aeabi_d2f>
		for (int i = 0; i < 8; i++) {
 8003436:	2d08      	cmp	r5, #8
			adcvaltrace[i] = ((adcbuffer[i] / 4096 - 0.94) / 0.018);
 8003438:	f848 0b04 	str.w	r0, [r8], #4
		for (int i = 0; i < 8; i++) {
 800343c:	d1e0      	bne.n	8003400 <main+0x1d8>
 800343e:	e776      	b.n	800332e <main+0x106>
			} else if (MotorFlag == 1) { //  
 8003440:	2d01      	cmp	r5, #1
 8003442:	d114      	bne.n	800346e <main+0x246>
				if (HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_13) == GPIO_PIN_SET) { //R 
 8003444:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003448:	483c      	ldr	r0, [pc, #240]	; (800353c <main+0x314>)
 800344a:	f7fe fa4d 	bl	80018e8 <HAL_GPIO_ReadPin>
 800344e:	2801      	cmp	r0, #1
 8003450:	d1cd      	bne.n	80033ee <main+0x1c6>
					if (initialPosFlag == 1) {
 8003452:	4a37      	ldr	r2, [pc, #220]	; (8003530 <main+0x308>)
 8003454:	6813      	ldr	r3, [r2, #0]
 8003456:	2b01      	cmp	r3, #1
 8003458:	d1c9      	bne.n	80033ee <main+0x1c6>
						initialPosFlag = 2;
 800345a:	2302      	movs	r3, #2
						TIM3->CNT = 0; //R
 800345c:	4930      	ldr	r1, [pc, #192]	; (8003520 <main+0x2f8>)
						initialPosFlag = 2;
 800345e:	6013      	str	r3, [r2, #0]
						TIM3->CNT = 0; //R
 8003460:	2200      	movs	r2, #0
 8003462:	624a      	str	r2, [r1, #36]	; 0x24
						EncoderCount3 = 0;
 8003464:	f8ca 2000 	str.w	r2, [sl]
						MotorFlag = 2;
 8003468:	f88b 3000 	strb.w	r3, [fp]
 800346c:	e7bf      	b.n	80033ee <main+0x1c6>
			} else if (MotorFlag == 2) {
 800346e:	2d02      	cmp	r5, #2
 8003470:	d1bd      	bne.n	80033ee <main+0x1c6>
				if (EncoderCount3 >= TargetEnc) { //    
 8003472:	4b33      	ldr	r3, [pc, #204]	; (8003540 <main+0x318>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	429a      	cmp	r2, r3
 8003478:	db27      	blt.n	80034ca <main+0x2a2>
					if (!TimEvent) {
 800347a:	4d32      	ldr	r5, [pc, #200]	; (8003544 <main+0x31c>)
 800347c:	4832      	ldr	r0, [pc, #200]	; (8003548 <main+0x320>)
 800347e:	7829      	ldrb	r1, [r5, #0]
 8003480:	b941      	cbnz	r1, 8003494 <main+0x26c>
						__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 8003482:	4b1d      	ldr	r3, [pc, #116]	; (80034f8 <main+0x2d0>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	6359      	str	r1, [r3, #52]	; 0x34
						__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 8003488:	6399      	str	r1, [r3, #56]	; 0x38
						Stop();
 800348a:	f7ff fe5d 	bl	8003148 <Stop>
						TimEvent = 1;
 800348e:	2301      	movs	r3, #1
						TimCount = 0;
 8003490:	6001      	str	r1, [r0, #0]
						TimEvent = 1;
 8003492:	702b      	strb	r3, [r5, #0]
					Allstep();
 8003494:	f7ff feb2 	bl	80031fc <Allstep>
					if (TimCount >= 600) { //(    )
 8003498:	6803      	ldr	r3, [r0, #0]
 800349a:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800349e:	d3a6      	bcc.n	80033ee <main+0x1c6>
						__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, 500); // 
 80034a0:	6823      	ldr	r3, [r4, #0]
 80034a2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80034a6:	635a      	str	r2, [r3, #52]	; 0x34
						TIM3->CNT = 0;
 80034a8:	4a1d      	ldr	r2, [pc, #116]	; (8003520 <main+0x2f8>)
 80034aa:	2300      	movs	r3, #0
 80034ac:	6253      	str	r3, [r2, #36]	; 0x24
						EncoderCount3 = 0;
 80034ae:	f8ca 3000 	str.w	r3, [sl]
						TIM4->CNT = 0;
 80034b2:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
						initialPosFlag = 0;
 80034b6:	4a1e      	ldr	r2, [pc, #120]	; (8003530 <main+0x308>)
						EncoderCount4 = 0;
 80034b8:	f8c8 3000 	str.w	r3, [r8]
						initialPosFlag = 0;
 80034bc:	6013      	str	r3, [r2, #0]
						TimEvent = 0;
 80034be:	702b      	strb	r3, [r5, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80034c0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80034c4:	4b19      	ldr	r3, [pc, #100]	; (800352c <main+0x304>)
 80034c6:	619a      	str	r2, [r3, #24]
 80034c8:	e791      	b.n	80033ee <main+0x1c6>
					__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 5000);
 80034ca:	4b0b      	ldr	r3, [pc, #44]	; (80034f8 <main+0x2d0>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80034d2:	635a      	str	r2, [r3, #52]	; 0x34
 80034d4:	e78b      	b.n	80033ee <main+0x1c6>
 80034d6:	bf00      	nop
 80034d8:	66666666 	.word	0x66666666
 80034dc:	3fe66666 	.word	0x3fe66666
 80034e0:	e147ae14 	.word	0xe147ae14
 80034e4:	3fee147a 	.word	0x3fee147a
 80034e8:	8d4fdf3b 	.word	0x8d4fdf3b
 80034ec:	3f926e97 	.word	0x3f926e97
 80034f0:	200002c8 	.word	0x200002c8
 80034f4:	20000288 	.word	0x20000288
 80034f8:	20000348 	.word	0x20000348
 80034fc:	20000308 	.word	0x20000308
 8003500:	20000388 	.word	0x20000388
 8003504:	200003c8 	.word	0x200003c8
 8003508:	20000248 	.word	0x20000248
 800350c:	20000208 	.word	0x20000208
 8003510:	200001f8 	.word	0x200001f8
 8003514:	200000dc 	.word	0x200000dc
 8003518:	20000198 	.word	0x20000198
 800351c:	20000408 	.word	0x20000408
 8003520:	40000400 	.word	0x40000400
 8003524:	20000008 	.word	0x20000008
 8003528:	200001d8 	.word	0x200001d8
 800352c:	40020c00 	.word	0x40020c00
 8003530:	200000b8 	.word	0x200000b8
 8003534:	40000800 	.word	0x40000800
 8003538:	39800000 	.word	0x39800000
 800353c:	40021800 	.word	0x40021800
 8003540:	2000000c 	.word	0x2000000c
 8003544:	200000b4 	.word	0x200000b4
 8003548:	200000b0 	.word	0x200000b0
 800354c:	20000094 	.word	0x20000094
 8003550:	20000098 	.word	0x20000098
 8003554:	200000ad 	.word	0x200000ad
 8003558:	200001a8 	.word	0x200001a8
			if (HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_13) == GPIO_PIN_SET
 800355c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003560:	4896      	ldr	r0, [pc, #600]	; (80037bc <main+0x594>)
 8003562:	f7fe f9c1 	bl	80018e8 <HAL_GPIO_ReadPin>
 8003566:	2801      	cmp	r0, #1
 8003568:	d153      	bne.n	8003612 <main+0x3ea>
				if (HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_13) == GPIO_PIN_SET)
 800356a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800356e:	4893      	ldr	r0, [pc, #588]	; (80037bc <main+0x594>)
 8003570:	f7fe f9ba 	bl	80018e8 <HAL_GPIO_ReadPin>
 8003574:	2801      	cmp	r0, #1
 8003576:	d15a      	bne.n	800362e <main+0x406>
					LRTrig = 1; //R
 8003578:	4b91      	ldr	r3, [pc, #580]	; (80037c0 <main+0x598>)
 800357a:	7018      	strb	r0, [r3, #0]
				if (!initialPosFlag) {
 800357c:	f8df b264 	ldr.w	fp, [pc, #612]	; 80037e4 <main+0x5bc>
 8003580:	4890      	ldr	r0, [pc, #576]	; (80037c4 <main+0x59c>)
 8003582:	f8db 3000 	ldr.w	r3, [fp]
 8003586:	bb0b      	cbnz	r3, 80035cc <main+0x3a4>
					if (adcvaltrace[0] > -30)
 8003588:	ed95 7a00 	vldr	s14, [r5]
 800358c:	498e      	ldr	r1, [pc, #568]	; (80037c8 <main+0x5a0>)
 800358e:	eefb 7a0e 	vmov.f32	s15, #190	; 0xc1f00000 -30.0
 8003592:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800359a:	dd53      	ble.n	8003644 <main+0x41c>
						stepfront = 1; //Lstep flow
 800359c:	2301      	movs	r3, #1
						stepfront = 4; //Rstep flow
 800359e:	700b      	strb	r3, [r1, #0]
					initialPosFlag = 1;
 80035a0:	2301      	movs	r3, #1
 80035a2:	f8cb 3000 	str.w	r3, [fp]
					Stop();
 80035a6:	f7ff fdcf 	bl	8003148 <Stop>
					Allstep();
 80035aa:	f7ff fe27 	bl	80031fc <Allstep>
					if (stepfront == 1) {
 80035ae:	780b      	ldrb	r3, [r1, #0]
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d150      	bne.n	8003656 <main+0x42e>
 80035b4:	4b85      	ldr	r3, [pc, #532]	; (80037cc <main+0x5a4>)
 80035b6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80035ba:	619a      	str	r2, [r3, #24]
						stepfront++;
 80035bc:	2302      	movs	r3, #2
						stepfront = 0;
 80035be:	700b      	strb	r3, [r1, #0]
					if (!TimEvent) {
 80035c0:	4b83      	ldr	r3, [pc, #524]	; (80037d0 <main+0x5a8>)
 80035c2:	781a      	ldrb	r2, [r3, #0]
 80035c4:	b912      	cbnz	r2, 80035cc <main+0x3a4>
						TimCount = 0;
 80035c6:	6002      	str	r2, [r0, #0]
						TimEvent = 1;
 80035c8:	2201      	movs	r2, #1
 80035ca:	701a      	strb	r2, [r3, #0]
				if (TimCount >= 800) {
 80035cc:	6803      	ldr	r3, [r0, #0]
 80035ce:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80035d2:	d30f      	bcc.n	80035f4 <main+0x3cc>
					normal_set();
 80035d4:	f7ff fd8a 	bl	80030ec <normal_set>
					if (HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_13) == GPIO_PIN_SET) //R
 80035d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80035dc:	4877      	ldr	r0, [pc, #476]	; (80037bc <main+0x594>)
 80035de:	f7fe f983 	bl	80018e8 <HAL_GPIO_ReadPin>
 80035e2:	2801      	cmp	r0, #1
 80035e4:	d15c      	bne.n	80036a0 <main+0x478>
						Lstep();
 80035e6:	f7ff fdf3 	bl	80031d0 <Lstep>
					TimEvent = 0;
 80035ea:	4a79      	ldr	r2, [pc, #484]	; (80037d0 <main+0x5a8>)
 80035ec:	2300      	movs	r3, #0
 80035ee:	7013      	strb	r3, [r2, #0]
					initialPosFlag = 0;
 80035f0:	f8cb 3000 	str.w	r3, [fp]
			if (EncoderCount3 - EncoderCount4 < -2) {
 80035f4:	f8d8 2000 	ldr.w	r2, [r8]
 80035f8:	f8da 3000 	ldr.w	r3, [sl]
 80035fc:	4975      	ldr	r1, [pc, #468]	; (80037d4 <main+0x5ac>)
 80035fe:	1a9b      	subs	r3, r3, r2
 8003600:	1c9a      	adds	r2, r3, #2
 8003602:	4a75      	ldr	r2, [pc, #468]	; (80037d8 <main+0x5b0>)
 8003604:	da56      	bge.n	80036b4 <main+0x48c>
				__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, MotorSpeed); //R
 8003606:	680b      	ldr	r3, [r1, #0]
 8003608:	8812      	ldrh	r2, [r2, #0]
 800360a:	635a      	str	r2, [r3, #52]	; 0x34
				__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0); //L
 800360c:	2200      	movs	r2, #0
				__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 4000 * 0.7);
 800360e:	639a      	str	r2, [r3, #56]	; 0x38
 8003610:	e6ed      	b.n	80033ee <main+0x1c6>
					|| HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_14) == GPIO_PIN_SET) {
 8003612:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003616:	4869      	ldr	r0, [pc, #420]	; (80037bc <main+0x594>)
 8003618:	f7fe f966 	bl	80018e8 <HAL_GPIO_ReadPin>
 800361c:	2801      	cmp	r0, #1
 800361e:	d0a4      	beq.n	800356a <main+0x342>
				normal_set();
 8003620:	f7ff fd64 	bl	80030ec <normal_set>
 8003624:	4b69      	ldr	r3, [pc, #420]	; (80037cc <main+0x5a4>)
 8003626:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800362a:	619a      	str	r2, [r3, #24]
 800362c:	e7e2      	b.n	80035f4 <main+0x3cc>
				else if (HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_14) == GPIO_PIN_SET)
 800362e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003632:	4862      	ldr	r0, [pc, #392]	; (80037bc <main+0x594>)
 8003634:	f7fe f958 	bl	80018e8 <HAL_GPIO_ReadPin>
 8003638:	2801      	cmp	r0, #1
					LRTrig = 0; //L
 800363a:	bf02      	ittt	eq
 800363c:	4b60      	ldreq	r3, [pc, #384]	; (80037c0 <main+0x598>)
 800363e:	2200      	moveq	r2, #0
 8003640:	701a      	strbeq	r2, [r3, #0]
 8003642:	e79b      	b.n	800357c <main+0x354>
					else if (adcvaltrace[1] > -30)
 8003644:	ed95 7a01 	vldr	s14, [r5, #4]
 8003648:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800364c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003650:	dda6      	ble.n	80035a0 <main+0x378>
						stepfront = 4; //Rstep flow
 8003652:	2304      	movs	r3, #4
 8003654:	e7a3      	b.n	800359e <main+0x376>
					} else if (stepfront == 2) {
 8003656:	2b02      	cmp	r3, #2
 8003658:	d105      	bne.n	8003666 <main+0x43e>
 800365a:	4b5c      	ldr	r3, [pc, #368]	; (80037cc <main+0x5a4>)
 800365c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003660:	619a      	str	r2, [r3, #24]
						stepfront++;
 8003662:	2303      	movs	r3, #3
 8003664:	e7ab      	b.n	80035be <main+0x396>
					} else if (stepfront == 3) {
 8003666:	2b03      	cmp	r3, #3
 8003668:	d105      	bne.n	8003676 <main+0x44e>
 800366a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800366e:	4b5b      	ldr	r3, [pc, #364]	; (80037dc <main+0x5b4>)
 8003670:	619a      	str	r2, [r3, #24]
						stepfront = 0;
 8003672:	2300      	movs	r3, #0
 8003674:	e7a3      	b.n	80035be <main+0x396>
					} else if (stepfront == 4) {
 8003676:	2b04      	cmp	r3, #4
 8003678:	d105      	bne.n	8003686 <main+0x45e>
 800367a:	4b54      	ldr	r3, [pc, #336]	; (80037cc <main+0x5a4>)
 800367c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003680:	619a      	str	r2, [r3, #24]
						stepfront++;
 8003682:	2305      	movs	r3, #5
 8003684:	e79b      	b.n	80035be <main+0x396>
					} else if (stepfront == 5) {
 8003686:	2b05      	cmp	r3, #5
 8003688:	d105      	bne.n	8003696 <main+0x46e>
 800368a:	4b54      	ldr	r3, [pc, #336]	; (80037dc <main+0x5b4>)
 800368c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003690:	619a      	str	r2, [r3, #24]
						stepfront++;
 8003692:	2306      	movs	r3, #6
 8003694:	e793      	b.n	80035be <main+0x396>
					} else if (stepfront == 6) {
 8003696:	2b06      	cmp	r3, #6
 8003698:	d192      	bne.n	80035c0 <main+0x398>
 800369a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800369e:	e7e6      	b.n	800366e <main+0x446>
					else if (HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_14)
 80036a0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80036a4:	4845      	ldr	r0, [pc, #276]	; (80037bc <main+0x594>)
 80036a6:	f7fe f91f 	bl	80018e8 <HAL_GPIO_ReadPin>
 80036aa:	2801      	cmp	r0, #1
 80036ac:	d19d      	bne.n	80035ea <main+0x3c2>
						Rstep();
 80036ae:	f7ff fd77 	bl	80031a0 <Rstep>
 80036b2:	e79a      	b.n	80035ea <main+0x3c2>
			} else if (EncoderCount3 - EncoderCount4 > 2) {
 80036b4:	2b02      	cmp	r3, #2
				__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 80036b6:	680d      	ldr	r5, [r1, #0]
				__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, MotorSpeed);
 80036b8:	bfd5      	itete	le
 80036ba:	8810      	ldrhle	r0, [r2, #0]
				__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, MotorSpeed * 0.7);
 80036bc:	8810      	ldrhgt	r0, [r2, #0]
				__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, MotorSpeed);
 80036be:	6368      	strle	r0, [r5, #52]	; 0x34
				__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 80036c0:	2300      	movgt	r3, #0
 80036c2:	bfc8      	it	gt
 80036c4:	636b      	strgt	r3, [r5, #52]	; 0x34
				__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, MotorSpeed * 0.7);
 80036c6:	f7fc ff25 	bl	8000514 <__aeabi_i2d>
 80036ca:	4632      	mov	r2, r6
 80036cc:	463b      	mov	r3, r7
 80036ce:	f7fc ff87 	bl	80005e0 <__aeabi_dmul>
 80036d2:	f7fd f9bf 	bl	8000a54 <__aeabi_d2uiz>
 80036d6:	63a8      	str	r0, [r5, #56]	; 0x38
 80036d8:	e689      	b.n	80033ee <main+0x1c6>
			if (TimCount > 500) {
 80036da:	4b3a      	ldr	r3, [pc, #232]	; (80037c4 <main+0x59c>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80036e2:	4b3a      	ldr	r3, [pc, #232]	; (80037cc <main+0x5a4>)
 80036e4:	d93d      	bls.n	8003762 <main+0x53a>
 80036e6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80036ea:	619a      	str	r2, [r3, #24]
 80036ec:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80036f0:	619a      	str	r2, [r3, #24]
 80036f2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80036f6:	619a      	str	r2, [r3, #24]
 80036f8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80036fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003700:	619a      	str	r2, [r3, #24]
 8003702:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003706:	619a      	str	r2, [r3, #24]
 8003708:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800370c:	619a      	str	r2, [r3, #24]
				switch (dirsave) {
 800370e:	4b34      	ldr	r3, [pc, #208]	; (80037e0 <main+0x5b8>)
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	2b4c      	cmp	r3, #76	; 0x4c
 8003714:	d013      	beq.n	800373e <main+0x516>
 8003716:	2b52      	cmp	r3, #82	; 0x52
 8003718:	d014      	beq.n	8003744 <main+0x51c>
				if (HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_13) == GPIO_PIN_SET
 800371a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800371e:	4827      	ldr	r0, [pc, #156]	; (80037bc <main+0x594>)
 8003720:	4d30      	ldr	r5, [pc, #192]	; (80037e4 <main+0x5bc>)
 8003722:	f7fe f8e1 	bl	80018e8 <HAL_GPIO_ReadPin>
 8003726:	2801      	cmp	r0, #1
 8003728:	d10f      	bne.n	800374a <main+0x522>
					if (!initialPosFlag) {
 800372a:	682b      	ldr	r3, [r5, #0]
 800372c:	b1b3      	cbz	r3, 800375c <main+0x534>
				__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 4000);
 800372e:	4b29      	ldr	r3, [pc, #164]	; (80037d4 <main+0x5ac>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8003736:	635a      	str	r2, [r3, #52]	; 0x34
				__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 4000 * 0.7);
 8003738:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 800373c:	e767      	b.n	800360e <main+0x3e6>
					Lrotation_set();
 800373e:	f7ff fce5 	bl	800310c <Lrotation_set>
					break;
 8003742:	e7ea      	b.n	800371a <main+0x4f2>
					Rrotation_set();
 8003744:	f7ff fcf0 	bl	8003128 <Rrotation_set>
					break;
 8003748:	e7e7      	b.n	800371a <main+0x4f2>
						|| HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_14)
 800374a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800374e:	481b      	ldr	r0, [pc, #108]	; (80037bc <main+0x594>)
 8003750:	f7fe f8ca 	bl	80018e8 <HAL_GPIO_ReadPin>
 8003754:	2801      	cmp	r0, #1
 8003756:	d0e8      	beq.n	800372a <main+0x502>
					initialPosFlag = 0;
 8003758:	2300      	movs	r3, #0
 800375a:	e000      	b.n	800375e <main+0x536>
						initialPosFlag = 1;
 800375c:	2301      	movs	r3, #1
					initialPosFlag = 0;
 800375e:	602b      	str	r3, [r5, #0]
 8003760:	e7e5      	b.n	800372e <main+0x506>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003762:	2210      	movs	r2, #16
 8003764:	619a      	str	r2, [r3, #24]
				__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, 320); //  
 8003766:	6823      	ldr	r3, [r4, #0]
 8003768:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800376c:	635a      	str	r2, [r3, #52]	; 0x34
				if (LRTrig)
 800376e:	4b14      	ldr	r3, [pc, #80]	; (80037c0 <main+0x598>)
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	b123      	cbz	r3, 800377e <main+0x556>
					Lstep(); //R
 8003774:	f7ff fd2c 	bl	80031d0 <Lstep>
			Stop();
 8003778:	f7ff fce6 	bl	8003148 <Stop>
			break;
 800377c:	e637      	b.n	80033ee <main+0x1c6>
					Rstep();
 800377e:	f7ff fd0f 	bl	80031a0 <Rstep>
 8003782:	e7f9      	b.n	8003778 <main+0x550>
			if (adcvaltrace[0] > -30) {
 8003784:	ed95 7a00 	vldr	s14, [r5]
 8003788:	eefb 7a0e 	vmov.f32	s15, #190	; 0xc1f00000 -30.0
 800378c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003794:	dd04      	ble.n	80037a0 <main+0x578>
				Lstep();
 8003796:	f7ff fd1b 	bl	80031d0 <Lstep>
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800379a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800379e:	e691      	b.n	80034c4 <main+0x29c>
			} else if (adcvaltrace[1] > -30) {
 80037a0:	ed95 7a01 	vldr	s14, [r5, #4]
 80037a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037ac:	f77f ae1f 	ble.w	80033ee <main+0x1c6>
				Rstep();
 80037b0:	f7ff fcf6 	bl	80031a0 <Rstep>
 80037b4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80037b8:	e684      	b.n	80034c4 <main+0x29c>
 80037ba:	bf00      	nop
 80037bc:	40021800 	.word	0x40021800
 80037c0:	200000ac 	.word	0x200000ac
 80037c4:	200000b0 	.word	0x200000b0
 80037c8:	200000be 	.word	0x200000be
 80037cc:	40020c00 	.word	0x40020c00
 80037d0:	200000b4 	.word	0x200000b4
 80037d4:	20000348 	.word	0x20000348
 80037d8:	2000000a 	.word	0x2000000a
 80037dc:	40020800 	.word	0x40020800
 80037e0:	200000b5 	.word	0x200000b5
 80037e4:	200000b8 	.word	0x200000b8

080037e8 <HAL_TIM_IC_CaptureCallback>:
	LL_GPIO_SetOutputPin(GPIOC, GPIO_PIN_12); //MR
	LL_GPIO_SetOutputPin(GPIOC, GPIO_PIN_11); //BL
	LL_GPIO_SetOutputPin(GPIOC, GPIO_PIN_10); //BR
}
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
	if (htim->Instance == TIM1) {
 80037e8:	6803      	ldr	r3, [r0, #0]
 80037ea:	4a1a      	ldr	r2, [pc, #104]	; (8003854 <HAL_TIM_IC_CaptureCallback+0x6c>)
 80037ec:	4293      	cmp	r3, r2
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80037ee:	b510      	push	{r4, lr}
 80037f0:	4604      	mov	r4, r0
	if (htim->Instance == TIM1) {
 80037f2:	d116      	bne.n	8003822 <HAL_TIM_IC_CaptureCallback+0x3a>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 80037f4:	7f02      	ldrb	r2, [r0, #28]
 80037f6:	2a01      	cmp	r2, #1
 80037f8:	d10b      	bne.n	8003812 <HAL_TIM_IC_CaptureCallback+0x2a>
			TIM1->CNT = 0;
 80037fa:	2200      	movs	r2, #0
 80037fc:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
			IC1Value = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 80037fe:	7f23      	ldrb	r3, [r4, #28]
 8003800:	2b08      	cmp	r3, #8
 8003802:	d105      	bne.n	8003810 <HAL_TIM_IC_CaptureCallback+0x28>
			IC2Value = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 8003804:	210c      	movs	r1, #12
 8003806:	4620      	mov	r0, r4
 8003808:	f7fe fb9e 	bl	8001f48 <HAL_TIM_ReadCapturedValue>
 800380c:	4b12      	ldr	r3, [pc, #72]	; (8003858 <HAL_TIM_IC_CaptureCallback+0x70>)
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
			IC3Value = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
			IC4Value = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 800380e:	6018      	str	r0, [r3, #0]
 8003810:	bd10      	pop	{r4, pc}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 8003812:	2a02      	cmp	r2, #2
 8003814:	d1f3      	bne.n	80037fe <HAL_TIM_IC_CaptureCallback+0x16>
			IC1Value = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8003816:	2104      	movs	r1, #4
 8003818:	f7fe fb96 	bl	8001f48 <HAL_TIM_ReadCapturedValue>
 800381c:	4b0f      	ldr	r3, [pc, #60]	; (800385c <HAL_TIM_IC_CaptureCallback+0x74>)
 800381e:	6018      	str	r0, [r3, #0]
 8003820:	e7ed      	b.n	80037fe <HAL_TIM_IC_CaptureCallback+0x16>
	} else if (htim->Instance == TIM2) {
 8003822:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003826:	d1f3      	bne.n	8003810 <HAL_TIM_IC_CaptureCallback+0x28>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8003828:	7f02      	ldrb	r2, [r0, #28]
 800382a:	2a01      	cmp	r2, #1
 800382c:	d10a      	bne.n	8003844 <HAL_TIM_IC_CaptureCallback+0x5c>
			TIM2->CNT = 0;
 800382e:	2200      	movs	r2, #0
 8003830:	625a      	str	r2, [r3, #36]	; 0x24
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 8003832:	7f23      	ldrb	r3, [r4, #28]
 8003834:	2b08      	cmp	r3, #8
 8003836:	d1eb      	bne.n	8003810 <HAL_TIM_IC_CaptureCallback+0x28>
			IC4Value = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 8003838:	210c      	movs	r1, #12
 800383a:	4620      	mov	r0, r4
 800383c:	f7fe fb84 	bl	8001f48 <HAL_TIM_ReadCapturedValue>
 8003840:	4b07      	ldr	r3, [pc, #28]	; (8003860 <HAL_TIM_IC_CaptureCallback+0x78>)
 8003842:	e7e4      	b.n	800380e <HAL_TIM_IC_CaptureCallback+0x26>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 8003844:	2a02      	cmp	r2, #2
 8003846:	d1f4      	bne.n	8003832 <HAL_TIM_IC_CaptureCallback+0x4a>
			IC3Value = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8003848:	2104      	movs	r1, #4
 800384a:	f7fe fb7d 	bl	8001f48 <HAL_TIM_ReadCapturedValue>
 800384e:	4b05      	ldr	r3, [pc, #20]	; (8003864 <HAL_TIM_IC_CaptureCallback+0x7c>)
 8003850:	6018      	str	r0, [r3, #0]
 8003852:	e7ee      	b.n	8003832 <HAL_TIM_IC_CaptureCallback+0x4a>
 8003854:	40010000 	.word	0x40010000
 8003858:	200000a0 	.word	0x200000a0
 800385c:	2000009c 	.word	0x2000009c
 8003860:	200000a8 	.word	0x200000a8
 8003864:	200000a4 	.word	0x200000a4

08003868 <HAL_TIM_PeriodElapsedCallback>:
		}
	}

}
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
	if (htim->Instance == TIM7) {
 8003868:	6802      	ldr	r2, [r0, #0]
 800386a:	4b07      	ldr	r3, [pc, #28]	; (8003888 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800386c:	429a      	cmp	r2, r3
 800386e:	d109      	bne.n	8003884 <HAL_TIM_PeriodElapsedCallback+0x1c>
		if (TimCount >= 65535) {
 8003870:	4a06      	ldr	r2, [pc, #24]	; (800388c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8003872:	6813      	ldr	r3, [r2, #0]
 8003874:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 8003878:	428b      	cmp	r3, r1
			TimCount = 65535;
 800387a:	bf8c      	ite	hi
 800387c:	f64f 73ff 	movwhi	r3, #65535	; 0xffff
		} else
			TimCount++;
 8003880:	3301      	addls	r3, #1
 8003882:	6013      	str	r3, [r2, #0]
 8003884:	4770      	bx	lr
 8003886:	bf00      	nop
 8003888:	40001400 	.word	0x40001400
 800388c:	200000b0 	.word	0x200000b0

08003890 <HAL_UART_RxCpltCallback>:
	}
}

uint8_t serial_statue = 0, serial_mode = 0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (huart->Instance == USART1) {
 8003894:	6802      	ldr	r2, [r0, #0]
 8003896:	4b70      	ldr	r3, [pc, #448]	; (8003a58 <HAL_UART_RxCpltCallback+0x1c8>)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003898:	ed2d 8b02 	vpush	{d8}
	if (huart->Instance == USART1) {
 800389c:	429a      	cmp	r2, r3
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800389e:	b086      	sub	sp, #24
	if (huart->Instance == USART1) {
 80038a0:	d113      	bne.n	80038ca <HAL_UART_RxCpltCallback+0x3a>
		HAL_UART_Receive_IT(&huart1, Ble, 1);
 80038a2:	4c6e      	ldr	r4, [pc, #440]	; (8003a5c <HAL_UART_RxCpltCallback+0x1cc>)
		if (serial_statue == 1) {
 80038a4:	4e6e      	ldr	r6, [pc, #440]	; (8003a60 <HAL_UART_RxCpltCallback+0x1d0>)
		HAL_UART_Receive_IT(&huart1, Ble, 1);
 80038a6:	486f      	ldr	r0, [pc, #444]	; (8003a64 <HAL_UART_RxCpltCallback+0x1d4>)
 80038a8:	2201      	movs	r2, #1
 80038aa:	4621      	mov	r1, r4
 80038ac:	f7ff f838 	bl	8002920 <HAL_UART_Receive_IT>
		if (serial_statue == 1) {
 80038b0:	7832      	ldrb	r2, [r6, #0]
 80038b2:	2a01      	cmp	r2, #1
 80038b4:	d104      	bne.n	80038c0 <HAL_UART_RxCpltCallback+0x30>
			if (Ble[0] == 115) 	//s
 80038b6:	7823      	ldrb	r3, [r4, #0]
 80038b8:	2b73      	cmp	r3, #115	; 0x73
 80038ba:	d10b      	bne.n	80038d4 <HAL_UART_RxCpltCallback+0x44>
				serial_mode = 1;
			else if (Ble[0] == 73) 	//I
				serial_mode = 2;
 80038bc:	4b6a      	ldr	r3, [pc, #424]	; (8003a68 <HAL_UART_RxCpltCallback+0x1d8>)
 80038be:	701a      	strb	r2, [r3, #0]

				serial_mode = 0;
				Ble[0] = 0x00;
			}
		}
		if (Ble[0] == (uint8_t) 0x02) { 				//stx start
 80038c0:	7823      	ldrb	r3, [r4, #0]
 80038c2:	2b02      	cmp	r3, #2
			serial_statue = 1;
 80038c4:	bf04      	itt	eq
 80038c6:	2301      	moveq	r3, #1
 80038c8:	7033      	strbeq	r3, [r6, #0]
		}
	}

}
 80038ca:	b006      	add	sp, #24
 80038cc:	ecbd 8b02 	vpop	{d8}
 80038d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			else if (Ble[0] == 73) 	//I
 80038d4:	2b49      	cmp	r3, #73	; 0x49
 80038d6:	d101      	bne.n	80038dc <HAL_UART_RxCpltCallback+0x4c>
				serial_mode = 2;
 80038d8:	2202      	movs	r2, #2
 80038da:	e7ef      	b.n	80038bc <HAL_UART_RxCpltCallback+0x2c>
			else if (Ble[0] == 71) 	//G
 80038dc:	2b47      	cmp	r3, #71	; 0x47
 80038de:	d101      	bne.n	80038e4 <HAL_UART_RxCpltCallback+0x54>
				serial_mode = 3;
 80038e0:	2203      	movs	r2, #3
 80038e2:	e7eb      	b.n	80038bc <HAL_UART_RxCpltCallback+0x2c>
			else if (Ble[0] == 76 || Ble[0] == 82) {  //L, R
 80038e4:	2b4c      	cmp	r3, #76	; 0x4c
 80038e6:	d001      	beq.n	80038ec <HAL_UART_RxCpltCallback+0x5c>
 80038e8:	2b52      	cmp	r3, #82	; 0x52
 80038ea:	d103      	bne.n	80038f4 <HAL_UART_RxCpltCallback+0x64>
				dirsave = Ble[0];
 80038ec:	4a5f      	ldr	r2, [pc, #380]	; (8003a6c <HAL_UART_RxCpltCallback+0x1dc>)
 80038ee:	7013      	strb	r3, [r2, #0]
				serial_mode = 4;
 80038f0:	2204      	movs	r2, #4
 80038f2:	e7e3      	b.n	80038bc <HAL_UART_RxCpltCallback+0x2c>
			} else if (Ble[0] == (uint8_t) 0x72) 	//r
 80038f4:	2b72      	cmp	r3, #114	; 0x72
 80038f6:	d101      	bne.n	80038fc <HAL_UART_RxCpltCallback+0x6c>
				serial_mode = 5;
 80038f8:	2205      	movs	r2, #5
 80038fa:	e7df      	b.n	80038bc <HAL_UART_RxCpltCallback+0x2c>
			else if (Ble[0] == (uint8_t) 0x03) {  		//etx end
 80038fc:	2b03      	cmp	r3, #3
 80038fe:	f040 809c 	bne.w	8003a3a <HAL_UART_RxCpltCallback+0x1aa>
				switch (serial_mode) {
 8003902:	4f59      	ldr	r7, [pc, #356]	; (8003a68 <HAL_UART_RxCpltCallback+0x1d8>)
 8003904:	783a      	ldrb	r2, [r7, #0]
 8003906:	3a01      	subs	r2, #1
 8003908:	2300      	movs	r3, #0
 800390a:	2a04      	cmp	r2, #4
 800390c:	d807      	bhi.n	800391e <HAL_UART_RxCpltCallback+0x8e>
 800390e:	e8df f002 	tbb	[pc, r2]
 8003912:	0a03      	.short	0x0a03
 8003914:	1612      	.short	0x1612
 8003916:	1a          	.byte	0x1a
 8003917:	00          	.byte	0x00
					Mode = 'S';
 8003918:	2253      	movs	r2, #83	; 0x53
					Mode = 'I';
 800391a:	4b55      	ldr	r3, [pc, #340]	; (8003a70 <HAL_UART_RxCpltCallback+0x1e0>)
 800391c:	701a      	strb	r2, [r3, #0]
				serial_mode = 0;
 800391e:	2300      	movs	r3, #0
 8003920:	703b      	strb	r3, [r7, #0]
				serial_statue = 0;
 8003922:	7033      	strb	r3, [r6, #0]
 8003924:	e7cc      	b.n	80038c0 <HAL_UART_RxCpltCallback+0x30>
					TimCount = 0;
 8003926:	4a53      	ldr	r2, [pc, #332]	; (8003a74 <HAL_UART_RxCpltCallback+0x1e4>)
 8003928:	6013      	str	r3, [r2, #0]
					MotorFlag = 0;
 800392a:	4a53      	ldr	r2, [pc, #332]	; (8003a78 <HAL_UART_RxCpltCallback+0x1e8>)
 800392c:	7013      	strb	r3, [r2, #0]
					initialPosFlag = 0;
 800392e:	4a53      	ldr	r2, [pc, #332]	; (8003a7c <HAL_UART_RxCpltCallback+0x1ec>)
 8003930:	6013      	str	r3, [r2, #0]
					Mode = 'I';
 8003932:	2249      	movs	r2, #73	; 0x49
 8003934:	e7f1      	b.n	800391a <HAL_UART_RxCpltCallback+0x8a>
					TimCount = 0;
 8003936:	4a4f      	ldr	r2, [pc, #316]	; (8003a74 <HAL_UART_RxCpltCallback+0x1e4>)
 8003938:	6013      	str	r3, [r2, #0]
					Mode = 'G';
 800393a:	2247      	movs	r2, #71	; 0x47
 800393c:	e7ed      	b.n	800391a <HAL_UART_RxCpltCallback+0x8a>
					TimCount = 0;
 800393e:	4a4d      	ldr	r2, [pc, #308]	; (8003a74 <HAL_UART_RxCpltCallback+0x1e4>)
 8003940:	6013      	str	r3, [r2, #0]
					Mode = 'T';
 8003942:	2254      	movs	r2, #84	; 0x54
 8003944:	e7e9      	b.n	800391a <HAL_UART_RxCpltCallback+0x8a>
							(int) ((adcval[0] / 4096 - 0.94) / 0.018),
 8003946:	4d4e      	ldr	r5, [pc, #312]	; (8003a80 <HAL_UART_RxCpltCallback+0x1f0>)
 8003948:	8828      	ldrh	r0, [r5, #0]
 800394a:	0b00      	lsrs	r0, r0, #12
 800394c:	f7fc fde2 	bl	8000514 <__aeabi_i2d>
 8003950:	a33d      	add	r3, pc, #244	; (adr r3, 8003a48 <HAL_UART_RxCpltCallback+0x1b8>)
 8003952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003956:	f7fc fc8f 	bl	8000278 <__aeabi_dsub>
 800395a:	a33d      	add	r3, pc, #244	; (adr r3, 8003a50 <HAL_UART_RxCpltCallback+0x1c0>)
 800395c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003960:	f7fc ff68 	bl	8000834 <__aeabi_ddiv>
					printf("R:%d;P:%d;FL:%d;FR:%d;ML:%d;MR:%d;BL:%d;BR:%d;\n",
 8003964:	f7fd f84e 	bl	8000a04 <__aeabi_d2iz>
 8003968:	4b46      	ldr	r3, [pc, #280]	; (8003a84 <HAL_UART_RxCpltCallback+0x1f4>)
 800396a:	4680      	mov	r8, r0
							(int) ((adcval[5] / 4096 - 0.94) / 0.018));
 800396c:	8968      	ldrh	r0, [r5, #10]
					printf("R:%d;P:%d;FL:%d;FR:%d;ML:%d;MR:%d;BL:%d;BR:%d;\n",
 800396e:	edd3 8a00 	vldr	s17, [r3]
 8003972:	4b45      	ldr	r3, [pc, #276]	; (8003a88 <HAL_UART_RxCpltCallback+0x1f8>)
							(int) ((adcval[5] / 4096 - 0.94) / 0.018));
 8003974:	0b00      	lsrs	r0, r0, #12
					printf("R:%d;P:%d;FL:%d;FR:%d;ML:%d;MR:%d;BL:%d;BR:%d;\n",
 8003976:	ed93 8a00 	vldr	s16, [r3]
							(int) ((adcval[5] / 4096 - 0.94) / 0.018));
 800397a:	f7fc fdcb 	bl	8000514 <__aeabi_i2d>
 800397e:	a332      	add	r3, pc, #200	; (adr r3, 8003a48 <HAL_UART_RxCpltCallback+0x1b8>)
 8003980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003984:	f7fc fc78 	bl	8000278 <__aeabi_dsub>
 8003988:	a331      	add	r3, pc, #196	; (adr r3, 8003a50 <HAL_UART_RxCpltCallback+0x1c0>)
 800398a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800398e:	f7fc ff51 	bl	8000834 <__aeabi_ddiv>
					printf("R:%d;P:%d;FL:%d;FR:%d;ML:%d;MR:%d;BL:%d;BR:%d;\n",
 8003992:	f7fd f837 	bl	8000a04 <__aeabi_d2iz>
 8003996:	9004      	str	r0, [sp, #16]
							(int) ((adcval[4] / 4096 - 0.94) / 0.018),
 8003998:	8928      	ldrh	r0, [r5, #8]
 800399a:	0b00      	lsrs	r0, r0, #12
 800399c:	f7fc fdba 	bl	8000514 <__aeabi_i2d>
 80039a0:	a329      	add	r3, pc, #164	; (adr r3, 8003a48 <HAL_UART_RxCpltCallback+0x1b8>)
 80039a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039a6:	f7fc fc67 	bl	8000278 <__aeabi_dsub>
 80039aa:	a329      	add	r3, pc, #164	; (adr r3, 8003a50 <HAL_UART_RxCpltCallback+0x1c0>)
 80039ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b0:	f7fc ff40 	bl	8000834 <__aeabi_ddiv>
					printf("R:%d;P:%d;FL:%d;FR:%d;ML:%d;MR:%d;BL:%d;BR:%d;\n",
 80039b4:	f7fd f826 	bl	8000a04 <__aeabi_d2iz>
 80039b8:	9003      	str	r0, [sp, #12]
							(int) ((adcval[3] / 4096 - 0.94) / 0.018),
 80039ba:	88e8      	ldrh	r0, [r5, #6]
 80039bc:	0b00      	lsrs	r0, r0, #12
 80039be:	f7fc fda9 	bl	8000514 <__aeabi_i2d>
 80039c2:	a321      	add	r3, pc, #132	; (adr r3, 8003a48 <HAL_UART_RxCpltCallback+0x1b8>)
 80039c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c8:	f7fc fc56 	bl	8000278 <__aeabi_dsub>
 80039cc:	a320      	add	r3, pc, #128	; (adr r3, 8003a50 <HAL_UART_RxCpltCallback+0x1c0>)
 80039ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039d2:	f7fc ff2f 	bl	8000834 <__aeabi_ddiv>
					printf("R:%d;P:%d;FL:%d;FR:%d;ML:%d;MR:%d;BL:%d;BR:%d;\n",
 80039d6:	f7fd f815 	bl	8000a04 <__aeabi_d2iz>
 80039da:	9002      	str	r0, [sp, #8]
							(int) ((adcval[2] / 4096 - 0.94) / 0.018),
 80039dc:	88a8      	ldrh	r0, [r5, #4]
 80039de:	0b00      	lsrs	r0, r0, #12
 80039e0:	f7fc fd98 	bl	8000514 <__aeabi_i2d>
 80039e4:	a318      	add	r3, pc, #96	; (adr r3, 8003a48 <HAL_UART_RxCpltCallback+0x1b8>)
 80039e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ea:	f7fc fc45 	bl	8000278 <__aeabi_dsub>
 80039ee:	a318      	add	r3, pc, #96	; (adr r3, 8003a50 <HAL_UART_RxCpltCallback+0x1c0>)
 80039f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f4:	f7fc ff1e 	bl	8000834 <__aeabi_ddiv>
					printf("R:%d;P:%d;FL:%d;FR:%d;ML:%d;MR:%d;BL:%d;BR:%d;\n",
 80039f8:	f7fd f804 	bl	8000a04 <__aeabi_d2iz>
 80039fc:	9001      	str	r0, [sp, #4]
							(int) ((adcval[1] / 4096 - 0.94) / 0.018),
 80039fe:	8868      	ldrh	r0, [r5, #2]
 8003a00:	0b00      	lsrs	r0, r0, #12
 8003a02:	f7fc fd87 	bl	8000514 <__aeabi_i2d>
 8003a06:	a310      	add	r3, pc, #64	; (adr r3, 8003a48 <HAL_UART_RxCpltCallback+0x1b8>)
 8003a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a0c:	f7fc fc34 	bl	8000278 <__aeabi_dsub>
 8003a10:	a30f      	add	r3, pc, #60	; (adr r3, 8003a50 <HAL_UART_RxCpltCallback+0x1c0>)
 8003a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a16:	f7fc ff0d 	bl	8000834 <__aeabi_ddiv>
					printf("R:%d;P:%d;FL:%d;FR:%d;ML:%d;MR:%d;BL:%d;BR:%d;\n",
 8003a1a:	f7fc fff3 	bl	8000a04 <__aeabi_d2iz>
 8003a1e:	eefd 8ae8 	vcvt.s32.f32	s17, s17
 8003a22:	eebd 8ac8 	vcvt.s32.f32	s16, s16
 8003a26:	9000      	str	r0, [sp, #0]
 8003a28:	4643      	mov	r3, r8
 8003a2a:	ee18 2a90 	vmov	r2, s17
 8003a2e:	ee18 1a10 	vmov	r1, s16
 8003a32:	4816      	ldr	r0, [pc, #88]	; (8003a8c <HAL_UART_RxCpltCallback+0x1fc>)
 8003a34:	f000 fd6c 	bl	8004510 <iprintf>
					break;
 8003a38:	e771      	b.n	800391e <HAL_UART_RxCpltCallback+0x8e>
			} else if (Ble[0] == (uint8_t) 0x02) {		//serial restart
 8003a3a:	2b02      	cmp	r3, #2
				serial_mode = 0;
 8003a3c:	bf01      	itttt	eq
 8003a3e:	4a0a      	ldreq	r2, [pc, #40]	; (8003a68 <HAL_UART_RxCpltCallback+0x1d8>)
 8003a40:	2300      	moveq	r3, #0
 8003a42:	7013      	strbeq	r3, [r2, #0]
				Ble[0] = 0x00;
 8003a44:	7023      	strbeq	r3, [r4, #0]
 8003a46:	e73b      	b.n	80038c0 <HAL_UART_RxCpltCallback+0x30>
 8003a48:	e147ae14 	.word	0xe147ae14
 8003a4c:	3fee147a 	.word	0x3fee147a
 8003a50:	8d4fdf3b 	.word	0x8d4fdf3b
 8003a54:	3f926e97 	.word	0x3f926e97
 8003a58:	40011000 	.word	0x40011000
 8003a5c:	20000198 	.word	0x20000198
 8003a60:	200000bd 	.word	0x200000bd
 8003a64:	20000408 	.word	0x20000408
 8003a68:	200000bc 	.word	0x200000bc
 8003a6c:	200000b5 	.word	0x200000b5
 8003a70:	20000008 	.word	0x20000008
 8003a74:	200000b0 	.word	0x200000b0
 8003a78:	200000ad 	.word	0x200000ad
 8003a7c:	200000b8 	.word	0x200000b8
 8003a80:	200001f8 	.word	0x200001f8
 8003a84:	200000d8 	.word	0x200000d8
 8003a88:	200000d0 	.word	0x200000d0
 8003a8c:	08005320 	.word	0x08005320

08003a90 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8003a90:	4770      	bx	lr
	...

08003a94 <MX_SPI2_Init>:

/* USER CODE END 0 */

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003a94:	b530      	push	{r4, r5, lr}
 8003a96:	b093      	sub	sp, #76	; 0x4c
  LL_SPI_InitTypeDef SPI_InitStruct = {0};

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a98:	2418      	movs	r4, #24
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8003a9a:	2228      	movs	r2, #40	; 0x28
 8003a9c:	2100      	movs	r1, #0
 8003a9e:	a808      	add	r0, sp, #32
 8003aa0:	f000 fd2e 	bl	8004500 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003aa4:	4622      	mov	r2, r4
 8003aa6:	2100      	movs	r1, #0
 8003aa8:	a802      	add	r0, sp, #8
 8003aaa:	f000 fd29 	bl	8004500 <memset>
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8003aae:	4b1e      	ldr	r3, [pc, #120]	; (8003b28 <MX_SPI2_Init+0x94>)
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ab0:	481e      	ldr	r0, [pc, #120]	; (8003b2c <MX_SPI2_Init+0x98>)
 8003ab2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ab4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ab8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8003aba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003abc:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003ac0:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8003ac2:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8003ac4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ac6:	f042 0202 	orr.w	r2, r2, #2
 8003aca:	631a      	str	r2, [r3, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8003ad4:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8003ad6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003ada:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003adc:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003ade:	2502      	movs	r5, #2
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003ae0:	9304      	str	r3, [sp, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ae2:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003ae4:	2305      	movs	r3, #5
 8003ae6:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003ae8:	9503      	str	r5, [sp, #12]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003aea:	f7ff f829 	bl	8002b40 <LL_GPIO_Init>
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8003aee:	940e      	str	r4, [sp, #56]	; 0x38
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003af0:	f44f 7282 	mov.w	r2, #260	; 0x104
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
  SPI_InitStruct.CRCPoly = 10;
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8003af4:	4c0e      	ldr	r4, [pc, #56]	; (8003b30 <MX_SPI2_Init+0x9c>)
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003af6:	9209      	str	r2, [sp, #36]	; 0x24
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003af8:	2300      	movs	r3, #0
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003afa:	2201      	movs	r2, #1
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003afc:	9308      	str	r3, [sp, #32]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003afe:	930a      	str	r3, [sp, #40]	; 0x28
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003b00:	920c      	str	r2, [sp, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003b02:	930f      	str	r3, [sp, #60]	; 0x3c
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003b04:	f44f 7200 	mov.w	r2, #512	; 0x200
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003b08:	9310      	str	r3, [sp, #64]	; 0x40
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8003b0a:	a908      	add	r1, sp, #32
  SPI_InitStruct.CRCPoly = 10;
 8003b0c:	230a      	movs	r3, #10
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8003b0e:	4620      	mov	r0, r4
  SPI_InitStruct.CRCPoly = 10;
 8003b10:	9311      	str	r3, [sp, #68]	; 0x44
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003b12:	950b      	str	r5, [sp, #44]	; 0x2c
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003b14:	920d      	str	r2, [sp, #52]	; 0x34
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8003b16:	f7ff f8b5 	bl	8002c84 <LL_SPI_Init>
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8003b1a:	6863      	ldr	r3, [r4, #4]
 8003b1c:	f023 0310 	bic.w	r3, r3, #16
 8003b20:	6063      	str	r3, [r4, #4]
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);

}
 8003b22:	b013      	add	sp, #76	; 0x4c
 8003b24:	bd30      	pop	{r4, r5, pc}
 8003b26:	bf00      	nop
 8003b28:	40023800 	.word	0x40023800
 8003b2c:	40020400 	.word	0x40020400
 8003b30:	40003800 	.word	0x40003800

08003b34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b34:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b36:	4b0c      	ldr	r3, [pc, #48]	; (8003b68 <HAL_MspInit+0x34>)
 8003b38:	2100      	movs	r1, #0
 8003b3a:	9100      	str	r1, [sp, #0]
 8003b3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b3e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b42:	645a      	str	r2, [r3, #68]	; 0x44
 8003b44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b46:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003b4a:	9200      	str	r2, [sp, #0]
 8003b4c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b4e:	9101      	str	r1, [sp, #4]
 8003b50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b52:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003b56:	641a      	str	r2, [r3, #64]	; 0x40
 8003b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b5e:	9301      	str	r3, [sp, #4]
 8003b60:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b62:	b002      	add	sp, #8
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop
 8003b68:	40023800 	.word	0x40023800

08003b6c <NMI_Handler>:
 8003b6c:	4770      	bx	lr

08003b6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b6e:	e7fe      	b.n	8003b6e <HardFault_Handler>

08003b70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b70:	e7fe      	b.n	8003b70 <MemManage_Handler>

08003b72 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b72:	e7fe      	b.n	8003b72 <BusFault_Handler>

08003b74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b74:	e7fe      	b.n	8003b74 <UsageFault_Handler>

08003b76 <SVC_Handler>:
 8003b76:	4770      	bx	lr

08003b78 <DebugMon_Handler>:
 8003b78:	4770      	bx	lr

08003b7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003b7a:	4770      	bx	lr

08003b7c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b7c:	f7fd b9a0 	b.w	8000ec0 <HAL_IncTick>

08003b80 <TIM1_CC_IRQHandler>:
void TIM1_CC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003b80:	4801      	ldr	r0, [pc, #4]	; (8003b88 <TIM1_CC_IRQHandler+0x8>)
 8003b82:	f7fe b9fd 	b.w	8001f80 <HAL_TIM_IRQHandler>
 8003b86:	bf00      	nop
 8003b88:	20000308 	.word	0x20000308

08003b8c <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003b8c:	4801      	ldr	r0, [pc, #4]	; (8003b94 <TIM2_IRQHandler+0x8>)
 8003b8e:	f7fe b9f7 	b.w	8001f80 <HAL_TIM_IRQHandler>
 8003b92:	bf00      	nop
 8003b94:	20000388 	.word	0x20000388

08003b98 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003b98:	4801      	ldr	r0, [pc, #4]	; (8003ba0 <TIM3_IRQHandler+0x8>)
 8003b9a:	f7fe b9f1 	b.w	8001f80 <HAL_TIM_IRQHandler>
 8003b9e:	bf00      	nop
 8003ba0:	20000248 	.word	0x20000248

08003ba4 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003ba4:	4801      	ldr	r0, [pc, #4]	; (8003bac <TIM4_IRQHandler+0x8>)
 8003ba6:	f7fe b9eb 	b.w	8001f80 <HAL_TIM_IRQHandler>
 8003baa:	bf00      	nop
 8003bac:	20000208 	.word	0x20000208

08003bb0 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003bb0:	4801      	ldr	r0, [pc, #4]	; (8003bb8 <USART1_IRQHandler+0x8>)
 8003bb2:	f7fe bf1d 	b.w	80029f0 <HAL_UART_IRQHandler>
 8003bb6:	bf00      	nop
 8003bb8:	20000408 	.word	0x20000408

08003bbc <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003bbc:	4801      	ldr	r0, [pc, #4]	; (8003bc4 <TIM7_IRQHandler+0x8>)
 8003bbe:	f7fe b9df 	b.w	8001f80 <HAL_TIM_IRQHandler>
 8003bc2:	bf00      	nop
 8003bc4:	200003c8 	.word	0x200003c8

08003bc8 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003bc8:	4801      	ldr	r0, [pc, #4]	; (8003bd0 <DMA2_Stream0_IRQHandler+0x8>)
 8003bca:	f7fd bcf3 	b.w	80015b4 <HAL_DMA_IRQHandler>
 8003bce:	bf00      	nop
 8003bd0:	20000124 	.word	0x20000124

08003bd4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003bd4:	b570      	push	{r4, r5, r6, lr}
 8003bd6:	460e      	mov	r6, r1
 8003bd8:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003bda:	460c      	mov	r4, r1
 8003bdc:	1ba3      	subs	r3, r4, r6
 8003bde:	429d      	cmp	r5, r3
 8003be0:	dc01      	bgt.n	8003be6 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8003be2:	4628      	mov	r0, r5
 8003be4:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8003be6:	f3af 8000 	nop.w
 8003bea:	f804 0b01 	strb.w	r0, [r4], #1
 8003bee:	e7f5      	b.n	8003bdc <_read+0x8>

08003bf0 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8003bf0:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003bf2:	4b0a      	ldr	r3, [pc, #40]	; (8003c1c <_sbrk+0x2c>)
 8003bf4:	6819      	ldr	r1, [r3, #0]
{
 8003bf6:	4602      	mov	r2, r0
	if (heap_end == 0)
 8003bf8:	b909      	cbnz	r1, 8003bfe <_sbrk+0xe>
		heap_end = &end;
 8003bfa:	4909      	ldr	r1, [pc, #36]	; (8003c20 <_sbrk+0x30>)
 8003bfc:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8003bfe:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8003c00:	4669      	mov	r1, sp
 8003c02:	4402      	add	r2, r0
 8003c04:	428a      	cmp	r2, r1
 8003c06:	d906      	bls.n	8003c16 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8003c08:	f000 fc50 	bl	80044ac <__errno>
 8003c0c:	230c      	movs	r3, #12
 8003c0e:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8003c10:	f04f 30ff 	mov.w	r0, #4294967295
 8003c14:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8003c16:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8003c18:	bd08      	pop	{r3, pc}
 8003c1a:	bf00      	nop
 8003c1c:	200000c0 	.word	0x200000c0
 8003c20:	2000044c 	.word	0x2000044c

08003c24 <_close>:

int _close(int file)
{
	return -1;
}
 8003c24:	f04f 30ff 	mov.w	r0, #4294967295
 8003c28:	4770      	bx	lr

08003c2a <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003c2a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c2e:	604b      	str	r3, [r1, #4]
	return 0;
}
 8003c30:	2000      	movs	r0, #0
 8003c32:	4770      	bx	lr

08003c34 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8003c34:	2001      	movs	r0, #1
 8003c36:	4770      	bx	lr

08003c38 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003c38:	2000      	movs	r0, #0
 8003c3a:	4770      	bx	lr

08003c3c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c3c:	490f      	ldr	r1, [pc, #60]	; (8003c7c <SystemInit+0x40>)
 8003c3e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003c42:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003c46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003c4a:	4b0d      	ldr	r3, [pc, #52]	; (8003c80 <SystemInit+0x44>)
 8003c4c:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003c4e:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8003c50:	f042 0201 	orr.w	r2, r2, #1
 8003c54:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8003c56:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003c5e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003c62:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003c64:	4a07      	ldr	r2, [pc, #28]	; (8003c84 <SystemInit+0x48>)
 8003c66:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003c6e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003c70:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003c72:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003c76:	608b      	str	r3, [r1, #8]
 8003c78:	4770      	bx	lr
 8003c7a:	bf00      	nop
 8003c7c:	e000ed00 	.word	0xe000ed00
 8003c80:	40023800 	.word	0x40023800
 8003c84:	24003010 	.word	0x24003010

08003c88 <MX_TIM1_Init>:
TIM_HandleTypeDef htim11;
TIM_HandleTypeDef htim13;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003c88:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c8a:	2400      	movs	r4, #0
{
 8003c8c:	b086      	sub	sp, #24
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003c8e:	2210      	movs	r2, #16
 8003c90:	4621      	mov	r1, r4
 8003c92:	a802      	add	r0, sp, #8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c94:	9400      	str	r4, [sp, #0]
 8003c96:	9401      	str	r4, [sp, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003c98:	f000 fc32 	bl	8004500 <memset>

  htim1.Instance = TIM1;
 8003c9c:	4828      	ldr	r0, [pc, #160]	; (8003d40 <MX_TIM1_Init+0xb8>)
  htim1.Init.Prescaler = 168-1;
 8003c9e:	4a29      	ldr	r2, [pc, #164]	; (8003d44 <MX_TIM1_Init+0xbc>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ca0:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 168-1;
 8003ca2:	23a7      	movs	r3, #167	; 0xa7
 8003ca4:	e880 000c 	stmia.w	r0, {r2, r3}
  htim1.Init.Period = 30000-1;
 8003ca8:	f247 532f 	movw	r3, #29999	; 0x752f
 8003cac:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003cae:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8003cb0:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003cb2:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8003cb4:	f7fe faa0 	bl	80021f8 <HAL_TIM_IC_Init>
 8003cb8:	b108      	cbz	r0, 8003cbe <MX_TIM1_Init+0x36>
  {
    Error_Handler();
 8003cba:	f7ff fee9 	bl	8003a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003cbe:	4669      	mov	r1, sp
 8003cc0:	481f      	ldr	r0, [pc, #124]	; (8003d40 <MX_TIM1_Init+0xb8>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cc2:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cc4:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003cc6:	f7fe fcb6 	bl	8002636 <HAL_TIMEx_MasterConfigSynchronization>
 8003cca:	b108      	cbz	r0, 8003cd0 <MX_TIM1_Init+0x48>
  {
    Error_Handler();
 8003ccc:	f7ff fee0 	bl	8003a90 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003cd0:	2301      	movs	r3, #1
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003cd2:	2200      	movs	r2, #0
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003cd4:	9303      	str	r3, [sp, #12]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
  sConfigIC.ICFilter = 15;
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003cd6:	a902      	add	r1, sp, #8
  sConfigIC.ICFilter = 15;
 8003cd8:	230f      	movs	r3, #15
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003cda:	4819      	ldr	r0, [pc, #100]	; (8003d40 <MX_TIM1_Init+0xb8>)
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003cdc:	9202      	str	r2, [sp, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003cde:	9204      	str	r2, [sp, #16]
  sConfigIC.ICFilter = 15;
 8003ce0:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003ce2:	f7fe fbc1 	bl	8002468 <HAL_TIM_IC_ConfigChannel>
 8003ce6:	b108      	cbz	r0, 8003cec <MX_TIM1_Init+0x64>
  {
    Error_Handler();
 8003ce8:	f7ff fed2 	bl	8003a90 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8003cec:	2302      	movs	r3, #2
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
  sConfigIC.ICFilter = 0;
 8003cee:	2400      	movs	r4, #0
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003cf0:	2204      	movs	r2, #4
 8003cf2:	a902      	add	r1, sp, #8
 8003cf4:	4812      	ldr	r0, [pc, #72]	; (8003d40 <MX_TIM1_Init+0xb8>)
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8003cf6:	9302      	str	r3, [sp, #8]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8003cf8:	9303      	str	r3, [sp, #12]
  sConfigIC.ICFilter = 0;
 8003cfa:	9405      	str	r4, [sp, #20]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003cfc:	f7fe fbb4 	bl	8002468 <HAL_TIM_IC_ConfigChannel>
 8003d00:	b108      	cbz	r0, 8003d06 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8003d02:	f7ff fec5 	bl	8003a90 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003d06:	2301      	movs	r3, #1
  sConfigIC.ICFilter = 15;
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003d08:	2208      	movs	r2, #8
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003d0a:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003d0c:	eb0d 0102 	add.w	r1, sp, r2
  sConfigIC.ICFilter = 15;
 8003d10:	230f      	movs	r3, #15
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003d12:	480b      	ldr	r0, [pc, #44]	; (8003d40 <MX_TIM1_Init+0xb8>)
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003d14:	9402      	str	r4, [sp, #8]
  sConfigIC.ICFilter = 15;
 8003d16:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003d18:	f7fe fba6 	bl	8002468 <HAL_TIM_IC_ConfigChannel>
 8003d1c:	b108      	cbz	r0, 8003d22 <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8003d1e:	f7ff feb7 	bl	8003a90 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8003d22:	2302      	movs	r3, #2
 8003d24:	9302      	str	r3, [sp, #8]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8003d26:	9303      	str	r3, [sp, #12]
  sConfigIC.ICFilter = 0;
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8003d28:	220c      	movs	r2, #12
  sConfigIC.ICFilter = 0;
 8003d2a:	2300      	movs	r3, #0
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8003d2c:	a902      	add	r1, sp, #8
 8003d2e:	4804      	ldr	r0, [pc, #16]	; (8003d40 <MX_TIM1_Init+0xb8>)
  sConfigIC.ICFilter = 0;
 8003d30:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8003d32:	f7fe fb99 	bl	8002468 <HAL_TIM_IC_ConfigChannel>
 8003d36:	b108      	cbz	r0, 8003d3c <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8003d38:	f7ff feaa 	bl	8003a90 <Error_Handler>
  }

}
 8003d3c:	b006      	add	sp, #24
 8003d3e:	bd10      	pop	{r4, pc}
 8003d40:	20000308 	.word	0x20000308
 8003d44:	40010000 	.word	0x40010000

08003d48 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003d48:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d4a:	2400      	movs	r4, #0
{
 8003d4c:	b086      	sub	sp, #24
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003d4e:	2210      	movs	r2, #16
 8003d50:	4621      	mov	r1, r4
 8003d52:	a802      	add	r0, sp, #8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d54:	9400      	str	r4, [sp, #0]
 8003d56:	9401      	str	r4, [sp, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003d58:	f000 fbd2 	bl	8004500 <memset>

  htim2.Instance = TIM2;
 8003d5c:	4828      	ldr	r0, [pc, #160]	; (8003e00 <MX_TIM2_Init+0xb8>)
  htim2.Init.Prescaler = 84-1;
 8003d5e:	2353      	movs	r3, #83	; 0x53
 8003d60:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003d64:	e880 000c 	stmia.w	r0, {r2, r3}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 30000-1;
 8003d68:	f247 532f 	movw	r3, #29999	; 0x752f
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d6c:	6084      	str	r4, [r0, #8]
  htim2.Init.Period = 30000-1;
 8003d6e:	60c3      	str	r3, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d70:	6104      	str	r4, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d72:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8003d74:	f7fe fa40 	bl	80021f8 <HAL_TIM_IC_Init>
 8003d78:	b108      	cbz	r0, 8003d7e <MX_TIM2_Init+0x36>
  {
    Error_Handler();
 8003d7a:	f7ff fe89 	bl	8003a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003d7e:	4669      	mov	r1, sp
 8003d80:	481f      	ldr	r0, [pc, #124]	; (8003e00 <MX_TIM2_Init+0xb8>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d82:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d84:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003d86:	f7fe fc56 	bl	8002636 <HAL_TIMEx_MasterConfigSynchronization>
 8003d8a:	b108      	cbz	r0, 8003d90 <MX_TIM2_Init+0x48>
  {
    Error_Handler();
 8003d8c:	f7ff fe80 	bl	8003a90 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003d90:	2301      	movs	r3, #1
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003d92:	2200      	movs	r2, #0
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003d94:	9303      	str	r3, [sp, #12]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
  sConfigIC.ICFilter = 15;
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003d96:	a902      	add	r1, sp, #8
  sConfigIC.ICFilter = 15;
 8003d98:	230f      	movs	r3, #15
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003d9a:	4819      	ldr	r0, [pc, #100]	; (8003e00 <MX_TIM2_Init+0xb8>)
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003d9c:	9202      	str	r2, [sp, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003d9e:	9204      	str	r2, [sp, #16]
  sConfigIC.ICFilter = 15;
 8003da0:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003da2:	f7fe fb61 	bl	8002468 <HAL_TIM_IC_ConfigChannel>
 8003da6:	b108      	cbz	r0, 8003dac <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8003da8:	f7ff fe72 	bl	8003a90 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8003dac:	2302      	movs	r3, #2
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
  sConfigIC.ICFilter = 0;
 8003dae:	2400      	movs	r4, #0
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003db0:	2204      	movs	r2, #4
 8003db2:	a902      	add	r1, sp, #8
 8003db4:	4812      	ldr	r0, [pc, #72]	; (8003e00 <MX_TIM2_Init+0xb8>)
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8003db6:	9302      	str	r3, [sp, #8]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8003db8:	9303      	str	r3, [sp, #12]
  sConfigIC.ICFilter = 0;
 8003dba:	9405      	str	r4, [sp, #20]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003dbc:	f7fe fb54 	bl	8002468 <HAL_TIM_IC_ConfigChannel>
 8003dc0:	b108      	cbz	r0, 8003dc6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8003dc2:	f7ff fe65 	bl	8003a90 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003dc6:	2301      	movs	r3, #1
  sConfigIC.ICFilter = 15;
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003dc8:	2208      	movs	r2, #8
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003dca:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003dcc:	eb0d 0102 	add.w	r1, sp, r2
  sConfigIC.ICFilter = 15;
 8003dd0:	230f      	movs	r3, #15
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003dd2:	480b      	ldr	r0, [pc, #44]	; (8003e00 <MX_TIM2_Init+0xb8>)
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003dd4:	9402      	str	r4, [sp, #8]
  sConfigIC.ICFilter = 15;
 8003dd6:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003dd8:	f7fe fb46 	bl	8002468 <HAL_TIM_IC_ConfigChannel>
 8003ddc:	b108      	cbz	r0, 8003de2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8003dde:	f7ff fe57 	bl	8003a90 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8003de2:	2302      	movs	r3, #2
 8003de4:	9302      	str	r3, [sp, #8]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8003de6:	9303      	str	r3, [sp, #12]
  sConfigIC.ICFilter = 0;
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8003de8:	220c      	movs	r2, #12
  sConfigIC.ICFilter = 0;
 8003dea:	2300      	movs	r3, #0
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8003dec:	a902      	add	r1, sp, #8
 8003dee:	4804      	ldr	r0, [pc, #16]	; (8003e00 <MX_TIM2_Init+0xb8>)
  sConfigIC.ICFilter = 0;
 8003df0:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8003df2:	f7fe fb39 	bl	8002468 <HAL_TIM_IC_ConfigChannel>
 8003df6:	b108      	cbz	r0, 8003dfc <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8003df8:	f7ff fe4a 	bl	8003a90 <Error_Handler>
  }

}
 8003dfc:	b006      	add	sp, #24
 8003dfe:	bd10      	pop	{r4, pc}
 8003e00:	20000388 	.word	0x20000388

08003e04 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003e04:	b510      	push	{r4, lr}
 8003e06:	b08c      	sub	sp, #48	; 0x30
  TIM_Encoder_InitTypeDef sConfig = {0};
 8003e08:	2224      	movs	r2, #36	; 0x24
 8003e0a:	2100      	movs	r1, #0
 8003e0c:	a803      	add	r0, sp, #12
 8003e0e:	f000 fb77 	bl	8004500 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim3.Instance = TIM3;
 8003e12:	4812      	ldr	r0, [pc, #72]	; (8003e5c <MX_TIM3_Init+0x58>)
  htim3.Init.Prescaler = 84-1;
 8003e14:	4a12      	ldr	r2, [pc, #72]	; (8003e60 <MX_TIM3_Init+0x5c>)
 8003e16:	2353      	movs	r3, #83	; 0x53
 8003e18:	e880 000c 	stmia.w	r0, {r2, r3}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 30000-1;
 8003e1c:	f247 532f 	movw	r3, #29999	; 0x752f
 8003e20:	60c3      	str	r3, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003e22:	2303      	movs	r3, #3
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e24:	2400      	movs	r4, #0
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003e26:	9303      	str	r3, [sp, #12]
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8003e28:	a903      	add	r1, sp, #12
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003e2a:	2301      	movs	r3, #1
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e2c:	9401      	str	r4, [sp, #4]
 8003e2e:	9402      	str	r4, [sp, #8]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e30:	6084      	str	r4, [r0, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e32:	6104      	str	r4, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e34:	6184      	str	r4, [r0, #24]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003e36:	9305      	str	r3, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003e38:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8003e3a:	f7fe f9f7 	bl	800222c <HAL_TIM_Encoder_Init>
 8003e3e:	b108      	cbz	r0, 8003e44 <MX_TIM3_Init+0x40>
  {
    Error_Handler();
 8003e40:	f7ff fe26 	bl	8003a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003e44:	a901      	add	r1, sp, #4
 8003e46:	4805      	ldr	r0, [pc, #20]	; (8003e5c <MX_TIM3_Init+0x58>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e48:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e4a:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003e4c:	f7fe fbf3 	bl	8002636 <HAL_TIMEx_MasterConfigSynchronization>
 8003e50:	b108      	cbz	r0, 8003e56 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8003e52:	f7ff fe1d 	bl	8003a90 <Error_Handler>
  }

}
 8003e56:	b00c      	add	sp, #48	; 0x30
 8003e58:	bd10      	pop	{r4, pc}
 8003e5a:	bf00      	nop
 8003e5c:	20000248 	.word	0x20000248
 8003e60:	40000400 	.word	0x40000400

08003e64 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003e64:	b510      	push	{r4, lr}
 8003e66:	b08c      	sub	sp, #48	; 0x30
  TIM_Encoder_InitTypeDef sConfig = {0};
 8003e68:	2224      	movs	r2, #36	; 0x24
 8003e6a:	2100      	movs	r1, #0
 8003e6c:	a803      	add	r0, sp, #12
 8003e6e:	f000 fb47 	bl	8004500 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim4.Instance = TIM4;
 8003e72:	4812      	ldr	r0, [pc, #72]	; (8003ebc <MX_TIM4_Init+0x58>)
  htim4.Init.Prescaler = 84-1;
 8003e74:	4a12      	ldr	r2, [pc, #72]	; (8003ec0 <MX_TIM4_Init+0x5c>)
 8003e76:	2353      	movs	r3, #83	; 0x53
 8003e78:	e880 000c 	stmia.w	r0, {r2, r3}
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 30000-1;
 8003e7c:	f247 532f 	movw	r3, #29999	; 0x752f
 8003e80:	60c3      	str	r3, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003e82:	2303      	movs	r3, #3
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e84:	2400      	movs	r4, #0
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003e86:	9303      	str	r3, [sp, #12]
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003e88:	a903      	add	r1, sp, #12
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003e8a:	2301      	movs	r3, #1
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e8c:	9401      	str	r4, [sp, #4]
 8003e8e:	9402      	str	r4, [sp, #8]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e90:	6084      	str	r4, [r0, #8]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e92:	6104      	str	r4, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e94:	6184      	str	r4, [r0, #24]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003e96:	9305      	str	r3, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003e98:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003e9a:	f7fe f9c7 	bl	800222c <HAL_TIM_Encoder_Init>
 8003e9e:	b108      	cbz	r0, 8003ea4 <MX_TIM4_Init+0x40>
  {
    Error_Handler();
 8003ea0:	f7ff fdf6 	bl	8003a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003ea4:	a901      	add	r1, sp, #4
 8003ea6:	4805      	ldr	r0, [pc, #20]	; (8003ebc <MX_TIM4_Init+0x58>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ea8:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003eaa:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003eac:	f7fe fbc3 	bl	8002636 <HAL_TIMEx_MasterConfigSynchronization>
 8003eb0:	b108      	cbz	r0, 8003eb6 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8003eb2:	f7ff fded 	bl	8003a90 <Error_Handler>
  }

}
 8003eb6:	b00c      	add	sp, #48	; 0x30
 8003eb8:	bd10      	pop	{r4, pc}
 8003eba:	bf00      	nop
 8003ebc:	20000208 	.word	0x20000208
 8003ec0:	40000800 	.word	0x40000800

08003ec4 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8003ec4:	b513      	push	{r0, r1, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim7.Instance = TIM7;
  htim7.Init.Prescaler = 84-1;
 8003ec6:	4a0e      	ldr	r2, [pc, #56]	; (8003f00 <MX_TIM7_Init+0x3c>)
  htim7.Instance = TIM7;
 8003ec8:	480e      	ldr	r0, [pc, #56]	; (8003f04 <MX_TIM7_Init+0x40>)
  htim7.Init.Prescaler = 84-1;
 8003eca:	2353      	movs	r3, #83	; 0x53
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ecc:	2400      	movs	r4, #0
  htim7.Init.Prescaler = 84-1;
 8003ece:	e880 000c 	stmia.w	r0, {r2, r3}
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim7.Init.Period = 1000-1;
 8003ed2:	f240 33e7 	movw	r3, #999	; 0x3e7
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ed6:	9400      	str	r4, [sp, #0]
 8003ed8:	9401      	str	r4, [sp, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003eda:	6084      	str	r4, [r0, #8]
  htim7.Init.Period = 1000-1;
 8003edc:	60c3      	str	r3, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ede:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003ee0:	f7fe f956 	bl	8002190 <HAL_TIM_Base_Init>
 8003ee4:	b108      	cbz	r0, 8003eea <MX_TIM7_Init+0x26>
  {
    Error_Handler();
 8003ee6:	f7ff fdd3 	bl	8003a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003eea:	4669      	mov	r1, sp
 8003eec:	4805      	ldr	r0, [pc, #20]	; (8003f04 <MX_TIM7_Init+0x40>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003eee:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ef0:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003ef2:	f7fe fba0 	bl	8002636 <HAL_TIMEx_MasterConfigSynchronization>
 8003ef6:	b108      	cbz	r0, 8003efc <MX_TIM7_Init+0x38>
  {
    Error_Handler();
 8003ef8:	f7ff fdca 	bl	8003a90 <Error_Handler>
  }

}
 8003efc:	b002      	add	sp, #8
 8003efe:	bd10      	pop	{r4, pc}
 8003f00:	40001400 	.word	0x40001400
 8003f04:	200003c8 	.word	0x200003c8

08003f08 <HAL_TIM_IC_MspInit>:
  HAL_TIM_MspPostInit(&htim13);

}

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8003f08:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f0a:	2214      	movs	r2, #20
{
 8003f0c:	b08a      	sub	sp, #40	; 0x28
 8003f0e:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f10:	2100      	movs	r1, #0
 8003f12:	eb0d 0002 	add.w	r0, sp, r2
 8003f16:	f000 faf3 	bl	8004500 <memset>
  if(tim_icHandle->Instance==TIM1)
 8003f1a:	6823      	ldr	r3, [r4, #0]
 8003f1c:	4a37      	ldr	r2, [pc, #220]	; (8003ffc <HAL_TIM_IC_MspInit+0xf4>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d12a      	bne.n	8003f78 <HAL_TIM_IC_MspInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003f22:	4b37      	ldr	r3, [pc, #220]	; (8004000 <HAL_TIM_IC_MspInit+0xf8>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003f24:	4837      	ldr	r0, [pc, #220]	; (8004004 <HAL_TIM_IC_MspInit+0xfc>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003f26:	2400      	movs	r4, #0
 8003f28:	9400      	str	r4, [sp, #0]
 8003f2a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f2c:	f042 0201 	orr.w	r2, r2, #1
 8003f30:	645a      	str	r2, [r3, #68]	; 0x44
 8003f32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f34:	f002 0201 	and.w	r2, r2, #1
 8003f38:	9200      	str	r2, [sp, #0]
 8003f3a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003f3c:	9401      	str	r4, [sp, #4]
 8003f3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f40:	f042 0210 	orr.w	r2, r2, #16
 8003f44:	631a      	str	r2, [r3, #48]	; 0x30
 8003f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f48:	f003 0310 	and.w	r3, r3, #16
 8003f4c:	9301      	str	r3, [sp, #4]
 8003f4e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_13;
 8003f50:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 8003f54:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f56:	2302      	movs	r3, #2
 8003f58:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003f5a:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003f60:	f7fd fbe2 	bl	8001728 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003f64:	201b      	movs	r0, #27
 8003f66:	4622      	mov	r2, r4
 8003f68:	4621      	mov	r1, r4
 8003f6a:	f7fd f9e7 	bl	800133c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003f6e:	201b      	movs	r0, #27
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003f70:	f7fd fa18 	bl	80013a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003f74:	b00a      	add	sp, #40	; 0x28
 8003f76:	bd70      	pop	{r4, r5, r6, pc}
  else if(tim_icHandle->Instance==TIM2)
 8003f78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f7c:	d1fa      	bne.n	8003f74 <HAL_TIM_IC_MspInit+0x6c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003f7e:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8003f82:	2400      	movs	r4, #0
 8003f84:	9402      	str	r4, [sp, #8]
 8003f86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f88:	481f      	ldr	r0, [pc, #124]	; (8004008 <HAL_TIM_IC_MspInit+0x100>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003f8a:	f042 0201 	orr.w	r2, r2, #1
 8003f8e:	641a      	str	r2, [r3, #64]	; 0x40
 8003f90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f92:	f002 0201 	and.w	r2, r2, #1
 8003f96:	9202      	str	r2, [sp, #8]
 8003f98:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f9a:	9403      	str	r4, [sp, #12]
 8003f9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f9e:	f042 0202 	orr.w	r2, r2, #2
 8003fa2:	631a      	str	r2, [r3, #48]	; 0x30
 8003fa4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fa6:	f002 0202 	and.w	r2, r2, #2
 8003faa:	9203      	str	r2, [sp, #12]
 8003fac:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fae:	9404      	str	r4, [sp, #16]
 8003fb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fb2:	f042 0201 	orr.w	r2, r2, #1
 8003fb6:	631a      	str	r2, [r3, #48]	; 0x30
 8003fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fba:	f003 0301 	and.w	r3, r3, #1
 8003fbe:	9304      	str	r3, [sp, #16]
 8003fc0:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fc2:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003fc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003fc8:	2501      	movs	r5, #1
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fca:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003fcc:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fce:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003fd0:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fd2:	f7fd fba9 	bl	8001728 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003fd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fda:	a905      	add	r1, sp, #20
 8003fdc:	480b      	ldr	r0, [pc, #44]	; (800400c <HAL_TIM_IC_MspInit+0x104>)
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003fde:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fe0:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fe2:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fe4:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003fe6:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fe8:	f7fd fb9e 	bl	8001728 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003fec:	201c      	movs	r0, #28
 8003fee:	4622      	mov	r2, r4
 8003ff0:	4621      	mov	r1, r4
 8003ff2:	f7fd f9a3 	bl	800133c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003ff6:	201c      	movs	r0, #28
 8003ff8:	e7ba      	b.n	8003f70 <HAL_TIM_IC_MspInit+0x68>
 8003ffa:	bf00      	nop
 8003ffc:	40010000 	.word	0x40010000
 8004000:	40023800 	.word	0x40023800
 8004004:	40021000 	.word	0x40021000
 8004008:	40020400 	.word	0x40020400
 800400c:	40020000 	.word	0x40020000

08004010 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8004010:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004012:	2214      	movs	r2, #20
{
 8004014:	b08a      	sub	sp, #40	; 0x28
 8004016:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004018:	2100      	movs	r1, #0
 800401a:	eb0d 0002 	add.w	r0, sp, r2
 800401e:	f000 fa6f 	bl	8004500 <memset>
  if(tim_encoderHandle->Instance==TIM3)
 8004022:	6823      	ldr	r3, [r4, #0]
 8004024:	4a2a      	ldr	r2, [pc, #168]	; (80040d0 <HAL_TIM_Encoder_MspInit+0xc0>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d128      	bne.n	800407c <HAL_TIM_Encoder_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800402a:	4b2a      	ldr	r3, [pc, #168]	; (80040d4 <HAL_TIM_Encoder_MspInit+0xc4>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800402c:	482a      	ldr	r0, [pc, #168]	; (80040d8 <HAL_TIM_Encoder_MspInit+0xc8>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 800402e:	2400      	movs	r4, #0
 8004030:	9401      	str	r4, [sp, #4]
 8004032:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004034:	f042 0202 	orr.w	r2, r2, #2
 8004038:	641a      	str	r2, [r3, #64]	; 0x40
 800403a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800403c:	f002 0202 	and.w	r2, r2, #2
 8004040:	9201      	str	r2, [sp, #4]
 8004042:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004044:	9402      	str	r4, [sp, #8]
 8004046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004048:	f042 0204 	orr.w	r2, r2, #4
 800404c:	631a      	str	r2, [r3, #48]	; 0x30
 800404e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004050:	f003 0304 	and.w	r3, r3, #4
 8004054:	9302      	str	r3, [sp, #8]
 8004056:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004058:	23c0      	movs	r3, #192	; 0xc0
 800405a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800405c:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800405e:	2302      	movs	r3, #2
 8004060:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004062:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004064:	f7fd fb60 	bl	8001728 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004068:	201d      	movs	r0, #29
 800406a:	4622      	mov	r2, r4
 800406c:	4621      	mov	r1, r4
 800406e:	f7fd f965 	bl	800133c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004072:	201d      	movs	r0, #29
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004074:	f7fd f996 	bl	80013a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8004078:	b00a      	add	sp, #40	; 0x28
 800407a:	bd10      	pop	{r4, pc}
  else if(tim_encoderHandle->Instance==TIM4)
 800407c:	4a17      	ldr	r2, [pc, #92]	; (80040dc <HAL_TIM_Encoder_MspInit+0xcc>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d1fa      	bne.n	8004078 <HAL_TIM_Encoder_MspInit+0x68>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004082:	4b14      	ldr	r3, [pc, #80]	; (80040d4 <HAL_TIM_Encoder_MspInit+0xc4>)
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004084:	4816      	ldr	r0, [pc, #88]	; (80040e0 <HAL_TIM_Encoder_MspInit+0xd0>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004086:	2400      	movs	r4, #0
 8004088:	9403      	str	r4, [sp, #12]
 800408a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800408c:	f042 0204 	orr.w	r2, r2, #4
 8004090:	641a      	str	r2, [r3, #64]	; 0x40
 8004092:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004094:	f002 0204 	and.w	r2, r2, #4
 8004098:	9203      	str	r2, [sp, #12]
 800409a:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800409c:	9404      	str	r4, [sp, #16]
 800409e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040a0:	f042 0208 	orr.w	r2, r2, #8
 80040a4:	631a      	str	r2, [r3, #48]	; 0x30
 80040a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040a8:	f003 0308 	and.w	r3, r3, #8
 80040ac:	9304      	str	r3, [sp, #16]
 80040ae:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80040b0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80040b4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80040b6:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040b8:	2302      	movs	r3, #2
 80040ba:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80040bc:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80040be:	f7fd fb33 	bl	8001728 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80040c2:	201e      	movs	r0, #30
 80040c4:	4622      	mov	r2, r4
 80040c6:	4621      	mov	r1, r4
 80040c8:	f7fd f938 	bl	800133c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80040cc:	201e      	movs	r0, #30
 80040ce:	e7d1      	b.n	8004074 <HAL_TIM_Encoder_MspInit+0x64>
 80040d0:	40000400 	.word	0x40000400
 80040d4:	40023800 	.word	0x40023800
 80040d8:	40020800 	.word	0x40020800
 80040dc:	40000800 	.word	0x40000800
 80040e0:	40020c00 	.word	0x40020c00

080040e4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80040e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  if(tim_baseHandle->Instance==TIM7)
 80040e6:	6803      	ldr	r3, [r0, #0]
 80040e8:	4a1c      	ldr	r2, [pc, #112]	; (800415c <HAL_TIM_Base_MspInit+0x78>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d115      	bne.n	800411a <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80040ee:	2200      	movs	r2, #0
 80040f0:	4b1b      	ldr	r3, [pc, #108]	; (8004160 <HAL_TIM_Base_MspInit+0x7c>)
 80040f2:	9201      	str	r2, [sp, #4]
 80040f4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80040f6:	f041 0120 	orr.w	r1, r1, #32
 80040fa:	6419      	str	r1, [r3, #64]	; 0x40
 80040fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fe:	f003 0320 	and.w	r3, r3, #32
 8004102:	9301      	str	r3, [sp, #4]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004104:	2037      	movs	r0, #55	; 0x37
 8004106:	4611      	mov	r1, r2
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004108:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800410a:	f7fd f917 	bl	800133c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800410e:	2037      	movs	r0, #55	; 0x37
 8004110:	f7fd f948 	bl	80013a4 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8004114:	b005      	add	sp, #20
 8004116:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_baseHandle->Instance==TIM11)
 800411a:	4a12      	ldr	r2, [pc, #72]	; (8004164 <HAL_TIM_Base_MspInit+0x80>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d10c      	bne.n	800413a <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8004120:	2300      	movs	r3, #0
 8004122:	9302      	str	r3, [sp, #8]
 8004124:	4b0e      	ldr	r3, [pc, #56]	; (8004160 <HAL_TIM_Base_MspInit+0x7c>)
 8004126:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004128:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800412c:	645a      	str	r2, [r3, #68]	; 0x44
 800412e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004130:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004134:	9302      	str	r3, [sp, #8]
 8004136:	9b02      	ldr	r3, [sp, #8]
 8004138:	e7ec      	b.n	8004114 <HAL_TIM_Base_MspInit+0x30>
  else if(tim_baseHandle->Instance==TIM13)
 800413a:	4a0b      	ldr	r2, [pc, #44]	; (8004168 <HAL_TIM_Base_MspInit+0x84>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d1e9      	bne.n	8004114 <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8004140:	2300      	movs	r3, #0
 8004142:	9303      	str	r3, [sp, #12]
 8004144:	4b06      	ldr	r3, [pc, #24]	; (8004160 <HAL_TIM_Base_MspInit+0x7c>)
 8004146:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004148:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800414c:	641a      	str	r2, [r3, #64]	; 0x40
 800414e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004150:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004154:	9303      	str	r3, [sp, #12]
 8004156:	9b03      	ldr	r3, [sp, #12]
}
 8004158:	e7dc      	b.n	8004114 <HAL_TIM_Base_MspInit+0x30>
 800415a:	bf00      	nop
 800415c:	40001400 	.word	0x40001400
 8004160:	40023800 	.word	0x40023800
 8004164:	40014800 	.word	0x40014800
 8004168:	40001c00 	.word	0x40001c00

0800416c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM9)
 800416c:	6802      	ldr	r2, [r0, #0]
 800416e:	4b09      	ldr	r3, [pc, #36]	; (8004194 <HAL_TIM_PWM_MspInit+0x28>)
 8004170:	429a      	cmp	r2, r3
{
 8004172:	b082      	sub	sp, #8
  if(tim_pwmHandle->Instance==TIM9)
 8004174:	d10b      	bne.n	800418e <HAL_TIM_PWM_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* TIM9 clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 8004176:	2300      	movs	r3, #0
 8004178:	9301      	str	r3, [sp, #4]
 800417a:	4b07      	ldr	r3, [pc, #28]	; (8004198 <HAL_TIM_PWM_MspInit+0x2c>)
 800417c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800417e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004182:	645a      	str	r2, [r3, #68]	; 0x44
 8004184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004186:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800418a:	9301      	str	r3, [sp, #4]
 800418c:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 800418e:	b002      	add	sp, #8
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop
 8004194:	40014000 	.word	0x40014000
 8004198:	40023800 	.word	0x40023800

0800419c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800419c:	b510      	push	{r4, lr}
 800419e:	4604      	mov	r4, r0
 80041a0:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041a2:	2214      	movs	r2, #20
 80041a4:	2100      	movs	r1, #0
 80041a6:	a803      	add	r0, sp, #12
 80041a8:	f000 f9aa 	bl	8004500 <memset>
  if(timHandle->Instance==TIM9)
 80041ac:	6823      	ldr	r3, [r4, #0]
 80041ae:	4a24      	ldr	r2, [pc, #144]	; (8004240 <HAL_TIM_MspPostInit+0xa4>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d117      	bne.n	80041e4 <HAL_TIM_MspPostInit+0x48>
  {
  /* USER CODE BEGIN TIM9_MspPostInit 0 */

  /* USER CODE END TIM9_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80041b4:	2300      	movs	r3, #0
 80041b6:	9300      	str	r3, [sp, #0]
 80041b8:	4b22      	ldr	r3, [pc, #136]	; (8004244 <HAL_TIM_MspPostInit+0xa8>)
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80041ba:	4823      	ldr	r0, [pc, #140]	; (8004248 <HAL_TIM_MspPostInit+0xac>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80041bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041be:	f042 0210 	orr.w	r2, r2, #16
 80041c2:	631a      	str	r2, [r3, #48]	; 0x30
 80041c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041c6:	f003 0310 	and.w	r3, r3, #16
 80041ca:	9300      	str	r3, [sp, #0]
 80041cc:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80041ce:	2360      	movs	r3, #96	; 0x60
 80041d0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041d2:	2302      	movs	r3, #2
 80041d4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80041d6:	2303      	movs	r3, #3
 80041d8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80041da:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80041dc:	f7fd faa4 	bl	8001728 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 80041e0:	b008      	add	sp, #32
 80041e2:	bd10      	pop	{r4, pc}
  else if(timHandle->Instance==TIM11)
 80041e4:	4a19      	ldr	r2, [pc, #100]	; (800424c <HAL_TIM_MspPostInit+0xb0>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d114      	bne.n	8004214 <HAL_TIM_MspPostInit+0x78>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80041ea:	2300      	movs	r3, #0
 80041ec:	9301      	str	r3, [sp, #4]
 80041ee:	4b15      	ldr	r3, [pc, #84]	; (8004244 <HAL_TIM_MspPostInit+0xa8>)
 80041f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041f2:	f042 0220 	orr.w	r2, r2, #32
 80041f6:	631a      	str	r2, [r3, #48]	; 0x30
 80041f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041fa:	f003 0320 	and.w	r3, r3, #32
 80041fe:	9301      	str	r3, [sp, #4]
 8004200:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004202:	2380      	movs	r3, #128	; 0x80
 8004204:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004206:	2302      	movs	r3, #2
 8004208:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 800420a:	2303      	movs	r3, #3
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 800420c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800420e:	a903      	add	r1, sp, #12
 8004210:	480f      	ldr	r0, [pc, #60]	; (8004250 <HAL_TIM_MspPostInit+0xb4>)
 8004212:	e7e3      	b.n	80041dc <HAL_TIM_MspPostInit+0x40>
  else if(timHandle->Instance==TIM13)
 8004214:	4a0f      	ldr	r2, [pc, #60]	; (8004254 <HAL_TIM_MspPostInit+0xb8>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d1e2      	bne.n	80041e0 <HAL_TIM_MspPostInit+0x44>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800421a:	2300      	movs	r3, #0
 800421c:	9302      	str	r3, [sp, #8]
 800421e:	4b09      	ldr	r3, [pc, #36]	; (8004244 <HAL_TIM_MspPostInit+0xa8>)
 8004220:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004222:	f042 0220 	orr.w	r2, r2, #32
 8004226:	631a      	str	r2, [r3, #48]	; 0x30
 8004228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800422a:	f003 0320 	and.w	r3, r3, #32
 800422e:	9302      	str	r3, [sp, #8]
 8004230:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004232:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004236:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004238:	2302      	movs	r3, #2
 800423a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 800423c:	2309      	movs	r3, #9
 800423e:	e7e5      	b.n	800420c <HAL_TIM_MspPostInit+0x70>
 8004240:	40014000 	.word	0x40014000
 8004244:	40023800 	.word	0x40023800
 8004248:	40021000 	.word	0x40021000
 800424c:	40014800 	.word	0x40014800
 8004250:	40021400 	.word	0x40021400
 8004254:	40001c00 	.word	0x40001c00

08004258 <MX_TIM9_Init>:
{
 8004258:	b510      	push	{r4, lr}
 800425a:	b088      	sub	sp, #32
  TIM_OC_InitTypeDef sConfigOC = {0};
 800425c:	221c      	movs	r2, #28
 800425e:	2100      	movs	r1, #0
 8004260:	a801      	add	r0, sp, #4
 8004262:	f000 f94d 	bl	8004500 <memset>
  htim9.Instance = TIM9;
 8004266:	4816      	ldr	r0, [pc, #88]	; (80042c0 <MX_TIM9_Init+0x68>)
  htim9.Init.Prescaler = 200-1;
 8004268:	4b16      	ldr	r3, [pc, #88]	; (80042c4 <MX_TIM9_Init+0x6c>)
 800426a:	f04f 0cc7 	mov.w	ip, #199	; 0xc7
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800426e:	2400      	movs	r4, #0
  htim9.Init.Prescaler = 200-1;
 8004270:	e880 1008 	stmia.w	r0, {r3, ip}
  htim9.Init.Period = 8400-1;
 8004274:	f242 03cf 	movw	r3, #8399	; 0x20cf
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004278:	6084      	str	r4, [r0, #8]
  htim9.Init.Period = 8400-1;
 800427a:	60c3      	str	r3, [r0, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800427c:	6104      	str	r4, [r0, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800427e:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8004280:	f7fd ffa0 	bl	80021c4 <HAL_TIM_PWM_Init>
 8004284:	b108      	cbz	r0, 800428a <MX_TIM9_Init+0x32>
    Error_Handler();
 8004286:	f7ff fc03 	bl	8003a90 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800428a:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800428c:	2200      	movs	r2, #0
 800428e:	a901      	add	r1, sp, #4
 8004290:	480b      	ldr	r0, [pc, #44]	; (80042c0 <MX_TIM9_Init+0x68>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004292:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 8004294:	9402      	str	r4, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004296:	9403      	str	r4, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004298:	9405      	str	r4, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800429a:	f7fe f849 	bl	8002330 <HAL_TIM_PWM_ConfigChannel>
 800429e:	b108      	cbz	r0, 80042a4 <MX_TIM9_Init+0x4c>
    Error_Handler();
 80042a0:	f7ff fbf6 	bl	8003a90 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80042a4:	2204      	movs	r2, #4
 80042a6:	eb0d 0102 	add.w	r1, sp, r2
 80042aa:	4805      	ldr	r0, [pc, #20]	; (80042c0 <MX_TIM9_Init+0x68>)
 80042ac:	f7fe f840 	bl	8002330 <HAL_TIM_PWM_ConfigChannel>
 80042b0:	b108      	cbz	r0, 80042b6 <MX_TIM9_Init+0x5e>
    Error_Handler();
 80042b2:	f7ff fbed 	bl	8003a90 <Error_Handler>
  HAL_TIM_MspPostInit(&htim9);
 80042b6:	4802      	ldr	r0, [pc, #8]	; (80042c0 <MX_TIM9_Init+0x68>)
 80042b8:	f7ff ff70 	bl	800419c <HAL_TIM_MspPostInit>
}
 80042bc:	b008      	add	sp, #32
 80042be:	bd10      	pop	{r4, pc}
 80042c0:	20000348 	.word	0x20000348
 80042c4:	40014000 	.word	0x40014000

080042c8 <MX_TIM11_Init>:
{
 80042c8:	b500      	push	{lr}
 80042ca:	b089      	sub	sp, #36	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 80042cc:	221c      	movs	r2, #28
 80042ce:	2100      	movs	r1, #0
 80042d0:	a801      	add	r0, sp, #4
 80042d2:	f000 f915 	bl	8004500 <memset>
  htim11.Instance = TIM11;
 80042d6:	4815      	ldr	r0, [pc, #84]	; (800432c <MX_TIM11_Init+0x64>)
  htim11.Init.Prescaler = 400-1;
 80042d8:	4915      	ldr	r1, [pc, #84]	; (8004330 <MX_TIM11_Init+0x68>)
 80042da:	f240 138f 	movw	r3, #399	; 0x18f
 80042de:	e880 000a 	stmia.w	r0, {r1, r3}
  htim11.Init.Period = 8400-1;
 80042e2:	f242 02cf 	movw	r2, #8399	; 0x20cf
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042e6:	2300      	movs	r3, #0
 80042e8:	6083      	str	r3, [r0, #8]
  htim11.Init.Period = 8400-1;
 80042ea:	60c2      	str	r2, [r0, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042ec:	6103      	str	r3, [r0, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042ee:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80042f0:	f7fd ff4e 	bl	8002190 <HAL_TIM_Base_Init>
 80042f4:	b108      	cbz	r0, 80042fa <MX_TIM11_Init+0x32>
    Error_Handler();
 80042f6:	f7ff fbcb 	bl	8003a90 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 80042fa:	480c      	ldr	r0, [pc, #48]	; (800432c <MX_TIM11_Init+0x64>)
 80042fc:	f7fd ff62 	bl	80021c4 <HAL_TIM_PWM_Init>
 8004300:	b108      	cbz	r0, 8004306 <MX_TIM11_Init+0x3e>
    Error_Handler();
 8004302:	f7ff fbc5 	bl	8003a90 <Error_Handler>
  sConfigOC.Pulse = 0;
 8004306:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004308:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800430a:	a901      	add	r1, sp, #4
 800430c:	4807      	ldr	r0, [pc, #28]	; (800432c <MX_TIM11_Init+0x64>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800430e:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 8004310:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004312:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004314:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004316:	f7fe f80b 	bl	8002330 <HAL_TIM_PWM_ConfigChannel>
 800431a:	b108      	cbz	r0, 8004320 <MX_TIM11_Init+0x58>
    Error_Handler();
 800431c:	f7ff fbb8 	bl	8003a90 <Error_Handler>
  HAL_TIM_MspPostInit(&htim11);
 8004320:	4802      	ldr	r0, [pc, #8]	; (800432c <MX_TIM11_Init+0x64>)
 8004322:	f7ff ff3b 	bl	800419c <HAL_TIM_MspPostInit>
}
 8004326:	b009      	add	sp, #36	; 0x24
 8004328:	f85d fb04 	ldr.w	pc, [sp], #4
 800432c:	200002c8 	.word	0x200002c8
 8004330:	40014800 	.word	0x40014800

08004334 <MX_TIM13_Init>:
{
 8004334:	b500      	push	{lr}
 8004336:	b089      	sub	sp, #36	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004338:	221c      	movs	r2, #28
 800433a:	2100      	movs	r1, #0
 800433c:	a801      	add	r0, sp, #4
 800433e:	f000 f8df 	bl	8004500 <memset>
  htim13.Instance = TIM13;
 8004342:	4815      	ldr	r0, [pc, #84]	; (8004398 <MX_TIM13_Init+0x64>)
  htim13.Init.Prescaler = 500-1;
 8004344:	4915      	ldr	r1, [pc, #84]	; (800439c <MX_TIM13_Init+0x68>)
 8004346:	f240 13f3 	movw	r3, #499	; 0x1f3
 800434a:	e880 000a 	stmia.w	r0, {r1, r3}
  htim13.Init.Period = 8400-1;
 800434e:	f242 02cf 	movw	r2, #8399	; 0x20cf
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004352:	2300      	movs	r3, #0
 8004354:	6083      	str	r3, [r0, #8]
  htim13.Init.Period = 8400-1;
 8004356:	60c2      	str	r2, [r0, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004358:	6103      	str	r3, [r0, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800435a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800435c:	f7fd ff18 	bl	8002190 <HAL_TIM_Base_Init>
 8004360:	b108      	cbz	r0, 8004366 <MX_TIM13_Init+0x32>
    Error_Handler();
 8004362:	f7ff fb95 	bl	8003a90 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8004366:	480c      	ldr	r0, [pc, #48]	; (8004398 <MX_TIM13_Init+0x64>)
 8004368:	f7fd ff2c 	bl	80021c4 <HAL_TIM_PWM_Init>
 800436c:	b108      	cbz	r0, 8004372 <MX_TIM13_Init+0x3e>
    Error_Handler();
 800436e:	f7ff fb8f 	bl	8003a90 <Error_Handler>
  sConfigOC.Pulse = 0;
 8004372:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004374:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004376:	a901      	add	r1, sp, #4
 8004378:	4807      	ldr	r0, [pc, #28]	; (8004398 <MX_TIM13_Init+0x64>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800437a:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 800437c:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800437e:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004380:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004382:	f7fd ffd5 	bl	8002330 <HAL_TIM_PWM_ConfigChannel>
 8004386:	b108      	cbz	r0, 800438c <MX_TIM13_Init+0x58>
    Error_Handler();
 8004388:	f7ff fb82 	bl	8003a90 <Error_Handler>
  HAL_TIM_MspPostInit(&htim13);
 800438c:	4802      	ldr	r0, [pc, #8]	; (8004398 <MX_TIM13_Init+0x64>)
 800438e:	f7ff ff05 	bl	800419c <HAL_TIM_MspPostInit>
}
 8004392:	b009      	add	sp, #36	; 0x24
 8004394:	f85d fb04 	ldr.w	pc, [sp], #4
 8004398:	20000288 	.word	0x20000288
 800439c:	40001c00 	.word	0x40001c00

080043a0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80043a0:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 80043a2:	480b      	ldr	r0, [pc, #44]	; (80043d0 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 80043a4:	4b0b      	ldr	r3, [pc, #44]	; (80043d4 <MX_USART1_UART_Init+0x34>)
 80043a6:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 80043aa:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80043ae:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80043b0:	2300      	movs	r3, #0
 80043b2:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80043b4:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80043b6:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80043b8:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80043ba:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80043bc:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80043be:	f7fe fa81 	bl	80028c4 <HAL_UART_Init>
 80043c2:	b118      	cbz	r0, 80043cc <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 80043c4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80043c8:	f7ff bb62 	b.w	8003a90 <Error_Handler>
 80043cc:	bd08      	pop	{r3, pc}
 80043ce:	bf00      	nop
 80043d0:	20000408 	.word	0x20000408
 80043d4:	40011000 	.word	0x40011000

080043d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80043d8:	b510      	push	{r4, lr}
 80043da:	4604      	mov	r4, r0
 80043dc:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043de:	2214      	movs	r2, #20
 80043e0:	2100      	movs	r1, #0
 80043e2:	a803      	add	r0, sp, #12
 80043e4:	f000 f88c 	bl	8004500 <memset>
  if(uartHandle->Instance==USART1)
 80043e8:	6822      	ldr	r2, [r4, #0]
 80043ea:	4b19      	ldr	r3, [pc, #100]	; (8004450 <HAL_UART_MspInit+0x78>)
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d12d      	bne.n	800444c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80043f0:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 80043f4:	2400      	movs	r4, #0
 80043f6:	9401      	str	r4, [sp, #4]
 80043f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043fa:	4816      	ldr	r0, [pc, #88]	; (8004454 <HAL_UART_MspInit+0x7c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80043fc:	f042 0210 	orr.w	r2, r2, #16
 8004400:	645a      	str	r2, [r3, #68]	; 0x44
 8004402:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004404:	f002 0210 	and.w	r2, r2, #16
 8004408:	9201      	str	r2, [sp, #4]
 800440a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800440c:	9402      	str	r4, [sp, #8]
 800440e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004410:	f042 0201 	orr.w	r2, r2, #1
 8004414:	631a      	str	r2, [r3, #48]	; 0x30
 8004416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004418:	f003 0301 	and.w	r3, r3, #1
 800441c:	9302      	str	r3, [sp, #8]
 800441e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004420:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004424:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004426:	2302      	movs	r3, #2
 8004428:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800442a:	2301      	movs	r3, #1
 800442c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800442e:	2303      	movs	r3, #3
 8004430:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004432:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004434:	2307      	movs	r3, #7
 8004436:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004438:	f7fd f976 	bl	8001728 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800443c:	2025      	movs	r0, #37	; 0x25
 800443e:	4622      	mov	r2, r4
 8004440:	4621      	mov	r1, r4
 8004442:	f7fc ff7b 	bl	800133c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004446:	2025      	movs	r0, #37	; 0x25
 8004448:	f7fc ffac 	bl	80013a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800444c:	b008      	add	sp, #32
 800444e:	bd10      	pop	{r4, pc}
 8004450:	40011000 	.word	0x40011000
 8004454:	40020000 	.word	0x40020000

08004458 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004458:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004490 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800445c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800445e:	e003      	b.n	8004468 <LoopCopyDataInit>

08004460 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004460:	4b0c      	ldr	r3, [pc, #48]	; (8004494 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004462:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004464:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004466:	3104      	adds	r1, #4

08004468 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004468:	480b      	ldr	r0, [pc, #44]	; (8004498 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800446a:	4b0c      	ldr	r3, [pc, #48]	; (800449c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800446c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800446e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004470:	d3f6      	bcc.n	8004460 <CopyDataInit>
  ldr  r2, =_sbss
 8004472:	4a0b      	ldr	r2, [pc, #44]	; (80044a0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004474:	e002      	b.n	800447c <LoopFillZerobss>

08004476 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004476:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004478:	f842 3b04 	str.w	r3, [r2], #4

0800447c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800447c:	4b09      	ldr	r3, [pc, #36]	; (80044a4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800447e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004480:	d3f9      	bcc.n	8004476 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004482:	f7ff fbdb 	bl	8003c3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004486:	f000 f817 	bl	80044b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800448a:	f7fe fecd 	bl	8003228 <main>
  bx  lr    
 800448e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004490:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004494:	08005410 	.word	0x08005410
  ldr  r0, =_sdata
 8004498:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800449c:	20000078 	.word	0x20000078
  ldr  r2, =_sbss
 80044a0:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 80044a4:	2000044c 	.word	0x2000044c

080044a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80044a8:	e7fe      	b.n	80044a8 <ADC_IRQHandler>
	...

080044ac <__errno>:
 80044ac:	4b01      	ldr	r3, [pc, #4]	; (80044b4 <__errno+0x8>)
 80044ae:	6818      	ldr	r0, [r3, #0]
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	20000014 	.word	0x20000014

080044b8 <__libc_init_array>:
 80044b8:	b570      	push	{r4, r5, r6, lr}
 80044ba:	4e0d      	ldr	r6, [pc, #52]	; (80044f0 <__libc_init_array+0x38>)
 80044bc:	4c0d      	ldr	r4, [pc, #52]	; (80044f4 <__libc_init_array+0x3c>)
 80044be:	1ba4      	subs	r4, r4, r6
 80044c0:	10a4      	asrs	r4, r4, #2
 80044c2:	2500      	movs	r5, #0
 80044c4:	42a5      	cmp	r5, r4
 80044c6:	d109      	bne.n	80044dc <__libc_init_array+0x24>
 80044c8:	4e0b      	ldr	r6, [pc, #44]	; (80044f8 <__libc_init_array+0x40>)
 80044ca:	4c0c      	ldr	r4, [pc, #48]	; (80044fc <__libc_init_array+0x44>)
 80044cc:	f000 ff18 	bl	8005300 <_init>
 80044d0:	1ba4      	subs	r4, r4, r6
 80044d2:	10a4      	asrs	r4, r4, #2
 80044d4:	2500      	movs	r5, #0
 80044d6:	42a5      	cmp	r5, r4
 80044d8:	d105      	bne.n	80044e6 <__libc_init_array+0x2e>
 80044da:	bd70      	pop	{r4, r5, r6, pc}
 80044dc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80044e0:	4798      	blx	r3
 80044e2:	3501      	adds	r5, #1
 80044e4:	e7ee      	b.n	80044c4 <__libc_init_array+0xc>
 80044e6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80044ea:	4798      	blx	r3
 80044ec:	3501      	adds	r5, #1
 80044ee:	e7f2      	b.n	80044d6 <__libc_init_array+0x1e>
 80044f0:	08005408 	.word	0x08005408
 80044f4:	08005408 	.word	0x08005408
 80044f8:	08005408 	.word	0x08005408
 80044fc:	0800540c 	.word	0x0800540c

08004500 <memset>:
 8004500:	4402      	add	r2, r0
 8004502:	4603      	mov	r3, r0
 8004504:	4293      	cmp	r3, r2
 8004506:	d100      	bne.n	800450a <memset+0xa>
 8004508:	4770      	bx	lr
 800450a:	f803 1b01 	strb.w	r1, [r3], #1
 800450e:	e7f9      	b.n	8004504 <memset+0x4>

08004510 <iprintf>:
 8004510:	b40f      	push	{r0, r1, r2, r3}
 8004512:	4b0a      	ldr	r3, [pc, #40]	; (800453c <iprintf+0x2c>)
 8004514:	b513      	push	{r0, r1, r4, lr}
 8004516:	681c      	ldr	r4, [r3, #0]
 8004518:	b124      	cbz	r4, 8004524 <iprintf+0x14>
 800451a:	69a3      	ldr	r3, [r4, #24]
 800451c:	b913      	cbnz	r3, 8004524 <iprintf+0x14>
 800451e:	4620      	mov	r0, r4
 8004520:	f000 f84e 	bl	80045c0 <__sinit>
 8004524:	ab05      	add	r3, sp, #20
 8004526:	9a04      	ldr	r2, [sp, #16]
 8004528:	68a1      	ldr	r1, [r4, #8]
 800452a:	9301      	str	r3, [sp, #4]
 800452c:	4620      	mov	r0, r4
 800452e:	f000 f959 	bl	80047e4 <_vfiprintf_r>
 8004532:	b002      	add	sp, #8
 8004534:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004538:	b004      	add	sp, #16
 800453a:	4770      	bx	lr
 800453c:	20000014 	.word	0x20000014

08004540 <_cleanup_r>:
 8004540:	4901      	ldr	r1, [pc, #4]	; (8004548 <_cleanup_r+0x8>)
 8004542:	f000 b8a9 	b.w	8004698 <_fwalk_reent>
 8004546:	bf00      	nop
 8004548:	080050b9 	.word	0x080050b9

0800454c <std.isra.0>:
 800454c:	2300      	movs	r3, #0
 800454e:	b510      	push	{r4, lr}
 8004550:	4604      	mov	r4, r0
 8004552:	6003      	str	r3, [r0, #0]
 8004554:	6043      	str	r3, [r0, #4]
 8004556:	6083      	str	r3, [r0, #8]
 8004558:	8181      	strh	r1, [r0, #12]
 800455a:	6643      	str	r3, [r0, #100]	; 0x64
 800455c:	81c2      	strh	r2, [r0, #14]
 800455e:	6103      	str	r3, [r0, #16]
 8004560:	6143      	str	r3, [r0, #20]
 8004562:	6183      	str	r3, [r0, #24]
 8004564:	4619      	mov	r1, r3
 8004566:	2208      	movs	r2, #8
 8004568:	305c      	adds	r0, #92	; 0x5c
 800456a:	f7ff ffc9 	bl	8004500 <memset>
 800456e:	4b05      	ldr	r3, [pc, #20]	; (8004584 <std.isra.0+0x38>)
 8004570:	6263      	str	r3, [r4, #36]	; 0x24
 8004572:	4b05      	ldr	r3, [pc, #20]	; (8004588 <std.isra.0+0x3c>)
 8004574:	62a3      	str	r3, [r4, #40]	; 0x28
 8004576:	4b05      	ldr	r3, [pc, #20]	; (800458c <std.isra.0+0x40>)
 8004578:	62e3      	str	r3, [r4, #44]	; 0x2c
 800457a:	4b05      	ldr	r3, [pc, #20]	; (8004590 <std.isra.0+0x44>)
 800457c:	6224      	str	r4, [r4, #32]
 800457e:	6323      	str	r3, [r4, #48]	; 0x30
 8004580:	bd10      	pop	{r4, pc}
 8004582:	bf00      	nop
 8004584:	08004d5d 	.word	0x08004d5d
 8004588:	08004d7f 	.word	0x08004d7f
 800458c:	08004db7 	.word	0x08004db7
 8004590:	08004ddb 	.word	0x08004ddb

08004594 <__sfmoreglue>:
 8004594:	b570      	push	{r4, r5, r6, lr}
 8004596:	1e4a      	subs	r2, r1, #1
 8004598:	2568      	movs	r5, #104	; 0x68
 800459a:	4355      	muls	r5, r2
 800459c:	460e      	mov	r6, r1
 800459e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80045a2:	f000 f897 	bl	80046d4 <_malloc_r>
 80045a6:	4604      	mov	r4, r0
 80045a8:	b140      	cbz	r0, 80045bc <__sfmoreglue+0x28>
 80045aa:	2100      	movs	r1, #0
 80045ac:	e880 0042 	stmia.w	r0, {r1, r6}
 80045b0:	300c      	adds	r0, #12
 80045b2:	60a0      	str	r0, [r4, #8]
 80045b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80045b8:	f7ff ffa2 	bl	8004500 <memset>
 80045bc:	4620      	mov	r0, r4
 80045be:	bd70      	pop	{r4, r5, r6, pc}

080045c0 <__sinit>:
 80045c0:	6983      	ldr	r3, [r0, #24]
 80045c2:	b510      	push	{r4, lr}
 80045c4:	4604      	mov	r4, r0
 80045c6:	bb33      	cbnz	r3, 8004616 <__sinit+0x56>
 80045c8:	6483      	str	r3, [r0, #72]	; 0x48
 80045ca:	64c3      	str	r3, [r0, #76]	; 0x4c
 80045cc:	6503      	str	r3, [r0, #80]	; 0x50
 80045ce:	4b12      	ldr	r3, [pc, #72]	; (8004618 <__sinit+0x58>)
 80045d0:	4a12      	ldr	r2, [pc, #72]	; (800461c <__sinit+0x5c>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	6282      	str	r2, [r0, #40]	; 0x28
 80045d6:	4298      	cmp	r0, r3
 80045d8:	bf04      	itt	eq
 80045da:	2301      	moveq	r3, #1
 80045dc:	6183      	streq	r3, [r0, #24]
 80045de:	f000 f81f 	bl	8004620 <__sfp>
 80045e2:	6060      	str	r0, [r4, #4]
 80045e4:	4620      	mov	r0, r4
 80045e6:	f000 f81b 	bl	8004620 <__sfp>
 80045ea:	60a0      	str	r0, [r4, #8]
 80045ec:	4620      	mov	r0, r4
 80045ee:	f000 f817 	bl	8004620 <__sfp>
 80045f2:	2200      	movs	r2, #0
 80045f4:	60e0      	str	r0, [r4, #12]
 80045f6:	2104      	movs	r1, #4
 80045f8:	6860      	ldr	r0, [r4, #4]
 80045fa:	f7ff ffa7 	bl	800454c <std.isra.0>
 80045fe:	2201      	movs	r2, #1
 8004600:	2109      	movs	r1, #9
 8004602:	68a0      	ldr	r0, [r4, #8]
 8004604:	f7ff ffa2 	bl	800454c <std.isra.0>
 8004608:	2202      	movs	r2, #2
 800460a:	2112      	movs	r1, #18
 800460c:	68e0      	ldr	r0, [r4, #12]
 800460e:	f7ff ff9d 	bl	800454c <std.isra.0>
 8004612:	2301      	movs	r3, #1
 8004614:	61a3      	str	r3, [r4, #24]
 8004616:	bd10      	pop	{r4, pc}
 8004618:	08005368 	.word	0x08005368
 800461c:	08004541 	.word	0x08004541

08004620 <__sfp>:
 8004620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004622:	4b1c      	ldr	r3, [pc, #112]	; (8004694 <__sfp+0x74>)
 8004624:	681e      	ldr	r6, [r3, #0]
 8004626:	69b3      	ldr	r3, [r6, #24]
 8004628:	4607      	mov	r7, r0
 800462a:	b913      	cbnz	r3, 8004632 <__sfp+0x12>
 800462c:	4630      	mov	r0, r6
 800462e:	f7ff ffc7 	bl	80045c0 <__sinit>
 8004632:	3648      	adds	r6, #72	; 0x48
 8004634:	68b4      	ldr	r4, [r6, #8]
 8004636:	6873      	ldr	r3, [r6, #4]
 8004638:	3b01      	subs	r3, #1
 800463a:	d503      	bpl.n	8004644 <__sfp+0x24>
 800463c:	6833      	ldr	r3, [r6, #0]
 800463e:	b133      	cbz	r3, 800464e <__sfp+0x2e>
 8004640:	6836      	ldr	r6, [r6, #0]
 8004642:	e7f7      	b.n	8004634 <__sfp+0x14>
 8004644:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004648:	b16d      	cbz	r5, 8004666 <__sfp+0x46>
 800464a:	3468      	adds	r4, #104	; 0x68
 800464c:	e7f4      	b.n	8004638 <__sfp+0x18>
 800464e:	2104      	movs	r1, #4
 8004650:	4638      	mov	r0, r7
 8004652:	f7ff ff9f 	bl	8004594 <__sfmoreglue>
 8004656:	6030      	str	r0, [r6, #0]
 8004658:	2800      	cmp	r0, #0
 800465a:	d1f1      	bne.n	8004640 <__sfp+0x20>
 800465c:	230c      	movs	r3, #12
 800465e:	603b      	str	r3, [r7, #0]
 8004660:	4604      	mov	r4, r0
 8004662:	4620      	mov	r0, r4
 8004664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004666:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800466a:	81e3      	strh	r3, [r4, #14]
 800466c:	2301      	movs	r3, #1
 800466e:	81a3      	strh	r3, [r4, #12]
 8004670:	6665      	str	r5, [r4, #100]	; 0x64
 8004672:	6025      	str	r5, [r4, #0]
 8004674:	60a5      	str	r5, [r4, #8]
 8004676:	6065      	str	r5, [r4, #4]
 8004678:	6125      	str	r5, [r4, #16]
 800467a:	6165      	str	r5, [r4, #20]
 800467c:	61a5      	str	r5, [r4, #24]
 800467e:	2208      	movs	r2, #8
 8004680:	4629      	mov	r1, r5
 8004682:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004686:	f7ff ff3b 	bl	8004500 <memset>
 800468a:	6365      	str	r5, [r4, #52]	; 0x34
 800468c:	63a5      	str	r5, [r4, #56]	; 0x38
 800468e:	64a5      	str	r5, [r4, #72]	; 0x48
 8004690:	64e5      	str	r5, [r4, #76]	; 0x4c
 8004692:	e7e6      	b.n	8004662 <__sfp+0x42>
 8004694:	08005368 	.word	0x08005368

08004698 <_fwalk_reent>:
 8004698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800469c:	4680      	mov	r8, r0
 800469e:	4689      	mov	r9, r1
 80046a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80046a4:	2600      	movs	r6, #0
 80046a6:	b914      	cbnz	r4, 80046ae <_fwalk_reent+0x16>
 80046a8:	4630      	mov	r0, r6
 80046aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046ae:	68a5      	ldr	r5, [r4, #8]
 80046b0:	6867      	ldr	r7, [r4, #4]
 80046b2:	3f01      	subs	r7, #1
 80046b4:	d501      	bpl.n	80046ba <_fwalk_reent+0x22>
 80046b6:	6824      	ldr	r4, [r4, #0]
 80046b8:	e7f5      	b.n	80046a6 <_fwalk_reent+0xe>
 80046ba:	89ab      	ldrh	r3, [r5, #12]
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d907      	bls.n	80046d0 <_fwalk_reent+0x38>
 80046c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80046c4:	3301      	adds	r3, #1
 80046c6:	d003      	beq.n	80046d0 <_fwalk_reent+0x38>
 80046c8:	4629      	mov	r1, r5
 80046ca:	4640      	mov	r0, r8
 80046cc:	47c8      	blx	r9
 80046ce:	4306      	orrs	r6, r0
 80046d0:	3568      	adds	r5, #104	; 0x68
 80046d2:	e7ee      	b.n	80046b2 <_fwalk_reent+0x1a>

080046d4 <_malloc_r>:
 80046d4:	b570      	push	{r4, r5, r6, lr}
 80046d6:	1ccd      	adds	r5, r1, #3
 80046d8:	f025 0503 	bic.w	r5, r5, #3
 80046dc:	3508      	adds	r5, #8
 80046de:	2d0c      	cmp	r5, #12
 80046e0:	bf38      	it	cc
 80046e2:	250c      	movcc	r5, #12
 80046e4:	2d00      	cmp	r5, #0
 80046e6:	4606      	mov	r6, r0
 80046e8:	db01      	blt.n	80046ee <_malloc_r+0x1a>
 80046ea:	42a9      	cmp	r1, r5
 80046ec:	d903      	bls.n	80046f6 <_malloc_r+0x22>
 80046ee:	230c      	movs	r3, #12
 80046f0:	6033      	str	r3, [r6, #0]
 80046f2:	2000      	movs	r0, #0
 80046f4:	bd70      	pop	{r4, r5, r6, pc}
 80046f6:	f000 fd7f 	bl	80051f8 <__malloc_lock>
 80046fa:	4a23      	ldr	r2, [pc, #140]	; (8004788 <_malloc_r+0xb4>)
 80046fc:	6814      	ldr	r4, [r2, #0]
 80046fe:	4621      	mov	r1, r4
 8004700:	b991      	cbnz	r1, 8004728 <_malloc_r+0x54>
 8004702:	4c22      	ldr	r4, [pc, #136]	; (800478c <_malloc_r+0xb8>)
 8004704:	6823      	ldr	r3, [r4, #0]
 8004706:	b91b      	cbnz	r3, 8004710 <_malloc_r+0x3c>
 8004708:	4630      	mov	r0, r6
 800470a:	f000 fb17 	bl	8004d3c <_sbrk_r>
 800470e:	6020      	str	r0, [r4, #0]
 8004710:	4629      	mov	r1, r5
 8004712:	4630      	mov	r0, r6
 8004714:	f000 fb12 	bl	8004d3c <_sbrk_r>
 8004718:	1c43      	adds	r3, r0, #1
 800471a:	d126      	bne.n	800476a <_malloc_r+0x96>
 800471c:	230c      	movs	r3, #12
 800471e:	6033      	str	r3, [r6, #0]
 8004720:	4630      	mov	r0, r6
 8004722:	f000 fd6a 	bl	80051fa <__malloc_unlock>
 8004726:	e7e4      	b.n	80046f2 <_malloc_r+0x1e>
 8004728:	680b      	ldr	r3, [r1, #0]
 800472a:	1b5b      	subs	r3, r3, r5
 800472c:	d41a      	bmi.n	8004764 <_malloc_r+0x90>
 800472e:	2b0b      	cmp	r3, #11
 8004730:	d90f      	bls.n	8004752 <_malloc_r+0x7e>
 8004732:	600b      	str	r3, [r1, #0]
 8004734:	50cd      	str	r5, [r1, r3]
 8004736:	18cc      	adds	r4, r1, r3
 8004738:	4630      	mov	r0, r6
 800473a:	f000 fd5e 	bl	80051fa <__malloc_unlock>
 800473e:	f104 000b 	add.w	r0, r4, #11
 8004742:	1d23      	adds	r3, r4, #4
 8004744:	f020 0007 	bic.w	r0, r0, #7
 8004748:	1ac3      	subs	r3, r0, r3
 800474a:	d01b      	beq.n	8004784 <_malloc_r+0xb0>
 800474c:	425a      	negs	r2, r3
 800474e:	50e2      	str	r2, [r4, r3]
 8004750:	bd70      	pop	{r4, r5, r6, pc}
 8004752:	428c      	cmp	r4, r1
 8004754:	bf0d      	iteet	eq
 8004756:	6863      	ldreq	r3, [r4, #4]
 8004758:	684b      	ldrne	r3, [r1, #4]
 800475a:	6063      	strne	r3, [r4, #4]
 800475c:	6013      	streq	r3, [r2, #0]
 800475e:	bf18      	it	ne
 8004760:	460c      	movne	r4, r1
 8004762:	e7e9      	b.n	8004738 <_malloc_r+0x64>
 8004764:	460c      	mov	r4, r1
 8004766:	6849      	ldr	r1, [r1, #4]
 8004768:	e7ca      	b.n	8004700 <_malloc_r+0x2c>
 800476a:	1cc4      	adds	r4, r0, #3
 800476c:	f024 0403 	bic.w	r4, r4, #3
 8004770:	42a0      	cmp	r0, r4
 8004772:	d005      	beq.n	8004780 <_malloc_r+0xac>
 8004774:	1a21      	subs	r1, r4, r0
 8004776:	4630      	mov	r0, r6
 8004778:	f000 fae0 	bl	8004d3c <_sbrk_r>
 800477c:	3001      	adds	r0, #1
 800477e:	d0cd      	beq.n	800471c <_malloc_r+0x48>
 8004780:	6025      	str	r5, [r4, #0]
 8004782:	e7d9      	b.n	8004738 <_malloc_r+0x64>
 8004784:	bd70      	pop	{r4, r5, r6, pc}
 8004786:	bf00      	nop
 8004788:	200000c4 	.word	0x200000c4
 800478c:	200000c8 	.word	0x200000c8

08004790 <__sfputc_r>:
 8004790:	6893      	ldr	r3, [r2, #8]
 8004792:	3b01      	subs	r3, #1
 8004794:	2b00      	cmp	r3, #0
 8004796:	b410      	push	{r4}
 8004798:	6093      	str	r3, [r2, #8]
 800479a:	da09      	bge.n	80047b0 <__sfputc_r+0x20>
 800479c:	6994      	ldr	r4, [r2, #24]
 800479e:	42a3      	cmp	r3, r4
 80047a0:	db02      	blt.n	80047a8 <__sfputc_r+0x18>
 80047a2:	b2cb      	uxtb	r3, r1
 80047a4:	2b0a      	cmp	r3, #10
 80047a6:	d103      	bne.n	80047b0 <__sfputc_r+0x20>
 80047a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80047ac:	f000 bb1a 	b.w	8004de4 <__swbuf_r>
 80047b0:	6813      	ldr	r3, [r2, #0]
 80047b2:	1c58      	adds	r0, r3, #1
 80047b4:	6010      	str	r0, [r2, #0]
 80047b6:	7019      	strb	r1, [r3, #0]
 80047b8:	b2c8      	uxtb	r0, r1
 80047ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80047be:	4770      	bx	lr

080047c0 <__sfputs_r>:
 80047c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047c2:	4606      	mov	r6, r0
 80047c4:	460f      	mov	r7, r1
 80047c6:	4614      	mov	r4, r2
 80047c8:	18d5      	adds	r5, r2, r3
 80047ca:	42ac      	cmp	r4, r5
 80047cc:	d101      	bne.n	80047d2 <__sfputs_r+0x12>
 80047ce:	2000      	movs	r0, #0
 80047d0:	e007      	b.n	80047e2 <__sfputs_r+0x22>
 80047d2:	463a      	mov	r2, r7
 80047d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047d8:	4630      	mov	r0, r6
 80047da:	f7ff ffd9 	bl	8004790 <__sfputc_r>
 80047de:	1c43      	adds	r3, r0, #1
 80047e0:	d1f3      	bne.n	80047ca <__sfputs_r+0xa>
 80047e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080047e4 <_vfiprintf_r>:
 80047e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047e8:	b09d      	sub	sp, #116	; 0x74
 80047ea:	460c      	mov	r4, r1
 80047ec:	4617      	mov	r7, r2
 80047ee:	9303      	str	r3, [sp, #12]
 80047f0:	4606      	mov	r6, r0
 80047f2:	b118      	cbz	r0, 80047fc <_vfiprintf_r+0x18>
 80047f4:	6983      	ldr	r3, [r0, #24]
 80047f6:	b90b      	cbnz	r3, 80047fc <_vfiprintf_r+0x18>
 80047f8:	f7ff fee2 	bl	80045c0 <__sinit>
 80047fc:	4b7c      	ldr	r3, [pc, #496]	; (80049f0 <_vfiprintf_r+0x20c>)
 80047fe:	429c      	cmp	r4, r3
 8004800:	d157      	bne.n	80048b2 <_vfiprintf_r+0xce>
 8004802:	6874      	ldr	r4, [r6, #4]
 8004804:	89a3      	ldrh	r3, [r4, #12]
 8004806:	0718      	lsls	r0, r3, #28
 8004808:	d55d      	bpl.n	80048c6 <_vfiprintf_r+0xe2>
 800480a:	6923      	ldr	r3, [r4, #16]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d05a      	beq.n	80048c6 <_vfiprintf_r+0xe2>
 8004810:	2300      	movs	r3, #0
 8004812:	9309      	str	r3, [sp, #36]	; 0x24
 8004814:	2320      	movs	r3, #32
 8004816:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800481a:	2330      	movs	r3, #48	; 0x30
 800481c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004820:	f04f 0b01 	mov.w	fp, #1
 8004824:	46b8      	mov	r8, r7
 8004826:	4645      	mov	r5, r8
 8004828:	f815 3b01 	ldrb.w	r3, [r5], #1
 800482c:	2b00      	cmp	r3, #0
 800482e:	d155      	bne.n	80048dc <_vfiprintf_r+0xf8>
 8004830:	ebb8 0a07 	subs.w	sl, r8, r7
 8004834:	d00b      	beq.n	800484e <_vfiprintf_r+0x6a>
 8004836:	4653      	mov	r3, sl
 8004838:	463a      	mov	r2, r7
 800483a:	4621      	mov	r1, r4
 800483c:	4630      	mov	r0, r6
 800483e:	f7ff ffbf 	bl	80047c0 <__sfputs_r>
 8004842:	3001      	adds	r0, #1
 8004844:	f000 80c4 	beq.w	80049d0 <_vfiprintf_r+0x1ec>
 8004848:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800484a:	4453      	add	r3, sl
 800484c:	9309      	str	r3, [sp, #36]	; 0x24
 800484e:	f898 3000 	ldrb.w	r3, [r8]
 8004852:	2b00      	cmp	r3, #0
 8004854:	f000 80bc 	beq.w	80049d0 <_vfiprintf_r+0x1ec>
 8004858:	2300      	movs	r3, #0
 800485a:	f04f 32ff 	mov.w	r2, #4294967295
 800485e:	9304      	str	r3, [sp, #16]
 8004860:	9307      	str	r3, [sp, #28]
 8004862:	9205      	str	r2, [sp, #20]
 8004864:	9306      	str	r3, [sp, #24]
 8004866:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800486a:	931a      	str	r3, [sp, #104]	; 0x68
 800486c:	2205      	movs	r2, #5
 800486e:	7829      	ldrb	r1, [r5, #0]
 8004870:	4860      	ldr	r0, [pc, #384]	; (80049f4 <_vfiprintf_r+0x210>)
 8004872:	f7fb fcad 	bl	80001d0 <memchr>
 8004876:	f105 0801 	add.w	r8, r5, #1
 800487a:	9b04      	ldr	r3, [sp, #16]
 800487c:	2800      	cmp	r0, #0
 800487e:	d131      	bne.n	80048e4 <_vfiprintf_r+0x100>
 8004880:	06d9      	lsls	r1, r3, #27
 8004882:	bf44      	itt	mi
 8004884:	2220      	movmi	r2, #32
 8004886:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800488a:	071a      	lsls	r2, r3, #28
 800488c:	bf44      	itt	mi
 800488e:	222b      	movmi	r2, #43	; 0x2b
 8004890:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004894:	782a      	ldrb	r2, [r5, #0]
 8004896:	2a2a      	cmp	r2, #42	; 0x2a
 8004898:	d02c      	beq.n	80048f4 <_vfiprintf_r+0x110>
 800489a:	9a07      	ldr	r2, [sp, #28]
 800489c:	2100      	movs	r1, #0
 800489e:	200a      	movs	r0, #10
 80048a0:	46a8      	mov	r8, r5
 80048a2:	3501      	adds	r5, #1
 80048a4:	f898 3000 	ldrb.w	r3, [r8]
 80048a8:	3b30      	subs	r3, #48	; 0x30
 80048aa:	2b09      	cmp	r3, #9
 80048ac:	d96d      	bls.n	800498a <_vfiprintf_r+0x1a6>
 80048ae:	b371      	cbz	r1, 800490e <_vfiprintf_r+0x12a>
 80048b0:	e026      	b.n	8004900 <_vfiprintf_r+0x11c>
 80048b2:	4b51      	ldr	r3, [pc, #324]	; (80049f8 <_vfiprintf_r+0x214>)
 80048b4:	429c      	cmp	r4, r3
 80048b6:	d101      	bne.n	80048bc <_vfiprintf_r+0xd8>
 80048b8:	68b4      	ldr	r4, [r6, #8]
 80048ba:	e7a3      	b.n	8004804 <_vfiprintf_r+0x20>
 80048bc:	4b4f      	ldr	r3, [pc, #316]	; (80049fc <_vfiprintf_r+0x218>)
 80048be:	429c      	cmp	r4, r3
 80048c0:	bf08      	it	eq
 80048c2:	68f4      	ldreq	r4, [r6, #12]
 80048c4:	e79e      	b.n	8004804 <_vfiprintf_r+0x20>
 80048c6:	4621      	mov	r1, r4
 80048c8:	4630      	mov	r0, r6
 80048ca:	f000 faef 	bl	8004eac <__swsetup_r>
 80048ce:	2800      	cmp	r0, #0
 80048d0:	d09e      	beq.n	8004810 <_vfiprintf_r+0x2c>
 80048d2:	f04f 30ff 	mov.w	r0, #4294967295
 80048d6:	b01d      	add	sp, #116	; 0x74
 80048d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048dc:	2b25      	cmp	r3, #37	; 0x25
 80048de:	d0a7      	beq.n	8004830 <_vfiprintf_r+0x4c>
 80048e0:	46a8      	mov	r8, r5
 80048e2:	e7a0      	b.n	8004826 <_vfiprintf_r+0x42>
 80048e4:	4a43      	ldr	r2, [pc, #268]	; (80049f4 <_vfiprintf_r+0x210>)
 80048e6:	1a80      	subs	r0, r0, r2
 80048e8:	fa0b f000 	lsl.w	r0, fp, r0
 80048ec:	4318      	orrs	r0, r3
 80048ee:	9004      	str	r0, [sp, #16]
 80048f0:	4645      	mov	r5, r8
 80048f2:	e7bb      	b.n	800486c <_vfiprintf_r+0x88>
 80048f4:	9a03      	ldr	r2, [sp, #12]
 80048f6:	1d11      	adds	r1, r2, #4
 80048f8:	6812      	ldr	r2, [r2, #0]
 80048fa:	9103      	str	r1, [sp, #12]
 80048fc:	2a00      	cmp	r2, #0
 80048fe:	db01      	blt.n	8004904 <_vfiprintf_r+0x120>
 8004900:	9207      	str	r2, [sp, #28]
 8004902:	e004      	b.n	800490e <_vfiprintf_r+0x12a>
 8004904:	4252      	negs	r2, r2
 8004906:	f043 0302 	orr.w	r3, r3, #2
 800490a:	9207      	str	r2, [sp, #28]
 800490c:	9304      	str	r3, [sp, #16]
 800490e:	f898 3000 	ldrb.w	r3, [r8]
 8004912:	2b2e      	cmp	r3, #46	; 0x2e
 8004914:	d110      	bne.n	8004938 <_vfiprintf_r+0x154>
 8004916:	f898 3001 	ldrb.w	r3, [r8, #1]
 800491a:	2b2a      	cmp	r3, #42	; 0x2a
 800491c:	f108 0101 	add.w	r1, r8, #1
 8004920:	d137      	bne.n	8004992 <_vfiprintf_r+0x1ae>
 8004922:	9b03      	ldr	r3, [sp, #12]
 8004924:	1d1a      	adds	r2, r3, #4
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	9203      	str	r2, [sp, #12]
 800492a:	2b00      	cmp	r3, #0
 800492c:	bfb8      	it	lt
 800492e:	f04f 33ff 	movlt.w	r3, #4294967295
 8004932:	f108 0802 	add.w	r8, r8, #2
 8004936:	9305      	str	r3, [sp, #20]
 8004938:	4d31      	ldr	r5, [pc, #196]	; (8004a00 <_vfiprintf_r+0x21c>)
 800493a:	f898 1000 	ldrb.w	r1, [r8]
 800493e:	2203      	movs	r2, #3
 8004940:	4628      	mov	r0, r5
 8004942:	f7fb fc45 	bl	80001d0 <memchr>
 8004946:	b140      	cbz	r0, 800495a <_vfiprintf_r+0x176>
 8004948:	2340      	movs	r3, #64	; 0x40
 800494a:	1b40      	subs	r0, r0, r5
 800494c:	fa03 f000 	lsl.w	r0, r3, r0
 8004950:	9b04      	ldr	r3, [sp, #16]
 8004952:	4303      	orrs	r3, r0
 8004954:	9304      	str	r3, [sp, #16]
 8004956:	f108 0801 	add.w	r8, r8, #1
 800495a:	f898 1000 	ldrb.w	r1, [r8]
 800495e:	4829      	ldr	r0, [pc, #164]	; (8004a04 <_vfiprintf_r+0x220>)
 8004960:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004964:	2206      	movs	r2, #6
 8004966:	f108 0701 	add.w	r7, r8, #1
 800496a:	f7fb fc31 	bl	80001d0 <memchr>
 800496e:	2800      	cmp	r0, #0
 8004970:	d034      	beq.n	80049dc <_vfiprintf_r+0x1f8>
 8004972:	4b25      	ldr	r3, [pc, #148]	; (8004a08 <_vfiprintf_r+0x224>)
 8004974:	bb03      	cbnz	r3, 80049b8 <_vfiprintf_r+0x1d4>
 8004976:	9b03      	ldr	r3, [sp, #12]
 8004978:	3307      	adds	r3, #7
 800497a:	f023 0307 	bic.w	r3, r3, #7
 800497e:	3308      	adds	r3, #8
 8004980:	9303      	str	r3, [sp, #12]
 8004982:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004984:	444b      	add	r3, r9
 8004986:	9309      	str	r3, [sp, #36]	; 0x24
 8004988:	e74c      	b.n	8004824 <_vfiprintf_r+0x40>
 800498a:	fb00 3202 	mla	r2, r0, r2, r3
 800498e:	2101      	movs	r1, #1
 8004990:	e786      	b.n	80048a0 <_vfiprintf_r+0xbc>
 8004992:	2300      	movs	r3, #0
 8004994:	9305      	str	r3, [sp, #20]
 8004996:	4618      	mov	r0, r3
 8004998:	250a      	movs	r5, #10
 800499a:	4688      	mov	r8, r1
 800499c:	3101      	adds	r1, #1
 800499e:	f898 2000 	ldrb.w	r2, [r8]
 80049a2:	3a30      	subs	r2, #48	; 0x30
 80049a4:	2a09      	cmp	r2, #9
 80049a6:	d903      	bls.n	80049b0 <_vfiprintf_r+0x1cc>
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d0c5      	beq.n	8004938 <_vfiprintf_r+0x154>
 80049ac:	9005      	str	r0, [sp, #20]
 80049ae:	e7c3      	b.n	8004938 <_vfiprintf_r+0x154>
 80049b0:	fb05 2000 	mla	r0, r5, r0, r2
 80049b4:	2301      	movs	r3, #1
 80049b6:	e7f0      	b.n	800499a <_vfiprintf_r+0x1b6>
 80049b8:	ab03      	add	r3, sp, #12
 80049ba:	9300      	str	r3, [sp, #0]
 80049bc:	4622      	mov	r2, r4
 80049be:	4b13      	ldr	r3, [pc, #76]	; (8004a0c <_vfiprintf_r+0x228>)
 80049c0:	a904      	add	r1, sp, #16
 80049c2:	4630      	mov	r0, r6
 80049c4:	f3af 8000 	nop.w
 80049c8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80049cc:	4681      	mov	r9, r0
 80049ce:	d1d8      	bne.n	8004982 <_vfiprintf_r+0x19e>
 80049d0:	89a3      	ldrh	r3, [r4, #12]
 80049d2:	065b      	lsls	r3, r3, #25
 80049d4:	f53f af7d 	bmi.w	80048d2 <_vfiprintf_r+0xee>
 80049d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80049da:	e77c      	b.n	80048d6 <_vfiprintf_r+0xf2>
 80049dc:	ab03      	add	r3, sp, #12
 80049de:	9300      	str	r3, [sp, #0]
 80049e0:	4622      	mov	r2, r4
 80049e2:	4b0a      	ldr	r3, [pc, #40]	; (8004a0c <_vfiprintf_r+0x228>)
 80049e4:	a904      	add	r1, sp, #16
 80049e6:	4630      	mov	r0, r6
 80049e8:	f000 f888 	bl	8004afc <_printf_i>
 80049ec:	e7ec      	b.n	80049c8 <_vfiprintf_r+0x1e4>
 80049ee:	bf00      	nop
 80049f0:	0800538c 	.word	0x0800538c
 80049f4:	080053cc 	.word	0x080053cc
 80049f8:	080053ac 	.word	0x080053ac
 80049fc:	0800536c 	.word	0x0800536c
 8004a00:	080053d2 	.word	0x080053d2
 8004a04:	080053d6 	.word	0x080053d6
 8004a08:	00000000 	.word	0x00000000
 8004a0c:	080047c1 	.word	0x080047c1

08004a10 <_printf_common>:
 8004a10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a14:	4691      	mov	r9, r2
 8004a16:	461f      	mov	r7, r3
 8004a18:	688a      	ldr	r2, [r1, #8]
 8004a1a:	690b      	ldr	r3, [r1, #16]
 8004a1c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004a20:	4293      	cmp	r3, r2
 8004a22:	bfb8      	it	lt
 8004a24:	4613      	movlt	r3, r2
 8004a26:	f8c9 3000 	str.w	r3, [r9]
 8004a2a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004a2e:	4606      	mov	r6, r0
 8004a30:	460c      	mov	r4, r1
 8004a32:	b112      	cbz	r2, 8004a3a <_printf_common+0x2a>
 8004a34:	3301      	adds	r3, #1
 8004a36:	f8c9 3000 	str.w	r3, [r9]
 8004a3a:	6823      	ldr	r3, [r4, #0]
 8004a3c:	0699      	lsls	r1, r3, #26
 8004a3e:	bf42      	ittt	mi
 8004a40:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004a44:	3302      	addmi	r3, #2
 8004a46:	f8c9 3000 	strmi.w	r3, [r9]
 8004a4a:	6825      	ldr	r5, [r4, #0]
 8004a4c:	f015 0506 	ands.w	r5, r5, #6
 8004a50:	d107      	bne.n	8004a62 <_printf_common+0x52>
 8004a52:	f104 0a19 	add.w	sl, r4, #25
 8004a56:	68e3      	ldr	r3, [r4, #12]
 8004a58:	f8d9 2000 	ldr.w	r2, [r9]
 8004a5c:	1a9b      	subs	r3, r3, r2
 8004a5e:	429d      	cmp	r5, r3
 8004a60:	db29      	blt.n	8004ab6 <_printf_common+0xa6>
 8004a62:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004a66:	6822      	ldr	r2, [r4, #0]
 8004a68:	3300      	adds	r3, #0
 8004a6a:	bf18      	it	ne
 8004a6c:	2301      	movne	r3, #1
 8004a6e:	0692      	lsls	r2, r2, #26
 8004a70:	d42e      	bmi.n	8004ad0 <_printf_common+0xc0>
 8004a72:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004a76:	4639      	mov	r1, r7
 8004a78:	4630      	mov	r0, r6
 8004a7a:	47c0      	blx	r8
 8004a7c:	3001      	adds	r0, #1
 8004a7e:	d021      	beq.n	8004ac4 <_printf_common+0xb4>
 8004a80:	6823      	ldr	r3, [r4, #0]
 8004a82:	68e5      	ldr	r5, [r4, #12]
 8004a84:	f8d9 2000 	ldr.w	r2, [r9]
 8004a88:	f003 0306 	and.w	r3, r3, #6
 8004a8c:	2b04      	cmp	r3, #4
 8004a8e:	bf08      	it	eq
 8004a90:	1aad      	subeq	r5, r5, r2
 8004a92:	68a3      	ldr	r3, [r4, #8]
 8004a94:	6922      	ldr	r2, [r4, #16]
 8004a96:	bf0c      	ite	eq
 8004a98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a9c:	2500      	movne	r5, #0
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	bfc4      	itt	gt
 8004aa2:	1a9b      	subgt	r3, r3, r2
 8004aa4:	18ed      	addgt	r5, r5, r3
 8004aa6:	f04f 0900 	mov.w	r9, #0
 8004aaa:	341a      	adds	r4, #26
 8004aac:	454d      	cmp	r5, r9
 8004aae:	d11b      	bne.n	8004ae8 <_printf_common+0xd8>
 8004ab0:	2000      	movs	r0, #0
 8004ab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	4652      	mov	r2, sl
 8004aba:	4639      	mov	r1, r7
 8004abc:	4630      	mov	r0, r6
 8004abe:	47c0      	blx	r8
 8004ac0:	3001      	adds	r0, #1
 8004ac2:	d103      	bne.n	8004acc <_printf_common+0xbc>
 8004ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ac8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004acc:	3501      	adds	r5, #1
 8004ace:	e7c2      	b.n	8004a56 <_printf_common+0x46>
 8004ad0:	18e1      	adds	r1, r4, r3
 8004ad2:	1c5a      	adds	r2, r3, #1
 8004ad4:	2030      	movs	r0, #48	; 0x30
 8004ad6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004ada:	4422      	add	r2, r4
 8004adc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004ae0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004ae4:	3302      	adds	r3, #2
 8004ae6:	e7c4      	b.n	8004a72 <_printf_common+0x62>
 8004ae8:	2301      	movs	r3, #1
 8004aea:	4622      	mov	r2, r4
 8004aec:	4639      	mov	r1, r7
 8004aee:	4630      	mov	r0, r6
 8004af0:	47c0      	blx	r8
 8004af2:	3001      	adds	r0, #1
 8004af4:	d0e6      	beq.n	8004ac4 <_printf_common+0xb4>
 8004af6:	f109 0901 	add.w	r9, r9, #1
 8004afa:	e7d7      	b.n	8004aac <_printf_common+0x9c>

08004afc <_printf_i>:
 8004afc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004b00:	4617      	mov	r7, r2
 8004b02:	7e0a      	ldrb	r2, [r1, #24]
 8004b04:	b085      	sub	sp, #20
 8004b06:	2a6e      	cmp	r2, #110	; 0x6e
 8004b08:	4698      	mov	r8, r3
 8004b0a:	4606      	mov	r6, r0
 8004b0c:	460c      	mov	r4, r1
 8004b0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b10:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004b14:	f000 80bc 	beq.w	8004c90 <_printf_i+0x194>
 8004b18:	d81a      	bhi.n	8004b50 <_printf_i+0x54>
 8004b1a:	2a63      	cmp	r2, #99	; 0x63
 8004b1c:	d02e      	beq.n	8004b7c <_printf_i+0x80>
 8004b1e:	d80a      	bhi.n	8004b36 <_printf_i+0x3a>
 8004b20:	2a00      	cmp	r2, #0
 8004b22:	f000 80c8 	beq.w	8004cb6 <_printf_i+0x1ba>
 8004b26:	2a58      	cmp	r2, #88	; 0x58
 8004b28:	f000 808a 	beq.w	8004c40 <_printf_i+0x144>
 8004b2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b30:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004b34:	e02a      	b.n	8004b8c <_printf_i+0x90>
 8004b36:	2a64      	cmp	r2, #100	; 0x64
 8004b38:	d001      	beq.n	8004b3e <_printf_i+0x42>
 8004b3a:	2a69      	cmp	r2, #105	; 0x69
 8004b3c:	d1f6      	bne.n	8004b2c <_printf_i+0x30>
 8004b3e:	6821      	ldr	r1, [r4, #0]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004b46:	d023      	beq.n	8004b90 <_printf_i+0x94>
 8004b48:	1d11      	adds	r1, r2, #4
 8004b4a:	6019      	str	r1, [r3, #0]
 8004b4c:	6813      	ldr	r3, [r2, #0]
 8004b4e:	e027      	b.n	8004ba0 <_printf_i+0xa4>
 8004b50:	2a73      	cmp	r2, #115	; 0x73
 8004b52:	f000 80b4 	beq.w	8004cbe <_printf_i+0x1c2>
 8004b56:	d808      	bhi.n	8004b6a <_printf_i+0x6e>
 8004b58:	2a6f      	cmp	r2, #111	; 0x6f
 8004b5a:	d02a      	beq.n	8004bb2 <_printf_i+0xb6>
 8004b5c:	2a70      	cmp	r2, #112	; 0x70
 8004b5e:	d1e5      	bne.n	8004b2c <_printf_i+0x30>
 8004b60:	680a      	ldr	r2, [r1, #0]
 8004b62:	f042 0220 	orr.w	r2, r2, #32
 8004b66:	600a      	str	r2, [r1, #0]
 8004b68:	e003      	b.n	8004b72 <_printf_i+0x76>
 8004b6a:	2a75      	cmp	r2, #117	; 0x75
 8004b6c:	d021      	beq.n	8004bb2 <_printf_i+0xb6>
 8004b6e:	2a78      	cmp	r2, #120	; 0x78
 8004b70:	d1dc      	bne.n	8004b2c <_printf_i+0x30>
 8004b72:	2278      	movs	r2, #120	; 0x78
 8004b74:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004b78:	496e      	ldr	r1, [pc, #440]	; (8004d34 <_printf_i+0x238>)
 8004b7a:	e064      	b.n	8004c46 <_printf_i+0x14a>
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8004b82:	1d11      	adds	r1, r2, #4
 8004b84:	6019      	str	r1, [r3, #0]
 8004b86:	6813      	ldr	r3, [r2, #0]
 8004b88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e0a3      	b.n	8004cd8 <_printf_i+0x1dc>
 8004b90:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004b94:	f102 0104 	add.w	r1, r2, #4
 8004b98:	6019      	str	r1, [r3, #0]
 8004b9a:	d0d7      	beq.n	8004b4c <_printf_i+0x50>
 8004b9c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	da03      	bge.n	8004bac <_printf_i+0xb0>
 8004ba4:	222d      	movs	r2, #45	; 0x2d
 8004ba6:	425b      	negs	r3, r3
 8004ba8:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004bac:	4962      	ldr	r1, [pc, #392]	; (8004d38 <_printf_i+0x23c>)
 8004bae:	220a      	movs	r2, #10
 8004bb0:	e017      	b.n	8004be2 <_printf_i+0xe6>
 8004bb2:	6820      	ldr	r0, [r4, #0]
 8004bb4:	6819      	ldr	r1, [r3, #0]
 8004bb6:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004bba:	d003      	beq.n	8004bc4 <_printf_i+0xc8>
 8004bbc:	1d08      	adds	r0, r1, #4
 8004bbe:	6018      	str	r0, [r3, #0]
 8004bc0:	680b      	ldr	r3, [r1, #0]
 8004bc2:	e006      	b.n	8004bd2 <_printf_i+0xd6>
 8004bc4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004bc8:	f101 0004 	add.w	r0, r1, #4
 8004bcc:	6018      	str	r0, [r3, #0]
 8004bce:	d0f7      	beq.n	8004bc0 <_printf_i+0xc4>
 8004bd0:	880b      	ldrh	r3, [r1, #0]
 8004bd2:	4959      	ldr	r1, [pc, #356]	; (8004d38 <_printf_i+0x23c>)
 8004bd4:	2a6f      	cmp	r2, #111	; 0x6f
 8004bd6:	bf14      	ite	ne
 8004bd8:	220a      	movne	r2, #10
 8004bda:	2208      	moveq	r2, #8
 8004bdc:	2000      	movs	r0, #0
 8004bde:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8004be2:	6865      	ldr	r5, [r4, #4]
 8004be4:	60a5      	str	r5, [r4, #8]
 8004be6:	2d00      	cmp	r5, #0
 8004be8:	f2c0 809c 	blt.w	8004d24 <_printf_i+0x228>
 8004bec:	6820      	ldr	r0, [r4, #0]
 8004bee:	f020 0004 	bic.w	r0, r0, #4
 8004bf2:	6020      	str	r0, [r4, #0]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d13f      	bne.n	8004c78 <_printf_i+0x17c>
 8004bf8:	2d00      	cmp	r5, #0
 8004bfa:	f040 8095 	bne.w	8004d28 <_printf_i+0x22c>
 8004bfe:	4675      	mov	r5, lr
 8004c00:	2a08      	cmp	r2, #8
 8004c02:	d10b      	bne.n	8004c1c <_printf_i+0x120>
 8004c04:	6823      	ldr	r3, [r4, #0]
 8004c06:	07da      	lsls	r2, r3, #31
 8004c08:	d508      	bpl.n	8004c1c <_printf_i+0x120>
 8004c0a:	6923      	ldr	r3, [r4, #16]
 8004c0c:	6862      	ldr	r2, [r4, #4]
 8004c0e:	429a      	cmp	r2, r3
 8004c10:	bfde      	ittt	le
 8004c12:	2330      	movle	r3, #48	; 0x30
 8004c14:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004c18:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004c1c:	ebae 0305 	sub.w	r3, lr, r5
 8004c20:	6123      	str	r3, [r4, #16]
 8004c22:	f8cd 8000 	str.w	r8, [sp]
 8004c26:	463b      	mov	r3, r7
 8004c28:	aa03      	add	r2, sp, #12
 8004c2a:	4621      	mov	r1, r4
 8004c2c:	4630      	mov	r0, r6
 8004c2e:	f7ff feef 	bl	8004a10 <_printf_common>
 8004c32:	3001      	adds	r0, #1
 8004c34:	d155      	bne.n	8004ce2 <_printf_i+0x1e6>
 8004c36:	f04f 30ff 	mov.w	r0, #4294967295
 8004c3a:	b005      	add	sp, #20
 8004c3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004c40:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8004c44:	493c      	ldr	r1, [pc, #240]	; (8004d38 <_printf_i+0x23c>)
 8004c46:	6822      	ldr	r2, [r4, #0]
 8004c48:	6818      	ldr	r0, [r3, #0]
 8004c4a:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004c4e:	f100 0504 	add.w	r5, r0, #4
 8004c52:	601d      	str	r5, [r3, #0]
 8004c54:	d001      	beq.n	8004c5a <_printf_i+0x15e>
 8004c56:	6803      	ldr	r3, [r0, #0]
 8004c58:	e002      	b.n	8004c60 <_printf_i+0x164>
 8004c5a:	0655      	lsls	r5, r2, #25
 8004c5c:	d5fb      	bpl.n	8004c56 <_printf_i+0x15a>
 8004c5e:	8803      	ldrh	r3, [r0, #0]
 8004c60:	07d0      	lsls	r0, r2, #31
 8004c62:	bf44      	itt	mi
 8004c64:	f042 0220 	orrmi.w	r2, r2, #32
 8004c68:	6022      	strmi	r2, [r4, #0]
 8004c6a:	b91b      	cbnz	r3, 8004c74 <_printf_i+0x178>
 8004c6c:	6822      	ldr	r2, [r4, #0]
 8004c6e:	f022 0220 	bic.w	r2, r2, #32
 8004c72:	6022      	str	r2, [r4, #0]
 8004c74:	2210      	movs	r2, #16
 8004c76:	e7b1      	b.n	8004bdc <_printf_i+0xe0>
 8004c78:	4675      	mov	r5, lr
 8004c7a:	fbb3 f0f2 	udiv	r0, r3, r2
 8004c7e:	fb02 3310 	mls	r3, r2, r0, r3
 8004c82:	5ccb      	ldrb	r3, [r1, r3]
 8004c84:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004c88:	4603      	mov	r3, r0
 8004c8a:	2800      	cmp	r0, #0
 8004c8c:	d1f5      	bne.n	8004c7a <_printf_i+0x17e>
 8004c8e:	e7b7      	b.n	8004c00 <_printf_i+0x104>
 8004c90:	6808      	ldr	r0, [r1, #0]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	6949      	ldr	r1, [r1, #20]
 8004c96:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004c9a:	d004      	beq.n	8004ca6 <_printf_i+0x1aa>
 8004c9c:	1d10      	adds	r0, r2, #4
 8004c9e:	6018      	str	r0, [r3, #0]
 8004ca0:	6813      	ldr	r3, [r2, #0]
 8004ca2:	6019      	str	r1, [r3, #0]
 8004ca4:	e007      	b.n	8004cb6 <_printf_i+0x1ba>
 8004ca6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004caa:	f102 0004 	add.w	r0, r2, #4
 8004cae:	6018      	str	r0, [r3, #0]
 8004cb0:	6813      	ldr	r3, [r2, #0]
 8004cb2:	d0f6      	beq.n	8004ca2 <_printf_i+0x1a6>
 8004cb4:	8019      	strh	r1, [r3, #0]
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	6123      	str	r3, [r4, #16]
 8004cba:	4675      	mov	r5, lr
 8004cbc:	e7b1      	b.n	8004c22 <_printf_i+0x126>
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	1d11      	adds	r1, r2, #4
 8004cc2:	6019      	str	r1, [r3, #0]
 8004cc4:	6815      	ldr	r5, [r2, #0]
 8004cc6:	6862      	ldr	r2, [r4, #4]
 8004cc8:	2100      	movs	r1, #0
 8004cca:	4628      	mov	r0, r5
 8004ccc:	f7fb fa80 	bl	80001d0 <memchr>
 8004cd0:	b108      	cbz	r0, 8004cd6 <_printf_i+0x1da>
 8004cd2:	1b40      	subs	r0, r0, r5
 8004cd4:	6060      	str	r0, [r4, #4]
 8004cd6:	6863      	ldr	r3, [r4, #4]
 8004cd8:	6123      	str	r3, [r4, #16]
 8004cda:	2300      	movs	r3, #0
 8004cdc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ce0:	e79f      	b.n	8004c22 <_printf_i+0x126>
 8004ce2:	6923      	ldr	r3, [r4, #16]
 8004ce4:	462a      	mov	r2, r5
 8004ce6:	4639      	mov	r1, r7
 8004ce8:	4630      	mov	r0, r6
 8004cea:	47c0      	blx	r8
 8004cec:	3001      	adds	r0, #1
 8004cee:	d0a2      	beq.n	8004c36 <_printf_i+0x13a>
 8004cf0:	6823      	ldr	r3, [r4, #0]
 8004cf2:	079b      	lsls	r3, r3, #30
 8004cf4:	d507      	bpl.n	8004d06 <_printf_i+0x20a>
 8004cf6:	2500      	movs	r5, #0
 8004cf8:	f104 0919 	add.w	r9, r4, #25
 8004cfc:	68e3      	ldr	r3, [r4, #12]
 8004cfe:	9a03      	ldr	r2, [sp, #12]
 8004d00:	1a9b      	subs	r3, r3, r2
 8004d02:	429d      	cmp	r5, r3
 8004d04:	db05      	blt.n	8004d12 <_printf_i+0x216>
 8004d06:	68e0      	ldr	r0, [r4, #12]
 8004d08:	9b03      	ldr	r3, [sp, #12]
 8004d0a:	4298      	cmp	r0, r3
 8004d0c:	bfb8      	it	lt
 8004d0e:	4618      	movlt	r0, r3
 8004d10:	e793      	b.n	8004c3a <_printf_i+0x13e>
 8004d12:	2301      	movs	r3, #1
 8004d14:	464a      	mov	r2, r9
 8004d16:	4639      	mov	r1, r7
 8004d18:	4630      	mov	r0, r6
 8004d1a:	47c0      	blx	r8
 8004d1c:	3001      	adds	r0, #1
 8004d1e:	d08a      	beq.n	8004c36 <_printf_i+0x13a>
 8004d20:	3501      	adds	r5, #1
 8004d22:	e7eb      	b.n	8004cfc <_printf_i+0x200>
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d1a7      	bne.n	8004c78 <_printf_i+0x17c>
 8004d28:	780b      	ldrb	r3, [r1, #0]
 8004d2a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d2e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d32:	e765      	b.n	8004c00 <_printf_i+0x104>
 8004d34:	080053ee 	.word	0x080053ee
 8004d38:	080053dd 	.word	0x080053dd

08004d3c <_sbrk_r>:
 8004d3c:	b538      	push	{r3, r4, r5, lr}
 8004d3e:	4c06      	ldr	r4, [pc, #24]	; (8004d58 <_sbrk_r+0x1c>)
 8004d40:	2300      	movs	r3, #0
 8004d42:	4605      	mov	r5, r0
 8004d44:	4608      	mov	r0, r1
 8004d46:	6023      	str	r3, [r4, #0]
 8004d48:	f7fe ff52 	bl	8003bf0 <_sbrk>
 8004d4c:	1c43      	adds	r3, r0, #1
 8004d4e:	d102      	bne.n	8004d56 <_sbrk_r+0x1a>
 8004d50:	6823      	ldr	r3, [r4, #0]
 8004d52:	b103      	cbz	r3, 8004d56 <_sbrk_r+0x1a>
 8004d54:	602b      	str	r3, [r5, #0]
 8004d56:	bd38      	pop	{r3, r4, r5, pc}
 8004d58:	20000448 	.word	0x20000448

08004d5c <__sread>:
 8004d5c:	b510      	push	{r4, lr}
 8004d5e:	460c      	mov	r4, r1
 8004d60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d64:	f000 fa98 	bl	8005298 <_read_r>
 8004d68:	2800      	cmp	r0, #0
 8004d6a:	bfab      	itete	ge
 8004d6c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004d6e:	89a3      	ldrhlt	r3, [r4, #12]
 8004d70:	181b      	addge	r3, r3, r0
 8004d72:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004d76:	bfac      	ite	ge
 8004d78:	6563      	strge	r3, [r4, #84]	; 0x54
 8004d7a:	81a3      	strhlt	r3, [r4, #12]
 8004d7c:	bd10      	pop	{r4, pc}

08004d7e <__swrite>:
 8004d7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d82:	461f      	mov	r7, r3
 8004d84:	898b      	ldrh	r3, [r1, #12]
 8004d86:	05db      	lsls	r3, r3, #23
 8004d88:	4605      	mov	r5, r0
 8004d8a:	460c      	mov	r4, r1
 8004d8c:	4616      	mov	r6, r2
 8004d8e:	d505      	bpl.n	8004d9c <__swrite+0x1e>
 8004d90:	2302      	movs	r3, #2
 8004d92:	2200      	movs	r2, #0
 8004d94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d98:	f000 f9b8 	bl	800510c <_lseek_r>
 8004d9c:	89a3      	ldrh	r3, [r4, #12]
 8004d9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004da2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004da6:	81a3      	strh	r3, [r4, #12]
 8004da8:	4632      	mov	r2, r6
 8004daa:	463b      	mov	r3, r7
 8004dac:	4628      	mov	r0, r5
 8004dae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004db2:	f000 b869 	b.w	8004e88 <_write_r>

08004db6 <__sseek>:
 8004db6:	b510      	push	{r4, lr}
 8004db8:	460c      	mov	r4, r1
 8004dba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004dbe:	f000 f9a5 	bl	800510c <_lseek_r>
 8004dc2:	1c43      	adds	r3, r0, #1
 8004dc4:	89a3      	ldrh	r3, [r4, #12]
 8004dc6:	bf15      	itete	ne
 8004dc8:	6560      	strne	r0, [r4, #84]	; 0x54
 8004dca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004dce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004dd2:	81a3      	strheq	r3, [r4, #12]
 8004dd4:	bf18      	it	ne
 8004dd6:	81a3      	strhne	r3, [r4, #12]
 8004dd8:	bd10      	pop	{r4, pc}

08004dda <__sclose>:
 8004dda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004dde:	f000 b8d3 	b.w	8004f88 <_close_r>
	...

08004de4 <__swbuf_r>:
 8004de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004de6:	460e      	mov	r6, r1
 8004de8:	4614      	mov	r4, r2
 8004dea:	4605      	mov	r5, r0
 8004dec:	b118      	cbz	r0, 8004df6 <__swbuf_r+0x12>
 8004dee:	6983      	ldr	r3, [r0, #24]
 8004df0:	b90b      	cbnz	r3, 8004df6 <__swbuf_r+0x12>
 8004df2:	f7ff fbe5 	bl	80045c0 <__sinit>
 8004df6:	4b21      	ldr	r3, [pc, #132]	; (8004e7c <__swbuf_r+0x98>)
 8004df8:	429c      	cmp	r4, r3
 8004dfa:	d12a      	bne.n	8004e52 <__swbuf_r+0x6e>
 8004dfc:	686c      	ldr	r4, [r5, #4]
 8004dfe:	69a3      	ldr	r3, [r4, #24]
 8004e00:	60a3      	str	r3, [r4, #8]
 8004e02:	89a3      	ldrh	r3, [r4, #12]
 8004e04:	071a      	lsls	r2, r3, #28
 8004e06:	d52e      	bpl.n	8004e66 <__swbuf_r+0x82>
 8004e08:	6923      	ldr	r3, [r4, #16]
 8004e0a:	b363      	cbz	r3, 8004e66 <__swbuf_r+0x82>
 8004e0c:	6923      	ldr	r3, [r4, #16]
 8004e0e:	6820      	ldr	r0, [r4, #0]
 8004e10:	1ac0      	subs	r0, r0, r3
 8004e12:	6963      	ldr	r3, [r4, #20]
 8004e14:	b2f6      	uxtb	r6, r6
 8004e16:	4298      	cmp	r0, r3
 8004e18:	4637      	mov	r7, r6
 8004e1a:	db04      	blt.n	8004e26 <__swbuf_r+0x42>
 8004e1c:	4621      	mov	r1, r4
 8004e1e:	4628      	mov	r0, r5
 8004e20:	f000 f94a 	bl	80050b8 <_fflush_r>
 8004e24:	bb28      	cbnz	r0, 8004e72 <__swbuf_r+0x8e>
 8004e26:	68a3      	ldr	r3, [r4, #8]
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	60a3      	str	r3, [r4, #8]
 8004e2c:	6823      	ldr	r3, [r4, #0]
 8004e2e:	1c5a      	adds	r2, r3, #1
 8004e30:	6022      	str	r2, [r4, #0]
 8004e32:	701e      	strb	r6, [r3, #0]
 8004e34:	6963      	ldr	r3, [r4, #20]
 8004e36:	3001      	adds	r0, #1
 8004e38:	4298      	cmp	r0, r3
 8004e3a:	d004      	beq.n	8004e46 <__swbuf_r+0x62>
 8004e3c:	89a3      	ldrh	r3, [r4, #12]
 8004e3e:	07db      	lsls	r3, r3, #31
 8004e40:	d519      	bpl.n	8004e76 <__swbuf_r+0x92>
 8004e42:	2e0a      	cmp	r6, #10
 8004e44:	d117      	bne.n	8004e76 <__swbuf_r+0x92>
 8004e46:	4621      	mov	r1, r4
 8004e48:	4628      	mov	r0, r5
 8004e4a:	f000 f935 	bl	80050b8 <_fflush_r>
 8004e4e:	b190      	cbz	r0, 8004e76 <__swbuf_r+0x92>
 8004e50:	e00f      	b.n	8004e72 <__swbuf_r+0x8e>
 8004e52:	4b0b      	ldr	r3, [pc, #44]	; (8004e80 <__swbuf_r+0x9c>)
 8004e54:	429c      	cmp	r4, r3
 8004e56:	d101      	bne.n	8004e5c <__swbuf_r+0x78>
 8004e58:	68ac      	ldr	r4, [r5, #8]
 8004e5a:	e7d0      	b.n	8004dfe <__swbuf_r+0x1a>
 8004e5c:	4b09      	ldr	r3, [pc, #36]	; (8004e84 <__swbuf_r+0xa0>)
 8004e5e:	429c      	cmp	r4, r3
 8004e60:	bf08      	it	eq
 8004e62:	68ec      	ldreq	r4, [r5, #12]
 8004e64:	e7cb      	b.n	8004dfe <__swbuf_r+0x1a>
 8004e66:	4621      	mov	r1, r4
 8004e68:	4628      	mov	r0, r5
 8004e6a:	f000 f81f 	bl	8004eac <__swsetup_r>
 8004e6e:	2800      	cmp	r0, #0
 8004e70:	d0cc      	beq.n	8004e0c <__swbuf_r+0x28>
 8004e72:	f04f 37ff 	mov.w	r7, #4294967295
 8004e76:	4638      	mov	r0, r7
 8004e78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e7a:	bf00      	nop
 8004e7c:	0800538c 	.word	0x0800538c
 8004e80:	080053ac 	.word	0x080053ac
 8004e84:	0800536c 	.word	0x0800536c

08004e88 <_write_r>:
 8004e88:	b538      	push	{r3, r4, r5, lr}
 8004e8a:	4c07      	ldr	r4, [pc, #28]	; (8004ea8 <_write_r+0x20>)
 8004e8c:	4605      	mov	r5, r0
 8004e8e:	4608      	mov	r0, r1
 8004e90:	4611      	mov	r1, r2
 8004e92:	2200      	movs	r2, #0
 8004e94:	6022      	str	r2, [r4, #0]
 8004e96:	461a      	mov	r2, r3
 8004e98:	f7fe f8c4 	bl	8003024 <_write>
 8004e9c:	1c43      	adds	r3, r0, #1
 8004e9e:	d102      	bne.n	8004ea6 <_write_r+0x1e>
 8004ea0:	6823      	ldr	r3, [r4, #0]
 8004ea2:	b103      	cbz	r3, 8004ea6 <_write_r+0x1e>
 8004ea4:	602b      	str	r3, [r5, #0]
 8004ea6:	bd38      	pop	{r3, r4, r5, pc}
 8004ea8:	20000448 	.word	0x20000448

08004eac <__swsetup_r>:
 8004eac:	4b32      	ldr	r3, [pc, #200]	; (8004f78 <__swsetup_r+0xcc>)
 8004eae:	b570      	push	{r4, r5, r6, lr}
 8004eb0:	681d      	ldr	r5, [r3, #0]
 8004eb2:	4606      	mov	r6, r0
 8004eb4:	460c      	mov	r4, r1
 8004eb6:	b125      	cbz	r5, 8004ec2 <__swsetup_r+0x16>
 8004eb8:	69ab      	ldr	r3, [r5, #24]
 8004eba:	b913      	cbnz	r3, 8004ec2 <__swsetup_r+0x16>
 8004ebc:	4628      	mov	r0, r5
 8004ebe:	f7ff fb7f 	bl	80045c0 <__sinit>
 8004ec2:	4b2e      	ldr	r3, [pc, #184]	; (8004f7c <__swsetup_r+0xd0>)
 8004ec4:	429c      	cmp	r4, r3
 8004ec6:	d10f      	bne.n	8004ee8 <__swsetup_r+0x3c>
 8004ec8:	686c      	ldr	r4, [r5, #4]
 8004eca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ece:	b29a      	uxth	r2, r3
 8004ed0:	0715      	lsls	r5, r2, #28
 8004ed2:	d42c      	bmi.n	8004f2e <__swsetup_r+0x82>
 8004ed4:	06d0      	lsls	r0, r2, #27
 8004ed6:	d411      	bmi.n	8004efc <__swsetup_r+0x50>
 8004ed8:	2209      	movs	r2, #9
 8004eda:	6032      	str	r2, [r6, #0]
 8004edc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ee0:	81a3      	strh	r3, [r4, #12]
 8004ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ee6:	bd70      	pop	{r4, r5, r6, pc}
 8004ee8:	4b25      	ldr	r3, [pc, #148]	; (8004f80 <__swsetup_r+0xd4>)
 8004eea:	429c      	cmp	r4, r3
 8004eec:	d101      	bne.n	8004ef2 <__swsetup_r+0x46>
 8004eee:	68ac      	ldr	r4, [r5, #8]
 8004ef0:	e7eb      	b.n	8004eca <__swsetup_r+0x1e>
 8004ef2:	4b24      	ldr	r3, [pc, #144]	; (8004f84 <__swsetup_r+0xd8>)
 8004ef4:	429c      	cmp	r4, r3
 8004ef6:	bf08      	it	eq
 8004ef8:	68ec      	ldreq	r4, [r5, #12]
 8004efa:	e7e6      	b.n	8004eca <__swsetup_r+0x1e>
 8004efc:	0751      	lsls	r1, r2, #29
 8004efe:	d512      	bpl.n	8004f26 <__swsetup_r+0x7a>
 8004f00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004f02:	b141      	cbz	r1, 8004f16 <__swsetup_r+0x6a>
 8004f04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004f08:	4299      	cmp	r1, r3
 8004f0a:	d002      	beq.n	8004f12 <__swsetup_r+0x66>
 8004f0c:	4630      	mov	r0, r6
 8004f0e:	f000 f975 	bl	80051fc <_free_r>
 8004f12:	2300      	movs	r3, #0
 8004f14:	6363      	str	r3, [r4, #52]	; 0x34
 8004f16:	89a3      	ldrh	r3, [r4, #12]
 8004f18:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004f1c:	81a3      	strh	r3, [r4, #12]
 8004f1e:	2300      	movs	r3, #0
 8004f20:	6063      	str	r3, [r4, #4]
 8004f22:	6923      	ldr	r3, [r4, #16]
 8004f24:	6023      	str	r3, [r4, #0]
 8004f26:	89a3      	ldrh	r3, [r4, #12]
 8004f28:	f043 0308 	orr.w	r3, r3, #8
 8004f2c:	81a3      	strh	r3, [r4, #12]
 8004f2e:	6923      	ldr	r3, [r4, #16]
 8004f30:	b94b      	cbnz	r3, 8004f46 <__swsetup_r+0x9a>
 8004f32:	89a3      	ldrh	r3, [r4, #12]
 8004f34:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004f38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f3c:	d003      	beq.n	8004f46 <__swsetup_r+0x9a>
 8004f3e:	4621      	mov	r1, r4
 8004f40:	4630      	mov	r0, r6
 8004f42:	f000 f919 	bl	8005178 <__smakebuf_r>
 8004f46:	89a2      	ldrh	r2, [r4, #12]
 8004f48:	f012 0301 	ands.w	r3, r2, #1
 8004f4c:	d00c      	beq.n	8004f68 <__swsetup_r+0xbc>
 8004f4e:	2300      	movs	r3, #0
 8004f50:	60a3      	str	r3, [r4, #8]
 8004f52:	6963      	ldr	r3, [r4, #20]
 8004f54:	425b      	negs	r3, r3
 8004f56:	61a3      	str	r3, [r4, #24]
 8004f58:	6923      	ldr	r3, [r4, #16]
 8004f5a:	b953      	cbnz	r3, 8004f72 <__swsetup_r+0xc6>
 8004f5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f60:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004f64:	d1ba      	bne.n	8004edc <__swsetup_r+0x30>
 8004f66:	bd70      	pop	{r4, r5, r6, pc}
 8004f68:	0792      	lsls	r2, r2, #30
 8004f6a:	bf58      	it	pl
 8004f6c:	6963      	ldrpl	r3, [r4, #20]
 8004f6e:	60a3      	str	r3, [r4, #8]
 8004f70:	e7f2      	b.n	8004f58 <__swsetup_r+0xac>
 8004f72:	2000      	movs	r0, #0
 8004f74:	e7f7      	b.n	8004f66 <__swsetup_r+0xba>
 8004f76:	bf00      	nop
 8004f78:	20000014 	.word	0x20000014
 8004f7c:	0800538c 	.word	0x0800538c
 8004f80:	080053ac 	.word	0x080053ac
 8004f84:	0800536c 	.word	0x0800536c

08004f88 <_close_r>:
 8004f88:	b538      	push	{r3, r4, r5, lr}
 8004f8a:	4c06      	ldr	r4, [pc, #24]	; (8004fa4 <_close_r+0x1c>)
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	4605      	mov	r5, r0
 8004f90:	4608      	mov	r0, r1
 8004f92:	6023      	str	r3, [r4, #0]
 8004f94:	f7fe fe46 	bl	8003c24 <_close>
 8004f98:	1c43      	adds	r3, r0, #1
 8004f9a:	d102      	bne.n	8004fa2 <_close_r+0x1a>
 8004f9c:	6823      	ldr	r3, [r4, #0]
 8004f9e:	b103      	cbz	r3, 8004fa2 <_close_r+0x1a>
 8004fa0:	602b      	str	r3, [r5, #0]
 8004fa2:	bd38      	pop	{r3, r4, r5, pc}
 8004fa4:	20000448 	.word	0x20000448

08004fa8 <__sflush_r>:
 8004fa8:	898a      	ldrh	r2, [r1, #12]
 8004faa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fae:	4605      	mov	r5, r0
 8004fb0:	0710      	lsls	r0, r2, #28
 8004fb2:	460c      	mov	r4, r1
 8004fb4:	d45a      	bmi.n	800506c <__sflush_r+0xc4>
 8004fb6:	684b      	ldr	r3, [r1, #4]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	dc05      	bgt.n	8004fc8 <__sflush_r+0x20>
 8004fbc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	dc02      	bgt.n	8004fc8 <__sflush_r+0x20>
 8004fc2:	2000      	movs	r0, #0
 8004fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004fc8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004fca:	2e00      	cmp	r6, #0
 8004fcc:	d0f9      	beq.n	8004fc2 <__sflush_r+0x1a>
 8004fce:	2300      	movs	r3, #0
 8004fd0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004fd4:	682f      	ldr	r7, [r5, #0]
 8004fd6:	602b      	str	r3, [r5, #0]
 8004fd8:	d033      	beq.n	8005042 <__sflush_r+0x9a>
 8004fda:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004fdc:	89a3      	ldrh	r3, [r4, #12]
 8004fde:	075a      	lsls	r2, r3, #29
 8004fe0:	d505      	bpl.n	8004fee <__sflush_r+0x46>
 8004fe2:	6863      	ldr	r3, [r4, #4]
 8004fe4:	1ac0      	subs	r0, r0, r3
 8004fe6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004fe8:	b10b      	cbz	r3, 8004fee <__sflush_r+0x46>
 8004fea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004fec:	1ac0      	subs	r0, r0, r3
 8004fee:	2300      	movs	r3, #0
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004ff4:	6a21      	ldr	r1, [r4, #32]
 8004ff6:	4628      	mov	r0, r5
 8004ff8:	47b0      	blx	r6
 8004ffa:	1c43      	adds	r3, r0, #1
 8004ffc:	89a3      	ldrh	r3, [r4, #12]
 8004ffe:	d106      	bne.n	800500e <__sflush_r+0x66>
 8005000:	6829      	ldr	r1, [r5, #0]
 8005002:	291d      	cmp	r1, #29
 8005004:	d84b      	bhi.n	800509e <__sflush_r+0xf6>
 8005006:	4a2b      	ldr	r2, [pc, #172]	; (80050b4 <__sflush_r+0x10c>)
 8005008:	40ca      	lsrs	r2, r1
 800500a:	07d6      	lsls	r6, r2, #31
 800500c:	d547      	bpl.n	800509e <__sflush_r+0xf6>
 800500e:	2200      	movs	r2, #0
 8005010:	6062      	str	r2, [r4, #4]
 8005012:	04d9      	lsls	r1, r3, #19
 8005014:	6922      	ldr	r2, [r4, #16]
 8005016:	6022      	str	r2, [r4, #0]
 8005018:	d504      	bpl.n	8005024 <__sflush_r+0x7c>
 800501a:	1c42      	adds	r2, r0, #1
 800501c:	d101      	bne.n	8005022 <__sflush_r+0x7a>
 800501e:	682b      	ldr	r3, [r5, #0]
 8005020:	b903      	cbnz	r3, 8005024 <__sflush_r+0x7c>
 8005022:	6560      	str	r0, [r4, #84]	; 0x54
 8005024:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005026:	602f      	str	r7, [r5, #0]
 8005028:	2900      	cmp	r1, #0
 800502a:	d0ca      	beq.n	8004fc2 <__sflush_r+0x1a>
 800502c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005030:	4299      	cmp	r1, r3
 8005032:	d002      	beq.n	800503a <__sflush_r+0x92>
 8005034:	4628      	mov	r0, r5
 8005036:	f000 f8e1 	bl	80051fc <_free_r>
 800503a:	2000      	movs	r0, #0
 800503c:	6360      	str	r0, [r4, #52]	; 0x34
 800503e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005042:	6a21      	ldr	r1, [r4, #32]
 8005044:	2301      	movs	r3, #1
 8005046:	4628      	mov	r0, r5
 8005048:	47b0      	blx	r6
 800504a:	1c41      	adds	r1, r0, #1
 800504c:	d1c6      	bne.n	8004fdc <__sflush_r+0x34>
 800504e:	682b      	ldr	r3, [r5, #0]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d0c3      	beq.n	8004fdc <__sflush_r+0x34>
 8005054:	2b1d      	cmp	r3, #29
 8005056:	d001      	beq.n	800505c <__sflush_r+0xb4>
 8005058:	2b16      	cmp	r3, #22
 800505a:	d101      	bne.n	8005060 <__sflush_r+0xb8>
 800505c:	602f      	str	r7, [r5, #0]
 800505e:	e7b0      	b.n	8004fc2 <__sflush_r+0x1a>
 8005060:	89a3      	ldrh	r3, [r4, #12]
 8005062:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005066:	81a3      	strh	r3, [r4, #12]
 8005068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800506c:	690f      	ldr	r7, [r1, #16]
 800506e:	2f00      	cmp	r7, #0
 8005070:	d0a7      	beq.n	8004fc2 <__sflush_r+0x1a>
 8005072:	0793      	lsls	r3, r2, #30
 8005074:	680e      	ldr	r6, [r1, #0]
 8005076:	bf08      	it	eq
 8005078:	694b      	ldreq	r3, [r1, #20]
 800507a:	600f      	str	r7, [r1, #0]
 800507c:	bf18      	it	ne
 800507e:	2300      	movne	r3, #0
 8005080:	eba6 0807 	sub.w	r8, r6, r7
 8005084:	608b      	str	r3, [r1, #8]
 8005086:	f1b8 0f00 	cmp.w	r8, #0
 800508a:	dd9a      	ble.n	8004fc2 <__sflush_r+0x1a>
 800508c:	4643      	mov	r3, r8
 800508e:	463a      	mov	r2, r7
 8005090:	6a21      	ldr	r1, [r4, #32]
 8005092:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005094:	4628      	mov	r0, r5
 8005096:	47b0      	blx	r6
 8005098:	2800      	cmp	r0, #0
 800509a:	dc07      	bgt.n	80050ac <__sflush_r+0x104>
 800509c:	89a3      	ldrh	r3, [r4, #12]
 800509e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80050a2:	81a3      	strh	r3, [r4, #12]
 80050a4:	f04f 30ff 	mov.w	r0, #4294967295
 80050a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050ac:	4407      	add	r7, r0
 80050ae:	eba8 0800 	sub.w	r8, r8, r0
 80050b2:	e7e8      	b.n	8005086 <__sflush_r+0xde>
 80050b4:	20400001 	.word	0x20400001

080050b8 <_fflush_r>:
 80050b8:	b538      	push	{r3, r4, r5, lr}
 80050ba:	690b      	ldr	r3, [r1, #16]
 80050bc:	4605      	mov	r5, r0
 80050be:	460c      	mov	r4, r1
 80050c0:	b1db      	cbz	r3, 80050fa <_fflush_r+0x42>
 80050c2:	b118      	cbz	r0, 80050cc <_fflush_r+0x14>
 80050c4:	6983      	ldr	r3, [r0, #24]
 80050c6:	b90b      	cbnz	r3, 80050cc <_fflush_r+0x14>
 80050c8:	f7ff fa7a 	bl	80045c0 <__sinit>
 80050cc:	4b0c      	ldr	r3, [pc, #48]	; (8005100 <_fflush_r+0x48>)
 80050ce:	429c      	cmp	r4, r3
 80050d0:	d109      	bne.n	80050e6 <_fflush_r+0x2e>
 80050d2:	686c      	ldr	r4, [r5, #4]
 80050d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050d8:	b17b      	cbz	r3, 80050fa <_fflush_r+0x42>
 80050da:	4621      	mov	r1, r4
 80050dc:	4628      	mov	r0, r5
 80050de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80050e2:	f7ff bf61 	b.w	8004fa8 <__sflush_r>
 80050e6:	4b07      	ldr	r3, [pc, #28]	; (8005104 <_fflush_r+0x4c>)
 80050e8:	429c      	cmp	r4, r3
 80050ea:	d101      	bne.n	80050f0 <_fflush_r+0x38>
 80050ec:	68ac      	ldr	r4, [r5, #8]
 80050ee:	e7f1      	b.n	80050d4 <_fflush_r+0x1c>
 80050f0:	4b05      	ldr	r3, [pc, #20]	; (8005108 <_fflush_r+0x50>)
 80050f2:	429c      	cmp	r4, r3
 80050f4:	bf08      	it	eq
 80050f6:	68ec      	ldreq	r4, [r5, #12]
 80050f8:	e7ec      	b.n	80050d4 <_fflush_r+0x1c>
 80050fa:	2000      	movs	r0, #0
 80050fc:	bd38      	pop	{r3, r4, r5, pc}
 80050fe:	bf00      	nop
 8005100:	0800538c 	.word	0x0800538c
 8005104:	080053ac 	.word	0x080053ac
 8005108:	0800536c 	.word	0x0800536c

0800510c <_lseek_r>:
 800510c:	b538      	push	{r3, r4, r5, lr}
 800510e:	4c07      	ldr	r4, [pc, #28]	; (800512c <_lseek_r+0x20>)
 8005110:	4605      	mov	r5, r0
 8005112:	4608      	mov	r0, r1
 8005114:	4611      	mov	r1, r2
 8005116:	2200      	movs	r2, #0
 8005118:	6022      	str	r2, [r4, #0]
 800511a:	461a      	mov	r2, r3
 800511c:	f7fe fd8c 	bl	8003c38 <_lseek>
 8005120:	1c43      	adds	r3, r0, #1
 8005122:	d102      	bne.n	800512a <_lseek_r+0x1e>
 8005124:	6823      	ldr	r3, [r4, #0]
 8005126:	b103      	cbz	r3, 800512a <_lseek_r+0x1e>
 8005128:	602b      	str	r3, [r5, #0]
 800512a:	bd38      	pop	{r3, r4, r5, pc}
 800512c:	20000448 	.word	0x20000448

08005130 <__swhatbuf_r>:
 8005130:	b570      	push	{r4, r5, r6, lr}
 8005132:	460e      	mov	r6, r1
 8005134:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005138:	2900      	cmp	r1, #0
 800513a:	b090      	sub	sp, #64	; 0x40
 800513c:	4614      	mov	r4, r2
 800513e:	461d      	mov	r5, r3
 8005140:	da07      	bge.n	8005152 <__swhatbuf_r+0x22>
 8005142:	2300      	movs	r3, #0
 8005144:	602b      	str	r3, [r5, #0]
 8005146:	89b3      	ldrh	r3, [r6, #12]
 8005148:	061a      	lsls	r2, r3, #24
 800514a:	d410      	bmi.n	800516e <__swhatbuf_r+0x3e>
 800514c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005150:	e00e      	b.n	8005170 <__swhatbuf_r+0x40>
 8005152:	aa01      	add	r2, sp, #4
 8005154:	f000 f8b2 	bl	80052bc <_fstat_r>
 8005158:	2800      	cmp	r0, #0
 800515a:	dbf2      	blt.n	8005142 <__swhatbuf_r+0x12>
 800515c:	9a02      	ldr	r2, [sp, #8]
 800515e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005162:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005166:	425a      	negs	r2, r3
 8005168:	415a      	adcs	r2, r3
 800516a:	602a      	str	r2, [r5, #0]
 800516c:	e7ee      	b.n	800514c <__swhatbuf_r+0x1c>
 800516e:	2340      	movs	r3, #64	; 0x40
 8005170:	2000      	movs	r0, #0
 8005172:	6023      	str	r3, [r4, #0]
 8005174:	b010      	add	sp, #64	; 0x40
 8005176:	bd70      	pop	{r4, r5, r6, pc}

08005178 <__smakebuf_r>:
 8005178:	898b      	ldrh	r3, [r1, #12]
 800517a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800517c:	079d      	lsls	r5, r3, #30
 800517e:	4606      	mov	r6, r0
 8005180:	460c      	mov	r4, r1
 8005182:	d507      	bpl.n	8005194 <__smakebuf_r+0x1c>
 8005184:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005188:	6023      	str	r3, [r4, #0]
 800518a:	6123      	str	r3, [r4, #16]
 800518c:	2301      	movs	r3, #1
 800518e:	6163      	str	r3, [r4, #20]
 8005190:	b002      	add	sp, #8
 8005192:	bd70      	pop	{r4, r5, r6, pc}
 8005194:	ab01      	add	r3, sp, #4
 8005196:	466a      	mov	r2, sp
 8005198:	f7ff ffca 	bl	8005130 <__swhatbuf_r>
 800519c:	9900      	ldr	r1, [sp, #0]
 800519e:	4605      	mov	r5, r0
 80051a0:	4630      	mov	r0, r6
 80051a2:	f7ff fa97 	bl	80046d4 <_malloc_r>
 80051a6:	b948      	cbnz	r0, 80051bc <__smakebuf_r+0x44>
 80051a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051ac:	059a      	lsls	r2, r3, #22
 80051ae:	d4ef      	bmi.n	8005190 <__smakebuf_r+0x18>
 80051b0:	f023 0303 	bic.w	r3, r3, #3
 80051b4:	f043 0302 	orr.w	r3, r3, #2
 80051b8:	81a3      	strh	r3, [r4, #12]
 80051ba:	e7e3      	b.n	8005184 <__smakebuf_r+0xc>
 80051bc:	4b0d      	ldr	r3, [pc, #52]	; (80051f4 <__smakebuf_r+0x7c>)
 80051be:	62b3      	str	r3, [r6, #40]	; 0x28
 80051c0:	89a3      	ldrh	r3, [r4, #12]
 80051c2:	6020      	str	r0, [r4, #0]
 80051c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051c8:	81a3      	strh	r3, [r4, #12]
 80051ca:	9b00      	ldr	r3, [sp, #0]
 80051cc:	6163      	str	r3, [r4, #20]
 80051ce:	9b01      	ldr	r3, [sp, #4]
 80051d0:	6120      	str	r0, [r4, #16]
 80051d2:	b15b      	cbz	r3, 80051ec <__smakebuf_r+0x74>
 80051d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80051d8:	4630      	mov	r0, r6
 80051da:	f000 f881 	bl	80052e0 <_isatty_r>
 80051de:	b128      	cbz	r0, 80051ec <__smakebuf_r+0x74>
 80051e0:	89a3      	ldrh	r3, [r4, #12]
 80051e2:	f023 0303 	bic.w	r3, r3, #3
 80051e6:	f043 0301 	orr.w	r3, r3, #1
 80051ea:	81a3      	strh	r3, [r4, #12]
 80051ec:	89a3      	ldrh	r3, [r4, #12]
 80051ee:	431d      	orrs	r5, r3
 80051f0:	81a5      	strh	r5, [r4, #12]
 80051f2:	e7cd      	b.n	8005190 <__smakebuf_r+0x18>
 80051f4:	08004541 	.word	0x08004541

080051f8 <__malloc_lock>:
 80051f8:	4770      	bx	lr

080051fa <__malloc_unlock>:
 80051fa:	4770      	bx	lr

080051fc <_free_r>:
 80051fc:	b538      	push	{r3, r4, r5, lr}
 80051fe:	4605      	mov	r5, r0
 8005200:	2900      	cmp	r1, #0
 8005202:	d045      	beq.n	8005290 <_free_r+0x94>
 8005204:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005208:	1f0c      	subs	r4, r1, #4
 800520a:	2b00      	cmp	r3, #0
 800520c:	bfb8      	it	lt
 800520e:	18e4      	addlt	r4, r4, r3
 8005210:	f7ff fff2 	bl	80051f8 <__malloc_lock>
 8005214:	4a1f      	ldr	r2, [pc, #124]	; (8005294 <_free_r+0x98>)
 8005216:	6813      	ldr	r3, [r2, #0]
 8005218:	4610      	mov	r0, r2
 800521a:	b933      	cbnz	r3, 800522a <_free_r+0x2e>
 800521c:	6063      	str	r3, [r4, #4]
 800521e:	6014      	str	r4, [r2, #0]
 8005220:	4628      	mov	r0, r5
 8005222:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005226:	f7ff bfe8 	b.w	80051fa <__malloc_unlock>
 800522a:	42a3      	cmp	r3, r4
 800522c:	d90c      	bls.n	8005248 <_free_r+0x4c>
 800522e:	6821      	ldr	r1, [r4, #0]
 8005230:	1862      	adds	r2, r4, r1
 8005232:	4293      	cmp	r3, r2
 8005234:	bf04      	itt	eq
 8005236:	681a      	ldreq	r2, [r3, #0]
 8005238:	685b      	ldreq	r3, [r3, #4]
 800523a:	6063      	str	r3, [r4, #4]
 800523c:	bf04      	itt	eq
 800523e:	1852      	addeq	r2, r2, r1
 8005240:	6022      	streq	r2, [r4, #0]
 8005242:	6004      	str	r4, [r0, #0]
 8005244:	e7ec      	b.n	8005220 <_free_r+0x24>
 8005246:	4613      	mov	r3, r2
 8005248:	685a      	ldr	r2, [r3, #4]
 800524a:	b10a      	cbz	r2, 8005250 <_free_r+0x54>
 800524c:	42a2      	cmp	r2, r4
 800524e:	d9fa      	bls.n	8005246 <_free_r+0x4a>
 8005250:	6819      	ldr	r1, [r3, #0]
 8005252:	1858      	adds	r0, r3, r1
 8005254:	42a0      	cmp	r0, r4
 8005256:	d10b      	bne.n	8005270 <_free_r+0x74>
 8005258:	6820      	ldr	r0, [r4, #0]
 800525a:	4401      	add	r1, r0
 800525c:	1858      	adds	r0, r3, r1
 800525e:	4282      	cmp	r2, r0
 8005260:	6019      	str	r1, [r3, #0]
 8005262:	d1dd      	bne.n	8005220 <_free_r+0x24>
 8005264:	6810      	ldr	r0, [r2, #0]
 8005266:	6852      	ldr	r2, [r2, #4]
 8005268:	605a      	str	r2, [r3, #4]
 800526a:	4401      	add	r1, r0
 800526c:	6019      	str	r1, [r3, #0]
 800526e:	e7d7      	b.n	8005220 <_free_r+0x24>
 8005270:	d902      	bls.n	8005278 <_free_r+0x7c>
 8005272:	230c      	movs	r3, #12
 8005274:	602b      	str	r3, [r5, #0]
 8005276:	e7d3      	b.n	8005220 <_free_r+0x24>
 8005278:	6820      	ldr	r0, [r4, #0]
 800527a:	1821      	adds	r1, r4, r0
 800527c:	428a      	cmp	r2, r1
 800527e:	bf04      	itt	eq
 8005280:	6811      	ldreq	r1, [r2, #0]
 8005282:	6852      	ldreq	r2, [r2, #4]
 8005284:	6062      	str	r2, [r4, #4]
 8005286:	bf04      	itt	eq
 8005288:	1809      	addeq	r1, r1, r0
 800528a:	6021      	streq	r1, [r4, #0]
 800528c:	605c      	str	r4, [r3, #4]
 800528e:	e7c7      	b.n	8005220 <_free_r+0x24>
 8005290:	bd38      	pop	{r3, r4, r5, pc}
 8005292:	bf00      	nop
 8005294:	200000c4 	.word	0x200000c4

08005298 <_read_r>:
 8005298:	b538      	push	{r3, r4, r5, lr}
 800529a:	4c07      	ldr	r4, [pc, #28]	; (80052b8 <_read_r+0x20>)
 800529c:	4605      	mov	r5, r0
 800529e:	4608      	mov	r0, r1
 80052a0:	4611      	mov	r1, r2
 80052a2:	2200      	movs	r2, #0
 80052a4:	6022      	str	r2, [r4, #0]
 80052a6:	461a      	mov	r2, r3
 80052a8:	f7fe fc94 	bl	8003bd4 <_read>
 80052ac:	1c43      	adds	r3, r0, #1
 80052ae:	d102      	bne.n	80052b6 <_read_r+0x1e>
 80052b0:	6823      	ldr	r3, [r4, #0]
 80052b2:	b103      	cbz	r3, 80052b6 <_read_r+0x1e>
 80052b4:	602b      	str	r3, [r5, #0]
 80052b6:	bd38      	pop	{r3, r4, r5, pc}
 80052b8:	20000448 	.word	0x20000448

080052bc <_fstat_r>:
 80052bc:	b538      	push	{r3, r4, r5, lr}
 80052be:	4c07      	ldr	r4, [pc, #28]	; (80052dc <_fstat_r+0x20>)
 80052c0:	2300      	movs	r3, #0
 80052c2:	4605      	mov	r5, r0
 80052c4:	4608      	mov	r0, r1
 80052c6:	4611      	mov	r1, r2
 80052c8:	6023      	str	r3, [r4, #0]
 80052ca:	f7fe fcae 	bl	8003c2a <_fstat>
 80052ce:	1c43      	adds	r3, r0, #1
 80052d0:	d102      	bne.n	80052d8 <_fstat_r+0x1c>
 80052d2:	6823      	ldr	r3, [r4, #0]
 80052d4:	b103      	cbz	r3, 80052d8 <_fstat_r+0x1c>
 80052d6:	602b      	str	r3, [r5, #0]
 80052d8:	bd38      	pop	{r3, r4, r5, pc}
 80052da:	bf00      	nop
 80052dc:	20000448 	.word	0x20000448

080052e0 <_isatty_r>:
 80052e0:	b538      	push	{r3, r4, r5, lr}
 80052e2:	4c06      	ldr	r4, [pc, #24]	; (80052fc <_isatty_r+0x1c>)
 80052e4:	2300      	movs	r3, #0
 80052e6:	4605      	mov	r5, r0
 80052e8:	4608      	mov	r0, r1
 80052ea:	6023      	str	r3, [r4, #0]
 80052ec:	f7fe fca2 	bl	8003c34 <_isatty>
 80052f0:	1c43      	adds	r3, r0, #1
 80052f2:	d102      	bne.n	80052fa <_isatty_r+0x1a>
 80052f4:	6823      	ldr	r3, [r4, #0]
 80052f6:	b103      	cbz	r3, 80052fa <_isatty_r+0x1a>
 80052f8:	602b      	str	r3, [r5, #0]
 80052fa:	bd38      	pop	{r3, r4, r5, pc}
 80052fc:	20000448 	.word	0x20000448

08005300 <_init>:
 8005300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005302:	bf00      	nop
 8005304:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005306:	bc08      	pop	{r3}
 8005308:	469e      	mov	lr, r3
 800530a:	4770      	bx	lr

0800530c <_fini>:
 800530c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800530e:	bf00      	nop
 8005310:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005312:	bc08      	pop	{r3}
 8005314:	469e      	mov	lr, r3
 8005316:	4770      	bx	lr
