# hades.models.Design file
#  
[name] OpTest
[components]
hades.models.rtlib.io.Subset i7 21300 1500 @N 1001 32 30 28 000_B 1.0E-8
hades.models.rtlib.io.SelectBit i5 9000 6150 @N 1001 32 31 1.0E-8
hades.models.rtlib.muxes.Mux21 i3 12750 7350 @N 1001 3 000_B 1.0E-8
hades.models.rtlib.io.Constant i2 10200 2100 @N 1001 3 100_B 1.0E-8
hades.models.rtlib.io.OpinVector i1 20250 11400 @N 1001 3 1.0E-9 0
hades.models.rtlib.io.IpinVector i0 7800 1200 @N 1001 32 00000000000000000000000000000001_B 1.0E-9 0
[end components]
[signals]
hades.signals.SignalStdLogicVector n4 3 2 i3 Y i1 A 2 2 14550 9150 14550 11400 2 14550 11400 20250 11400 0 
hades.signals.SignalStdLogicVector n3 3 2 i2 Y i3 A1 3 2 12000 3900 12000 6600 2 12000 6600 13950 6600 2 13950 6600 13950 7350 0 
hades.signals.SignalStdLogic1164 n2 2 i5 Y i3 S 2 2 9000 6750 9000 8550 2 9000 8550 12750 8550 0 
hades.signals.SignalStdLogicVector n1 3 2 i7 Y i3 A0 3 2 21300 2100 21300 6450 2 21300 6450 15150 6450 2 15150 6450 15150 7350 0 
hades.signals.SignalStdLogicVector n0 32 3 i0 Y i5 A i7 A 7 2 17850 1200 21300 1200 2 14250 1200 17850 1200 2 11700 1200 14250 1200 2 9000 1200 11700 1200 2 7800 1200 9000 1200 2 9000 1200 9000 6150 2 21300 1200 21300 1500 1 9000 1200 
[end signals]
[end]
