*
*---- act defproc: cell::g0n1n2naa_012aax1<> -----
* raw ports:  in[0] in[1] in[2] out
*
.subckt _8_8cell_8_8g0n1n2naa_012aax1 in_20_3 in_21_3 in_22_3 out
*.PININFO in_20_3:I in_21_3:I in_22_3:I out:O
*.POWER VDD Vdd
*.POWER GND GND
*.POWER NSUB GND
*.POWER PSUB Vdd
*
* --- node flags ---
*
* out (state-holding): pup_reff=0.04; pdn_reff=0.1
*
* --- end node flags ---
*
M0_ #9 in_20_3 Vdd Vdd pch W=4.5U L=0.065U
M1_ #fb10# out Vdd Vdd pch W=0.15U L=0.065U
M2_keeper out #fb10# Vdd Vdd pch W=0.12U L=0.065U
M3_ #4 in_20_3 GND GND nch W=1.8U L=0.065U
M4_ #fb10# out GND GND nch W=0.15U L=0.065U
M5_keeper #11 Vdd GND GND nch W=0.12U L=0.065U
M6_ out in_22_3 #3 GND nch W=1.8U L=0.065U
M7_ out in_22_3 #8 Vdd pch W=4.5U L=0.065U
M8_keeper out #fb10# #11 GND nch W=0.12U L=0.065U
M9_ #3 in_21_3 #4 GND nch W=1.8U L=0.065U
M10_ #8 in_21_3 #9 Vdd pch W=4.5U L=0.065U
.ends
*---- end of process: g0n1n2naa_012aax1<> -----
.subckt foo a b c d
xcx0 a b c d _8_8cell_8_8g0n1n2naa_012aax1
.ends
