# Comparing `/nix/store/650ba1vdbm71dcfcsb3872j6q3zbil1w-test-outputs/ICache/ICache.sv` & `/nix/store/cpdlyhkvn56avjf4idy5izcqdxniax3w-test-outputs/ICache/ICache.sv`

```diff
@@ -1,8 +1,8 @@
-// Generated by CIRCT 1.21.0g20221102_f4d481a
+// Generated by CIRCT 1.21.0g20221031_4577698
 // Standard header to adapt well known macros to our needs.
 `ifdef RANDOMIZE_REG_INIT
   `define RANDOMIZE
 `endif // RANDOMIZE_REG_INIT
 `ifdef RANDOMIZE_MEM_INIT
   `define RANDOMIZE
 `endif // RANDOMIZE_MEM_INIT
@@ -328,16 +328,17 @@
           _T_246 <= _T_250;	// Edges.scala:208:28, Reg.scala:26:44
       end
       if (s1_miss)	// ICache.scala:79:27
         _T_262 <= {_T_262[0] ^ _T_262[2] ^ _T_262[3] ^ _T_262[5], _T_262[15:1]};	// Cat.scala:30:58, LFSR.scala:22:19, :23:{40,48,56,59,64,73}
       if (io_invalidate)
         vb_array <= 256'h0;	// ICache.scala:104:21
       else
-        vb_array <= {256{refill_done & ~invalidated}} & 256'h1 << {248'h0, _T_262[1:0], refill_addr[11:6]} |
-                                                                vb_array;	// Edges.scala:211:22, ICache.scala:68:24, :71:24, :90:31, :95:56, :104:21, :105:{21,24,38}, :106:{14,32}, LFSR.scala:22:19
+        vb_array <=
+          {256{refill_done & ~invalidated}} & 256'h1
+          << {248'h0, _T_262[1:0], refill_addr[11:6]} | vb_array;	// Edges.scala:211:22, ICache.scala:68:24, :71:24, :90:31, :95:56, :104:21, :105:{21,24,38}, :106:{14,32}, LFSR.scala:22:19
       if (io_resp_ready)
         _T_639 <= out_valid & _T_541;	// ICache.scala:75:43, :78:26, :129:44, Reg.scala:26:44
     end
     invalidated <= ~_T_848 & (io_invalidate | invalidated);	// Conditional.scala:29:59, ICache.scala:68:24, :75:52, :108:24, :110:17, :166:19
     if (s1_miss & _T_848)	// ICache.scala:75:52, :79:27, :86:17
       refill_addr <= io_s1_paddr;	// ICache.scala:71:24
     s1_dout_valid <= s0_valid;	// ICache.scala:81:52, Reg.scala:14:44
@@ -435,16 +436,26 @@
         _RANDOM_26 = `RANDOM;
         state = _RANDOM_0[1:0];	// ICache.scala:67:18
         invalidated = _RANDOM_0[2];	// ICache.scala:67:18, :68:24
         refill_addr = {_RANDOM_0[31:3], _RANDOM_1[2:0]};	// ICache.scala:67:18, :71:24
         s1_valid = _RANDOM_1[3];	// ICache.scala:71:24, :74:21
         _T_246 = _RANDOM_1[8:4];	// ICache.scala:71:24, Reg.scala:26:44
         _T_262 = _RANDOM_1[24:9];	// ICache.scala:71:24, LFSR.scala:22:19
-        vb_array = {_RANDOM_1[31:25], _RANDOM_2, _RANDOM_3, _RANDOM_4, _RANDOM_5, _RANDOM_6, _RANDOM_7,
-                                                                _RANDOM_8, _RANDOM_9[24:0]};	// ICache.scala:71:24, :104:21
+        vb_array =
+          {
+            _RANDOM_1[31:25],
+            _RANDOM_2,
+            _RANDOM_3,
+            _RANDOM_4,
+            _RANDOM_5,
+            _RANDOM_6,
+            _RANDOM_7,
+            _RANDOM_8,
+            _RANDOM_9[24:0]
+          };	// ICache.scala:71:24, :104:21
         s1_dout_valid = _RANDOM_9[25];	// ICache.scala:104:21, Reg.scala:14:44
         _T_453 = _RANDOM_9[27];	// ICache.scala:104:21, Reg.scala:34:16
         _T_479 = _RANDOM_9[29];	// ICache.scala:104:21, Reg.scala:34:16
         _T_505 = _RANDOM_9[31];	// ICache.scala:104:21, Reg.scala:34:16
         _T_531 = _RANDOM_10[1];	// Reg.scala:34:16
         _T_568 = {_RANDOM_10[31:2], _RANDOM_11, _RANDOM_12[1:0]};	// Reg.scala:34:16
         _T_590 = {_RANDOM_12[31:2], _RANDOM_13, _RANDOM_14[1:0]};	// Reg.scala:34:16
@@ -527,16 +538,17 @@
     .RW0_clk   (clock),
     .RW0_wmode (_T_619),	// ICache.scala:133:30
     .RW0_wdata (io_mem_0_d_bits_data),
     .RW0_rdata (__T_616_ext_RW0_rdata)
   );
   assign io_resp_valid = _T_639;	// Reg.scala:26:44
   assign io_resp_bits_data = 16'h0;
-  assign io_resp_bits_datablock = (_T_654_0 ? _T_685_0 : 64'h0) | (_T_654_1 ? _T_685_1 : 64'h0) | (_T_654_2 ? _T_685_2 :
-                64'h0) | (_T_654_3 ? _T_685_3 : 64'h0);	// Mux.scala:19:72, Reg.scala:34:16
+  assign io_resp_bits_datablock =
+    (_T_654_0 ? _T_685_0 : 64'h0) | (_T_654_1 ? _T_685_1 : 64'h0)
+    | (_T_654_2 ? _T_685_2 : 64'h0) | (_T_654_3 ? _T_685_3 : 64'h0);	// Mux.scala:19:72, Reg.scala:34:16
   assign io_mem_0_a_valid = _T_850 & ~io_s2_kill;	// ICache.scala:154:{27,41,44}
   assign io_mem_0_a_bits_opcode = 3'h4;	// Edges.scala:343:15
   assign io_mem_0_a_bits_param = 3'h0;
   assign io_mem_0_a_bits_size = 4'h6;	// Edges.scala:345:15
   assign io_mem_0_a_bits_source = 1'h0;	// ICache.scala:114:20
   assign io_mem_0_a_bits_address = {refill_addr[31:6], 6'h0};	// ICache.scala:71:24, :157:{46,63}
   assign io_mem_0_a_bits_mask = 8'hFF;	// package.scala:19:64
```

