YES
proof of /hpcwork/ff862203/termcomp25/benchmarks/7HrCu.c
# AProVE Commit ID: 48c83ccb80d5f8312cb92f4aa1b51dc35e247e65 nils 20241118 unpublished


Termination of the given C Problem could be proven:

(0) C Problem
(1) CToLLVMProof [EQUIVALENT, 18 ms]
(2) LLVM problem
(3) LLVMToTerminationGraphProof [EQUIVALENT, 105 ms]
(4) LLVM Symbolic Execution Graph
(5) SymbolicExecutionGraphToSCCProof [SOUND, 0 ms]
(6) LLVM Symbolic Execution SCC
(7) SCC2IRS [SOUND, 8 ms]
(8) IntTRS
(9) IntTRSCompressionProof [EQUIVALENT, 0 ms]
(10) IntTRS
(11) PolynomialOrderProcessor [EQUIVALENT, 6 ms]
(12) YES


----------------------------------------

(0)
Obligation:
c file /hpcwork/ff862203/termcomp25/benchmarks/7HrCu.c
----------------------------------------

(1) CToLLVMProof (EQUIVALENT)
Compiled c-file /hpcwork/ff862203/termcomp25/benchmarks/7HrCu.c to LLVM.
----------------------------------------

(2)
Obligation:
LLVM Problem

Aliases:

Data layout:

"e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"

Machine:

"x86_64-pc-linux-gnu"

Type definitions:

Global variables:

Function declarations and definitions:

*BasicFunctionTypename: "llvm.dbg.declare" returnParam: BasicVoidType parameters: (BasicMetadataType, BasicMetadataType, BasicMetadataType) variableLength: false visibilityType: DEFAULT callingConvention: ccc
*BasicFunctionTypename: "__VERIFIER_nondet_int" returnParam: i32 parameters: () variableLength: false visibilityType: DEFAULT callingConvention: ccc
*BasicFunctionTypename: "main" linkageType: EXTERNALLY_VISIBLE returnParam: i32 parameters: () variableLength: false visibilityType: DEFAULT callingConvention: ccc debug line: 7
	0:
		%1 = alloca i32, align 4
		%2 = alloca i32, align 4
		store 0, %1
		Unnamed Call-Instruction = call BasicVoidType @llvm.dbg.declare(*i32 %2)
		%3 = call i32 @__VERIFIER_nondet_int()
		store %3, %2
		br %4
	4:
		%5 = load %2
		%6 = icmp sge %5 0
		br %6, %7, %10
	7:
		%8 = load %2
		%9 = sub i32 %8, 1
		store %9, %2
		br %4
	10:
		ret 0


Analyze Termination of all function calls matching the pattern:
main()
----------------------------------------

(3) LLVMToTerminationGraphProof (EQUIVALENT)
Constructed symbolic execution graph for LLVM program.
----------------------------------------

(4)
Obligation:
Symbolic Execution Graph
----------------------------------------

(5) SymbolicExecutionGraphToSCCProof (SOUND)
Splitted symbolic execution graph to 1 SCC.
----------------------------------------

(6)
Obligation:
SCC
----------------------------------------

(7) SCC2IRS (SOUND)
Transformed LLVM symbolic execution graph SCC into a rewrite problem. Log: 
Generated rules. Obtained 9 rulesP rules:
f_92(v22, v23, v24, v27, 1, v25, v28, v29, 0, 3, 4) -> f_93(v22, v23, v24, v27, 1, v25, v28, v29, 0, 3, 4) :|: 0 <= v27 && 1 <= v25 && 1 <= v24
f_93(v22, v23, v24, v27, 1, v25, v28, v29, 0, 3, 4) -> f_95(v22, v23, v24, v27, 1, v25, v28, v29, 0, 3, 4) :|: 0 = 0
f_95(v22, v23, v24, v27, 1, v25, v28, v29, 0, 3, 4) -> f_97(v22, v23, v24, v27, 1, v25, v28, v29, 0, 3, 4) :|: TRUE
f_97(v22, v23, v24, v27, 1, v25, v28, v29, 0, 3, 4) -> f_99(v22, v23, v24, v27, 1, v28, v29, 0, 3, 4) :|: 0 = 0
f_99(v22, v23, v24, v27, 1, v28, v29, 0, 3, 4) -> f_100(v22, v23, v24, v27, 1, v31, v28, v29, 0, 3, 4) :|: 1 + v31 = v27 && 0 <= 1 + v31
f_100(v22, v23, v24, v27, 1, v31, v28, v29, 0, 3, 4) -> f_101(v22, v23, v24, v27, 1, v31, v28, v29, 0, 3, 4) :|: TRUE
f_101(v22, v23, v24, v27, 1, v31, v28, v29, 0, 3, 4) -> f_102(v22, v23, v24, v27, 1, v31, v28, v29, 0, 3, 4) :|: TRUE
f_102(v22, v23, v24, v27, 1, v31, v28, v29, 0, 3, 4) -> f_91(v22, v23, v24, v27, 1, v31, v28, v29, 0, 3, 4) :|: TRUE
f_91(v22, v23, v24, v25, 1, v27, v28, v29, 0, 3, 4) -> f_92(v22, v23, v24, v27, 1, v25, v28, v29, 0, 3, 4) :|: 0 = 0
Combined rules. Obtained 1 rulesP rules:
f_92(v22:0, v23:0, v24:0, 1 + v31:0, 1, v25:0, v28:0, v29:0, 0, 3, 4) -> f_92(v22:0, v23:0, v24:0, v31:0, 1, 1 + v31:0, v28:0, v29:0, 0, 3, 4) :|: v25:0 > 0 && v31:0 > -2 && v24:0 > 0
Filtered unneeded arguments:
   f_92(x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11) -> f_92(x3, x4, x6)
Removed division, modulo operations, cleaned up constraints. Obtained 1 rules.P rules:
f_92(v24:0, sum~cons_1~v31:0, v25:0) -> f_92(v24:0, v31:0, 1 + v31:0) :|: v31:0 > -2 && v24:0 > 0 && v25:0 > 0 && sum~cons_1~v31:0 = 1 + v31:0

----------------------------------------

(8)
Obligation:
Rules:
f_92(v24:0, sum~cons_1~v31:0, v25:0) -> f_92(v24:0, v31:0, 1 + v31:0) :|: v31:0 > -2 && v24:0 > 0 && v25:0 > 0 && sum~cons_1~v31:0 = 1 + v31:0

----------------------------------------

(9) IntTRSCompressionProof (EQUIVALENT)
Compressed rules.
----------------------------------------

(10)
Obligation:
Rules:
f_92(v24:0:0, sum~cons_1~v31:0:0, v25:0:0) -> f_92(v24:0:0, v31:0:0, 1 + v31:0:0) :|: v31:0:0 > -2 && v24:0:0 > 0 && v25:0:0 > 0 && sum~cons_1~v31:0:0 = 1 + v31:0:0

----------------------------------------

(11) PolynomialOrderProcessor (EQUIVALENT)
Found the following polynomial interpretation:
[f_92(x, x1, x2)] = x1

The following rules are decreasing:
f_92(v24:0:0, sum~cons_1~v31:0:0, v25:0:0) -> f_92(v24:0:0, v31:0:0, 1 + v31:0:0) :|: v31:0:0 > -2 && v24:0:0 > 0 && v25:0:0 > 0 && sum~cons_1~v31:0:0 = 1 + v31:0:0
The following rules are bounded:
f_92(v24:0:0, sum~cons_1~v31:0:0, v25:0:0) -> f_92(v24:0:0, v31:0:0, 1 + v31:0:0) :|: v31:0:0 > -2 && v24:0:0 > 0 && v25:0:0 > 0 && sum~cons_1~v31:0:0 = 1 + v31:0:0

----------------------------------------

(12)
YES
Graph finished, checking  consistency
Graph finished, checked consistency, took 0.0s
