# ğŸ° Advanced Vending Machine Controller - Multi-Item Mealy FSM Implementation

<div align="center">
  
  <img src="https://img.shields.io/badge/Verilog-HDL-blue?style=for-the-badge&logo=v&logoColor=white" alt="Verilog"/>
  <img src="https://img.shields.io/badge/Digital-Logic-green?style=for-the-badge&logo=electronjs&logoColor=white" alt="Digital Logic"/>
  <img src="https://img.shields.io/badge/FSM-Design-orange?style=for-the-badge&logo=statamic&logoColor=white" alt="FSM"/>
  <img src="https://img.shields.io/badge/RTL-Synthesis-red?style=for-the-badge&logo=integromat&logoColor=white" alt="RTL"/>
  
  <h3>A synthesizable RTL design of an advanced multi-item vending machine controller with realistic change dispensing</h3>
  
  [Features](#âœ¨-features) â€¢ [Architecture](#ğŸ——ï¸-architecture) â€¢ [State Machine](#ğŸ”„-state-machine-design) â€¢ [Simulation](#ğŸ§ª-simulation) â€¢ [FPGA Results](#fpga-implementation-results-artix-7-xc7a35tcpg236-1) â€¢ [Usage](#ğŸš€-usage) â€¢ [Author](#ğŸ‘¨â€ğŸ’»-author)

<img src="https://user-images.githubusercontent.com/74038190/212284100-561aa473-3905-4a80-b561-0d28506553ee.gif" width="900">
</div>

---

## ğŸ“– Table of Contents

- [Project Overview](#-project-overview)
- [Key Specifications](#-key-specifications)
- [Features](#-features)
- [Architecture](#-architecture)
  - [Module Interface](#module-interface)
  - [RTL Implementation Highlights](#rtl-implementation-highlights)
- [State Machine Design](#-state-machine-design)
  - [State Transition Diagram](#state-transition-diagram)
  - [State Transition Table](#state-transition-table)
- [Repository Structure](#-repository-structure)
- [Simulation](#-simulation)
  - [Test Scenarios](#test-scenarios)
  - [Simulation Results Preview](#simulation-results-preview)
- [FPGA Implementation Results](#fpga-implementation-results-artix-7-xc7a35tcpg236-1)
  - [Resource Utilization](#resource-utilization)
  - [Timing Analysis](#timing-analysis)
  - [Power Consumption](#power-consumption)
  - [Implementation Visuals](#implementation-visuals)
- [Usage](#-usage)
  - [Prerequisites](#prerequisites)
  - [Quick Start](#quick-start)
  - [Synthesis Guidelines](#synthesis-guidelines)
- [Design Highlights](#-design-highlights)
  - [Why This Implementation Stands Out](#why-this-implementation-stands-out)
  - [Technical Excellence](#technical-excellence)
- [Author](#-author)

---

## ğŸ“‹ Project Overview

This project implements a **fully synthesizable advanced vending machine controller** using Verilog HDL, designed as an enhanced Mealy Finite State Machine (FSM). The controller manages multiple item types, coin acceptance, intelligent change calculation, and transaction cancellation with robust state management and realistic change dispensing using only actual coin denominations.

## ğŸ“‹ Key Specifications

| Parameter | Value / Type |
| :--- | :--- |
| **Item Prices** | 15Â¢, 20Â¢, 25Â¢ |
| **Accepted Coins** | Nickel (5Â¢), Dime (10Â¢) |
| **FSM Architecture** | 8-State Hybrid Mealy Machine |
| **State Bits** | 3 (`[2:0]`) |
| **Item Selection** | 2-bit input (`[1:0]`) |
| **Reset Type** | Active-Low Asynchronous |
| **Change Dispensing** | Realistic multi-cycle for complex amounts |
| **HDL Standard** | Verilog-2001 |

## âœ¨ Features

- **Multi-Item Support:** Handles three different item prices (15Â¢, 20Â¢, 25Â¢) with intelligent item selection logic
- **Hybrid Performance:** Simple transactions complete in single cycle, complex change dispensing uses realistic multi-cycle sequences
- **Realistic Change Dispensing:** Uses only actual coin denominations (5Â¢ and 10Â¢) - no abstract "15Â¢ coins"
- **Robust & Synthesizable:** Written in strict two-process style with complete case coverage and default assignments
- **Smart Change Logic:** Automatically handles all overpayment scenarios with optimal change calculation
- **Full Transaction Control:** Dedicated cancel input with complete refund capability for any transaction state
- **Item Selection Memory:** Latches selected item - user doesn't need to hold selection throughout transaction
- **Comprehensive Verification:** Extensive testbench covering all item combinations, overpayment scenarios, and edge cases

## ğŸ—ï¸ Architecture

### Module Interface

```verilog
module vending_machine_hybrid(
  input  wire       clk,          // System clock
  input  wire       rst,          // Active-low async reset
  input  wire       nickel,       // 5Â¢ coin insert signal
  input  wire       dime,         // 10Â¢ coin insert signal
  input  wire       cancel,       // Transaction cancel
  input  wire [1:0] item_select,  // Item selection: 01=15Â¢, 10=20Â¢, 11=25Â¢
  output reg        vend,         // Item dispense signal
  output reg        change_5C,    // 5Â¢ change return
  output reg        change_10C    // 10Â¢ change return
);
```

### RTL Implementation Highlights

The design follows industry-standard hybrid FSM methodology:

1. **Sequential Process**: State and item registers updated on clock edge
2. **Combinational Process**: Next-state and output logic with item-aware decisions
3. **Hybrid Approach**: Simple cases immediate, complex cases multi-cycle
4. **Realistic Hardware**: Only dispenses actual coin denominations
5. **Complete Coverage**: All state transitions and edge cases handled

## ğŸ”„ State Machine Design

### State Transition Diagram

```mermaid
stateDiagram-v2
    direction TB
    
    [*] --> S_IDLE : !rst
    
    S_IDLE --> S_0C : item_select[15Â¢/20Â¢/25Â¢]/000
    S_IDLE --> S_IDLE : item_select[NONE]/000
    
    S_0C --> S_5C : N/000
    S_0C --> S_10C : D/000
    S_0C --> S_IDLE : C/000
    
    S_5C --> S_10C : N/000
    S_5C --> S_15C : D & !15Â¢/000
    S_5C --> S_IDLE : D & 15Â¢/100
    S_5C --> S_IDLE : C/010
    
    S_10C --> S_15C : N & !15Â¢/000
    S_10C --> S_IDLE : N & 15Â¢/100
    S_10C --> S_20C : D & !15Â¢ & !20Â¢/000
    S_10C --> S_IDLE : D & 15Â¢/110
    S_10C --> S_IDLE : D & 20Â¢/100
    S_10C --> S_IDLE : C/001
    
    S_15C --> S_20C : N & !20Â¢/000
    S_15C --> S_IDLE : N & 20Â¢/100
    S_15C --> S_IDLE : D & 20Â¢/110
    S_15C --> S_IDLE : D & 25Â¢/100
    S_15C --> S_CHANGE_15C : C
    
    S_20C --> S_IDLE : N/100
    S_20C --> S_IDLE : D/110
    S_20C --> S_CHANGE_20C : C
    
    S_CHANGE_15C --> S_CHANGE_15C : First_Cycle/001
    S_CHANGE_15C --> S_IDLE : Second_Cycle/010
    
    S_CHANGE_20C --> S_CHANGE_20C : First_Cycle/001
    S_CHANGE_20C --> S_IDLE : Second_Cycle/001

    note right of S_IDLE
        Item selection state
        Registers selected item
    end note
    
    note right of S_CHANGE_15C
        Dispenses 10Â¢ then 5Â¢
    end note
    
    note right of S_CHANGE_20C
        Dispenses 10Â¢ then 10Â¢
    end note
```

### State Transition Table

| Present State `ps[2:0]` | Active Input | Condition (`selected_item`) | Next State `ns[2:0]` | Outputs {`vend, change_5C, change_10C`} |
| :---: | :---: | :---: | :---: | :---: |
| `3'b000` (**S_IDLE**) | `item_select` = `2'b01/10/11` | â€” | `3'b001` (**S_0C**) | `3'b000` |
| `3'b001` (**S_0C**) | `nickel` | â€” | `3'b010` (**S_5C**) | `3'b000` |
| `3'b001` (**S_0C**) | `dime` | â€” | `3'b011` (**S_10C**) | `3'b000` |
| `3'b001` (**S_0C**) | `cancel` | â€” | `3'b000` (**S_IDLE**) | `3'b000` |
| `3'b010` (**S_5C**) | `nickel` | â€” | `3'b011` (**S_10C**) | `3'b000` |
| `3'b010` (**S_5C**) | `dime` | **ITEM_15C** | `3'b000` (**S_IDLE**) | `3'b100` |
| `3'b010` (**S_5C**) | `dime` | Not **ITEM_15C** | `3'b100` (**S_15C**) | `3'b000` |
| `3'b010` (**S_5C**) | `cancel` | â€” | `3'b000` (**S_IDLE**) | `3'b010` |
| `3'b011` (**S_10C**) | `nickel` | **ITEM_15C** | `3'b000` (**S_IDLE**) | `3'b100` |
| `3'b011` (**S_10C**) | `nickel` | Not **ITEM_15C** | `3'b100` (**S_15C**) | `3'b000` |
| `3'b011` (**S_10C**) | `dime` | **ITEM_15C** | `3'b000` (**S_IDLE**) | `3'b110` |
| `3'b011` (**S_10C**) | `dime` | **ITEM_20C** | `3'b000` (**S_IDLE**) | `3'b100` |
| `3'b011` (**S_10C**) | `dime` | **ITEM_25C** | `3'b101` (**S_20C**) | `3'b000` |
| `3'b011` (**S_10C**) | `cancel` | â€” | `3'b000` (**S_IDLE**) | `3'b001` |
| `3'b100` (**S_15C**) | `nickel` | **ITEM_20C** | `3'b000` (**S_IDLE**) | `3'b100` |
| `3'b100` (**S_15C**) | `nickel` | **ITEM_25C** | `3'b101` (**S_20C**) | `3'b000` |
| `3'b100` (**S_15C**) | `dime` | **ITEM_20C** | `3'b000` (**S_IDLE**) | `3'b110` |
| `3'b100` (**S_15C**) | `dime` | **ITEM_25C** | `3'b000` (**S_IDLE**) | `3'b100` |
| `3'b100` (**S_15C**) | `cancel` | â€” | `3'b110` (**S_CHANGE_15C**) | `3'b000` |
| `3'b101` (**S_20C**) | `nickel` | **ITEM_25C** | `3'b000` (**S_IDLE**) | `3'b100` |
| `3'b101` (**S_20C**) | `dime` | **ITEM_25C** | `3'b000` (**S_IDLE**) | `3'b110` |
| `3'b101` (**S_20C**) | `cancel` | â€” | `3'b111` (**S_CHANGE_20C**) | `3'b000` |
| `3'b110` (**S_CHANGE_15C**) | **Cycle 1** | â€” | `3'b110` (**S_CHANGE_15C**) | `3'b001` |
| `3'b110` (**S_CHANGE_15C**) | **Cycle 2** | â€” | `3'b000` (**S_IDLE**) | `3'b010` |
| `3'b111` (**S_CHANGE_20C**) | **Cycle 1** | â€” | `3'b111` (**S_CHANGE_20C**) | `3'b001` |
| `3'b111` (**S_CHANGE_20C**) | **Cycle 2** | â€” | `3'b000` (**S_IDLE**) | `3'b001` |

*Note: The table assumes only one input is active at a time.

*Output format: `{vend, change_5C, change_10C}`*

## ğŸ“ Repository Structure

```
advanced-vending-machine-rtl/
â”‚
â”œâ”€â”€ ğŸ“„ vending_machine_mealy.v          # Main RTL module
â”œâ”€â”€ ğŸ“„ vending_machine_mealy_tb.v       # Comprehensive testbench
â”œâ”€â”€ ğŸ“„ constraints.sdc                  # Timing constraints file
â”œâ”€â”€ ğŸ“„ rtl_schematic.pdf                # RTL schematic view
â”œâ”€â”€ ğŸ“„ synthesized_schematic.pdf        # Post-synthesis schematic
â”œâ”€â”€ ğŸ“„ Power_Summary.png                # Power consumption report
â”œâ”€â”€ ğŸ“„ Timing_Summary.png               # Timing report
â”œâ”€â”€ ğŸ“„ Behavioral_Simulation.png        # Simulation waveforms
â”œâ”€â”€ ğŸ“„ fpga_floorplan_overview.png      # Complete FPGA floorplan
â”œâ”€â”€ ğŸ“„ fpga_floorplan_detailed.png      # Detailed placement view
â”œâ”€â”€ ğŸ“„ fpga_slice_implementation.png    # Slice-level implementation
â””â”€â”€ ğŸ“„ README.md                        # This documentation
```

## ğŸ§ª Simulation

### Test Scenarios

The testbench validates comprehensive operational scenarios across all item types:

| Test Category | Description | Input Sequence | Expected Output |
|---------------|-------------|----------------|-----------------|
| **15Â¢ Item Tests** | Exact payment (N+D) | Select 15Â¢ â†’ 5Â¢ â†’ 10Â¢ | Vend item |
| | Exact payment (D+N) | Select 15Â¢ â†’ 10Â¢ â†’ 5Â¢ | Vend item |
| | Overpayment | Select 15Â¢ â†’ 10Â¢ â†’ 10Â¢ | Vend + 5Â¢ change |
| **20Â¢ Item Tests** | Exact payment (D+D) | Select 20Â¢ â†’ 10Â¢ â†’ 10Â¢ | Vend item |
| | Exact payment (D+2N) | Select 20Â¢ â†’ 10Â¢ â†’ 5Â¢ â†’ 5Â¢ | Vend item |
| | Overpayment | Select 20Â¢ â†’ 10Â¢ â†’ 10Â¢ â†’ 5Â¢ | Vend + 5Â¢ change |
| **25Â¢ Item Tests** | Exact payment (2D+N) | Select 25Â¢ â†’ 10Â¢ â†’ 10Â¢ â†’ 5Â¢ | Vend item |
| | Overpayment | Select 25Â¢ â†’ 10Â¢ â†’ 10Â¢ â†’ 10Â¢ | Vend + 5Â¢ change |
| **Simple Cancels** | Cancel with 5Â¢ | 5Â¢ â†’ Cancel | Return 5Â¢ immediately |
| | Cancel with 10Â¢ | 10Â¢ â†’ Cancel | Return 10Â¢ immediately |
| **Multi-Cycle Cancels** | Cancel with 15Â¢ | 15Â¢ â†’ Cancel | Return 10Â¢ â†’ 5Â¢ sequence |
| | Cancel with 20Â¢ | 20Â¢ â†’ Cancel | Return 10Â¢ â†’ 10Â¢ sequence |
| **Edge Cases** | No item selection | Insert coins | Coins ignored |
| | Mid-transaction select | Change selection | Original maintained |

### Simulation Results Preview

```
=== Vending Machine Test Started ===
Items: 15c (01), 20c (10), 25c (11)

Test 1: 15c Item - Nickel + Dime = Exact Amount
 <>Selecting 15 cent item...
 <>Inserting Nickel (5c)...
Time=275 | State=010 | Item=01 | vend=0 change_5C=0 change_10C=0
 <>Inserting Dime (10c)...
Time=315 | State=000 | Item=00 | vend=1 change_5C=0 change_10C=0
  >>> Item dispensed (exact amount)

Test 4: 15c Item - Dime + Dime = 20c (expect 5c change)
 <>Inserting Dime (10c)...
 <>Inserting Dime (10c)...
Time=435 | State=000 | Item=00 | vend=1 change_5C=1 change_10C=0
  >>> Item dispensed with 5c change

Test 14: Select 25c Item, Insert Dime + Nickel, then Cancel
 <>Pressing Cancel...
Time=1665 | State=110 | Item=00 | vend=0 change_5C=0 change_10C=1
  >>> 10c returned (cancelled)
Time=1675 | State=110 | Item=00 | vend=0 change_5C=1 change_10C=0
  >>> 5c returned (cancelled)
```

## FPGA Implementation Results (Artix-7 xc7a35tcpg236-1)

### Resource Utilization
| Resource | Used | Available | Utilization % |
|----------|------|-----------|---------------|
| Slice LUTs | 24 | 20,800 | 0.115% |
| Slice Registers | 6 | 41,600 | 0.014% |
| Bonded IOB | 10 | 106 | 9.433% |
| BUFGCTRL | 1 | 32 | 3.13% |

### Timing Analysis  
| Parameter | Value | Status |
|-----------|--------|---------|
| Target Frequency | 76.335 MHz | âœ… Met |
| Setup Slack (WNS) | +2.504 ns | âœ… Positive |
| Hold Slack (WHS) | +0.160 ns | âœ… Positive |

### Power Consumption
| Parameter | Value |
|-----------|--------|
| Total On-Chip Power | 71 mW |
| Dynamic Power | 1 mW (2%) |
| Static Power | 70 mW (98%) |
| Junction Temperature | 25.4Â°C |

### Implementation Visuals
- **RTL/Synthesized Schematics**: Show the enhanced logical design with item selection and multi-cycle change logic
- **Power Analysis**: Demonstrates efficient operation (74mW total) despite increased functionality
- **FPGA Floorplan**: Physical placement visualization showing optimized resource utilization
- **Slice Implementation**: Detailed view of LUT and flip-flop usage for the expanded state machine

## ğŸš€ Usage

### Prerequisites

- Verilog simulator (Icarus Verilog, ModelSim, Vivado, VCS)
- GTKWave or similar waveform viewer (optional)
- Synthesis tool for FPGA/ASIC implementation (optional)

### Quick Start

#### Using Icarus Verilog (Open Source)

```bash
# Clone the repository
git clone https://github.com/AyushVerma17/advanced-vending-machine-rtl.git
cd advanced-vending-machine-rtl

# Compile the design
iverilog -o vend_hybrid vending_machine_hybrid.v vending_machine_hybrid_tb.v

# Run simulation
vvp vend_hybrid

# View waveforms (optional)
gtkwave vending_machine.vcd &
```

#### Using ModelSim/QuestaSim

```tcl
# Create work library
vlib work

# Compile sources
vlog vending_machine_hybrid.v vending_machine_hybrid_tb.v

# Start simulation
vsim -novopt work.vending_machine_hybrid_tb

# Add signals to waveform
add wave -recursive *

# Run simulation
run -all
```

### Using Vivado

```tcl
# ğŸ“ Create project
create_project -> advanced_vending_machine -> RTL Project
Parts -> Artix-7 -> xc7a35tcpg236-1

# â• Add sources
Add Sources -> Add or create design sources -> vending_machine_hybrid.v
Add Sources -> Add or create simulation sources -> vending_machine_hybrid_tb.v
Add Sources -> Add or create constraints -> constraints.xdc

# ğŸ“ Add timing constraints to constraints.xdc:
create_clock -period 10.0 -name sys_clk [get_ports clk]
set_input_delay -clock sys_clk 2.0 [get_ports {rst nickel dime cancel item_select}]
set_output_delay -clock sys_clk 2.0 [get_ports {vend change_5C change_10C}]

# ğŸ‘ï¸ RTL Analysis
RTL ANALYSIS -> Open Elaborated Design  

# â–¶ï¸ Run simulation
SIMULATION -> Run Simulation -> Run Behavioral Simulation

# ğŸ”§ Complete FPGA Implementation Flow
SYNTHESIS -> Run Synthesis
IMPLEMENTATION -> Run Implementation

# ğŸ“Š Generate reports
Reports -> Timing Summary, Utilization, Power Analysis
Layout -> Device -> View implementation details
```

### Synthesis Guidelines

**Target Specifications:**
- Target frequency: 76.335 MHz (13.1ns period)  
- Multi-cycle paths: Change dispensing sequences
- Timing constraints: All I/O properly constrained
- Verified platform: Artix-7 xc7a35tcpg236-1

**Validation Results:**
- âœ… No latch inference
- âœ… Complete case statements with defaults
- âœ… Multi-cycle change logic verified
- âœ… Timing closure achieved (+0.524ns setup slack)
- âœ… Hold timing met (+0.158ns hold slack)
- âœ… Realistic change dispensing validated

## ğŸ” Design Highlights

### Why This Implementation Stands Out

1. **Real-World Applicable**: Handles multiple items like actual vending machines
2. **Realistic Change Logic**: Uses only actual coin denominations, not abstract values
3. **Hybrid Performance**: Optimizes common cases for speed, complex cases for correctness
4. **Robust Item Handling**: Latched selection prevents user errors
5. **Complete Verification**: Extensive testbench covers all operational scenarios

### Technical Excellence

- **Smart State Reuse**: Change dispensing reuses existing money states for efficiency
- **Comprehensive Edge Cases**: Handles all possible user interaction scenarios
- **Resource Efficient**: Minimal overhead despite significantly expanded functionality
- **Maintainable Design**: Clear separation of concerns and well-documented code
- **Scalable Architecture**: Easy to extend for additional items or coin types

## ğŸ‘¨â€ğŸ’» Author

**Ayush Verma** B.Tech ECE, VIT  
ayushverma.ayuv@gmail.com

<a href="https://github.com/AyushVerma17">
  <img src="https://img.shields.io/badge/GitHub-100000?style=for-the-badge&logo=github&logoColor=white" alt="GitHub Badge">
</a>
<a href="https://www.linkedin.com/in/ayushverma/?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=ios_app">
  <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn Badge">
</a>

<div align="center">
  
### ğŸŒŸ Found this project useful? Give it a star!

*Designed with passion for digital design excellence*

</div>