// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "10/31/2022 14:16:24"

// 
// Device: Altera 5CSEMA4U23C6 Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module fb_top (
	clk,
	reset,
	HPS_DDR3_ADDR,
	HPS_DDR3_BA,
	HPS_DDR3_CAS_N,
	HPS_DDR3_CKE,
	HPS_DDR3_CK_N,
	HPS_DDR3_CK_P,
	HPS_DDR3_CS_N,
	HPS_DDR3_DM,
	HPS_DDR3_DQ,
	HPS_DDR3_DQS_N,
	HPS_DDR3_DQS_P,
	HPS_DDR3_ODT,
	HPS_DDR3_RAS_N,
	HPS_DDR3_RESET_N,
	HPS_DDR3_RZQ,
	HPS_DDR3_WE_N,
	\red.n ,
	\red.p ,
	\green.n ,
	\green.p ,
	\blue.n ,
	\blue.p ,
	\sclk.n ,
	\sclk.p );
input 	reg clk ;
input 	reg reset ;
output 	logic [14:0] HPS_DDR3_ADDR ;
output 	logic [2:0] HPS_DDR3_BA ;
output 	reg HPS_DDR3_CAS_N ;
output 	reg HPS_DDR3_CKE ;
output 	reg HPS_DDR3_CK_N ;
output 	reg HPS_DDR3_CK_P ;
output 	reg HPS_DDR3_CS_N ;
output 	logic [3:0] HPS_DDR3_DM ;
inout 	logic [31:0] HPS_DDR3_DQ ;
inout 	logic [3:0] HPS_DDR3_DQS_N ;
inout 	logic [3:0] HPS_DDR3_DQS_P ;
output 	reg HPS_DDR3_ODT ;
output 	reg HPS_DDR3_RAS_N ;
output 	reg HPS_DDR3_RESET_N ;
input 	reg HPS_DDR3_RZQ ;
output 	reg HPS_DDR3_WE_N ;
output 	\red.n ;
output 	\red.p ;
output 	\green.n ;
output 	\green.p ;
output 	\blue.n ;
output 	\blue.p ;
output 	\sclk.n ;
output 	\sclk.p ;

// Design Ports Information
// reset	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HPS_DDR3_ADDR[0]	=>  Location: PIN_C28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[1]	=>  Location: PIN_B28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[2]	=>  Location: PIN_E26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[3]	=>  Location: PIN_D26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[4]	=>  Location: PIN_J21,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[5]	=>  Location: PIN_J20,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[6]	=>  Location: PIN_C26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[7]	=>  Location: PIN_B26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[8]	=>  Location: PIN_F26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[9]	=>  Location: PIN_F25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[10]	=>  Location: PIN_A24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[11]	=>  Location: PIN_B24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[12]	=>  Location: PIN_D24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[13]	=>  Location: PIN_C24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_ADDR[14]	=>  Location: PIN_G23,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_BA[0]	=>  Location: PIN_A27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_BA[1]	=>  Location: PIN_H25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_BA[2]	=>  Location: PIN_G25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_CAS_N	=>  Location: PIN_A26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_CKE	=>  Location: PIN_L28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_CK_N	=>  Location: PIN_N20,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// HPS_DDR3_CK_P	=>  Location: PIN_N21,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// HPS_DDR3_CS_N	=>  Location: PIN_L21,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_DM[0]	=>  Location: PIN_G28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DM[1]	=>  Location: PIN_P28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DM[2]	=>  Location: PIN_W28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DM[3]	=>  Location: PIN_AB28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_ODT	=>  Location: PIN_D28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_RAS_N	=>  Location: PIN_A25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_RESET_N	=>  Location: PIN_V28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// HPS_DDR3_WE_N	=>  Location: PIN_E25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// red.n	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red.p	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green.n	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green.p	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue.n	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue.p	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sclk.n	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sclk.p	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HPS_DDR3_DQ[0]	=>  Location: PIN_J25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[1]	=>  Location: PIN_J24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[2]	=>  Location: PIN_E28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[3]	=>  Location: PIN_D27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[4]	=>  Location: PIN_J26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[5]	=>  Location: PIN_K26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[6]	=>  Location: PIN_G27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[7]	=>  Location: PIN_F28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[8]	=>  Location: PIN_K25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[9]	=>  Location: PIN_L25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[10]	=>  Location: PIN_J27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[11]	=>  Location: PIN_J28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[12]	=>  Location: PIN_M27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[13]	=>  Location: PIN_M26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[14]	=>  Location: PIN_M28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[15]	=>  Location: PIN_N28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[16]	=>  Location: PIN_N24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[17]	=>  Location: PIN_N25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[18]	=>  Location: PIN_T28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[19]	=>  Location: PIN_U28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[20]	=>  Location: PIN_N26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[21]	=>  Location: PIN_N27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[22]	=>  Location: PIN_R27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[23]	=>  Location: PIN_V27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[24]	=>  Location: PIN_R26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[25]	=>  Location: PIN_R25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[26]	=>  Location: PIN_AA28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[27]	=>  Location: PIN_W26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[28]	=>  Location: PIN_R24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[29]	=>  Location: PIN_T24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[30]	=>  Location: PIN_Y27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQ[31]	=>  Location: PIN_AA27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// HPS_DDR3_DQS_N[0]	=>  Location: PIN_R16,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// HPS_DDR3_DQS_N[1]	=>  Location: PIN_R18,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// HPS_DDR3_DQS_N[2]	=>  Location: PIN_T18,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// HPS_DDR3_DQS_N[3]	=>  Location: PIN_T20,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// HPS_DDR3_DQS_P[0]	=>  Location: PIN_R17,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// HPS_DDR3_DQS_P[1]	=>  Location: PIN_R19,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// HPS_DDR3_DQS_P[2]	=>  Location: PIN_T19,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// HPS_DDR3_DQS_P[3]	=>  Location: PIN_U19,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// HPS_DDR3_RZQ	=>  Location: PIN_D25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// clk	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \u0|hps_0|fpga_interfaces|debug_apb~O_P_ADDR_31 ;
wire \u0|hps_0|fpga_interfaces|tpiu~trace_data ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA1 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA2 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA3 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA4 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA5 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA6 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA7 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA8 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA9 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA10 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA11 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA12 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA13 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA14 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA15 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA16 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA17 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA18 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA19 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA20 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA21 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA22 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA23 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA24 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA25 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA26 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA27 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA28 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA29 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA30 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA31 ;
wire \u0|hps_0|fpga_interfaces|boot_from_fpga~fake_dout ;
wire \u0|hps_0|fpga_interfaces|fpga2hps~arready ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~araddr ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR1 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR2 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR3 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR4 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR5 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR6 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR7 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR8 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR9 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR10 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR11 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR12 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR13 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR14 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR15 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR16 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR17 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR18 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR19 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR20 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR21 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR22 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR23 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR24 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR25 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR26 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR27 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR28 ;
wire \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR29 ;
wire \u0|hps_0|fpga_interfaces|clocks_resets~h2f_cold_rst_n ;
wire \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_10 ;
wire \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_11 ;
wire \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_12 ;
wire \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_13 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0~O_CLKUSRDFTOUT ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ;
wire \reset~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ;
wire \HPS_DDR3_RZQ~input_o ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ;
wire \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ;
wire \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi ;
wire \clk~input_o ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \hdmi_inst|tmds_serial_blue|i~0_combout ;
wire \hdmi_inst|tmds_serial_blue|Add2~1_combout ;
wire \hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q ;
wire \hdmi_inst|tmds_serial_blue|Add2~0_combout ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN3 ;
wire \pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ;
wire \Add9~17_sumout ;
wire \Selector31~1_combout ;
wire \Add16~33_sumout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent|local_write~combout ;
wire \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~feeder_combout ;
wire \u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_agent|m0_write~combout ;
wire \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter[0]~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter~2_combout ;
wire \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][89]~q ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][92]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][94]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][95]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][97]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][98]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][99]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][59]~q ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1_combout ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter~1_combout ;
wire \u0|mm_interconnect_0|full_s1_agent|local_write~combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ;
wire \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted~combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~DUPLICATE_q ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~3_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|read~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[0]~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][1]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][6]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][9]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][11]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][15]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][16]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][17]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][21]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][24]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][92]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][93]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][94]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][99]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~19_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~1_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][112]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~20_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][112]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|full_s1_agent|comb~0_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][60]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~1_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57]~q ;
wire \u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout ;
wire \u0|mm_interconnect_0|full_s1_agent|rp_valid~combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][99]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][98]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~18_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][66]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~6_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][65]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~7_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][67]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~5_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][67]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][68]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~4_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][68]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_busy~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~2_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][69]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~3_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][69]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][60]~q ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][57]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent|comb~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent|rp_valid~combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][98]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][97]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~17_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][97]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][96]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~16_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][96]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][95]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~15_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][95]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~14_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][94]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~13_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][93]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~12_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][92]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][91]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~11_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][91]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][90]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~10_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][90]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][89]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~9_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][89]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][88]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~8_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][88]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][88]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~8_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][88]~q ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout ;
wire \u0|start_address|always0~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][29]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~29_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][29]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~22_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout ;
wire \u0|start_address|data_out[28]~feeder_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][28]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~28_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][28]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~21_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][27]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~27_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][27]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~20_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][26]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~26_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][26]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~19_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][25]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~25_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][25]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~18_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout ;
wire \u0|start_address|data_out[24]~feeder_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~24_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][24]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~17_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][23]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~23_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][23]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~16_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout ;
wire \u0|start_address|data_out[22]~feeder_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][22]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~22_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][22]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~15_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~21_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][21]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~14_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout ;
wire \u0|start_address|data_out[20]~feeder_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][20]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~20_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][20]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~13_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout ;
wire \u0|start_address|data_out[19]~feeder_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][19]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~19_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][19]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~12_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][18]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~18_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][18]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~11_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~17_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][17]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout ;
wire \u0|start_address|data_out[16]~feeder_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~16_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][16]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout ;
wire \u0|start_address|data_out[15]~feeder_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~15_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][15]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout ;
wire \u0|start_address|data_out[14]~feeder_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][14]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~14_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][14]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout ;
wire \u0|start_address|data_out[13]~feeder_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][13]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~13_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][13]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout ;
wire \u0|start_address|data_out[12]~feeder_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][12]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~12_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][12]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~11_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][11]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout ;
wire \u0|start_address|data_out[10]~feeder_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][10]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~10_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][10]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout ;
wire \u0|start_address|data_out[9]~feeder_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~9_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][9]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout ;
wire \u0|start_address|data_out[8]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[8]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][8]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~8_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][8]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][7]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~7_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][7]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|read~0_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][7]~q ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout ;
wire \u0|full|always0~0_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~7_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always0~0_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][7]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout ;
wire \u0|start_address|data_out[6]~feeder_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~6_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][6]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][6]~q ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~6_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][6]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~14 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~14 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~18 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~18 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~14 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~14 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~10 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~10 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ;
wire \u0|full|data_out[5]~feeder_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][5]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~5_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][5]~q ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout ;
wire \u0|start_address|data_out[5]~feeder_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][5]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~5_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][5]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~10 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~10 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~6 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout ;
wire \u0|start_address|data_out[4]~feeder_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][4]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~4_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][4]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][4]~q ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~4_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][4]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~6 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout ;
wire \u0|full|data_out[3]~feeder_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][3]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~3_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][3]~q ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout ;
wire \u0|start_address|data_out[3]~feeder_combout ;
wire \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[3]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][3]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~3_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][3]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][2]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][2]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][2]~q ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout ;
wire \u0|start_address|data_out[2]~feeder_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][2]~q ;
wire \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[2]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][1]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][1]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~1_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][1]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][59]~q ;
wire \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][0]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][0]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][0]~q ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][0]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~19_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][99]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~18_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][98]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~17_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][97]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][96]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~16_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][96]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~15_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][95]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~14_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][94]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][93]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~13_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][93]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~12_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][92]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][91]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~11_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][91]~q ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~1_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~2_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ;
wire \u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~q ;
wire \u0|mm_interconnect_0|full_s1_agent|cp_ready~1_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ;
wire \u0|mm_interconnect_0|full_s1_agent|cp_ready~0_combout ;
wire \u0|mm_interconnect_0|full_s1_agent|cp_ready~2_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~1_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][66]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~7_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_busy~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][67]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~6_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][67]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][69]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~4_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][69]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][68]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~5_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][68]~q ;
wire \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~1_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][65]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~3_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q ;
wire \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~q ;
wire \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout ;
wire \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~2_combout ;
wire \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout ;
wire \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~0_combout ;
wire \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~0_combout ;
wire \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ;
wire \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~3_combout ;
wire \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout ;
wire \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ;
wire \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~1_combout ;
wire \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~1_combout ;
wire \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ;
wire \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~0_combout ;
wire \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][90]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~10_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][90]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~9_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][89]~q ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q ;
wire \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][112]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~20_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][112]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][59]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][59]~q ;
wire \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ;
wire \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent|cp_ready~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent|cp_ready~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent|cp_ready~2_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|WideOr1~combout ;
wire \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][113]~q ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][113]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][113]~q ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][113]~q ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|WideOr1~combout ;
wire \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ;
wire \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout ;
wire \u0|mm_interconnect_0|full_s1_agent|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|full_s1_agent|m0_write~combout ;
wire \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ;
wire \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter[1]~0_combout ;
wire \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter~2_combout ;
wire \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~1_combout ;
wire \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[0]~0_combout ;
wire \u0|mm_interconnect_0|rsp_demux|src0_valid~combout ;
wire \u0|mm_interconnect_0|rsp_mux|WideOr1~combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~6 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~6 ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ;
wire \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ;
wire \Equal4~1_combout ;
wire \Add15~13_sumout ;
wire \Equal5~1_combout ;
wire \np[0]~0_combout ;
wire \Add15~14 ;
wire \Add15~41_sumout ;
wire \Add15~42 ;
wire \Add15~37_sumout ;
wire \Add15~38 ;
wire \Add15~33_sumout ;
wire \Add15~34 ;
wire \Add15~29_sumout ;
wire \Add15~30 ;
wire \Add15~25_sumout ;
wire \Add15~26 ;
wire \Add15~21_sumout ;
wire \Add15~22 ;
wire \Add15~17_sumout ;
wire \Add15~18 ;
wire \Add15~9_sumout ;
wire \Add15~10 ;
wire \Add15~5_sumout ;
wire \Add15~6 ;
wire \Add15~1_sumout ;
wire \Equal5~0_combout ;
wire \Equal8~3_combout ;
wire \Equal4~0_combout ;
wire \Selector30~2_combout ;
wire \size[16]~0_combout ;
wire \Add16~34 ;
wire \Add16~13_sumout ;
wire \Add16~14 ;
wire \Add16~17_sumout ;
wire \Add16~18 ;
wire \Add16~49_sumout ;
wire \Selector50~0_combout ;
wire \Add16~50 ;
wire \Add16~53_sumout ;
wire \Selector49~0_combout ;
wire \Add16~54 ;
wire \Add16~21_sumout ;
wire \Add16~22 ;
wire \Add16~57_sumout ;
wire \Selector47~0_combout ;
wire \Add16~58 ;
wire \Add16~9_sumout ;
wire \Add16~10 ;
wire \Add16~45_sumout ;
wire \Add16~46 ;
wire \Add16~61_sumout ;
wire \Selector44~0_combout ;
wire \Add16~62 ;
wire \Add16~41_sumout ;
wire \Add16~42 ;
wire \Add16~37_sumout ;
wire \Add16~38 ;
wire \Add16~65_sumout ;
wire \Add16~66 ;
wire \Add16~73_sumout ;
wire \Add16~74 ;
wire \Add16~77_sumout ;
wire \Add16~78 ;
wire \Add16~81_sumout ;
wire \Add16~82 ;
wire \Add16~85_sumout ;
wire \Add16~86 ;
wire \Add16~5_sumout ;
wire \Add16~6 ;
wire \Add16~25_sumout ;
wire \Add16~26 ;
wire \Add16~69_sumout ;
wire \Add16~70 ;
wire \Add16~29_sumout ;
wire \Add16~30 ;
wire \Add16~1_sumout ;
wire \st~0_combout ;
wire \st~3_combout ;
wire \st~1_combout ;
wire \st~2_combout ;
wire \st~4_combout ;
wire \Equal8~1_combout ;
wire \Selector90~0_combout ;
wire \Add14~1_sumout ;
wire \Selector91~0_combout ;
wire \Add14~2 ;
wire \Add14~5_sumout ;
wire \Selector90~1_combout ;
wire \Add14~6 ;
wire \Add14~9_sumout ;
wire \Selector89~0_combout ;
wire \Add14~10 ;
wire \Add14~13_sumout ;
wire \Selector88~0_combout ;
wire \Add14~14 ;
wire \Add14~17_sumout ;
wire \Selector87~0_combout ;
wire \Add14~18 ;
wire \Add14~21_sumout ;
wire \Selector86~0_combout ;
wire \Equal6~0_combout ;
wire \Add14~22 ;
wire \Add14~25_sumout ;
wire \Selector85~0_combout ;
wire \Add14~26 ;
wire \Add14~29_sumout ;
wire \Selector84~0_combout ;
wire \Equal6~1_combout ;
wire \Selector31~0_combout ;
wire \addr[0]~feeder_combout ;
wire \Selector30~1_combout ;
wire \address[0]~feeder_combout ;
wire \Equal8~0_combout ;
wire \u0|start_address|data_out[3]~DUPLICATE_q ;
wire \address[2]~feeder_combout ;
wire \address[3]~feeder_combout ;
wire \addr[5]~feeder_combout ;
wire \address[5]~feeder_combout ;
wire \Add13~1_sumout ;
wire \Equal8~4_combout ;
wire \addr[19]~0_combout ;
wire \Add13~2 ;
wire \Add13~5_sumout ;
wire \u0|start_address|data_out[10]~DUPLICATE_q ;
wire \Add13~6 ;
wire \Add13~9_sumout ;
wire \Add13~10 ;
wire \Add13~13_sumout ;
wire \u0|start_address|data_out[12]~DUPLICATE_q ;
wire \Add13~14 ;
wire \Add13~17_sumout ;
wire \u0|start_address|data_out[13]~DUPLICATE_q ;
wire \Add13~18 ;
wire \Add13~21_sumout ;
wire \Add13~22 ;
wire \Add13~25_sumout ;
wire \Add13~26 ;
wire \Add13~29_sumout ;
wire \Add13~30 ;
wire \Add13~33_sumout ;
wire \Add13~34 ;
wire \Add13~37_sumout ;
wire \u0|start_address|data_out[18]~DUPLICATE_q ;
wire \Add13~38 ;
wire \Add13~41_sumout ;
wire \addr[18]~DUPLICATE_q ;
wire \Add13~42 ;
wire \Add13~45_sumout ;
wire \Add13~46 ;
wire \Add13~49_sumout ;
wire \addr[20]~DUPLICATE_q ;
wire \Add13~50 ;
wire \Add13~53_sumout ;
wire \Add13~54 ;
wire \Add13~57_sumout ;
wire \u0|start_address|data_out[23]~DUPLICATE_q ;
wire \Add13~58 ;
wire \Add13~61_sumout ;
wire \addr[23]~DUPLICATE_q ;
wire \Add13~62 ;
wire \Add13~65_sumout ;
wire \address[23]~feeder_combout ;
wire \Add13~66 ;
wire \Add13~69_sumout ;
wire \address[24]~feeder_combout ;
wire \Add13~70 ;
wire \Add13~73_sumout ;
wire \Add13~74 ;
wire \Add13~77_sumout ;
wire \Add13~78 ;
wire \Add13~81_sumout ;
wire \addr[28]~DUPLICATE_q ;
wire \Add13~82 ;
wire \Add13~85_sumout ;
wire \Selector55~0_combout ;
wire \address[28]~feeder_combout ;
wire \Add13~86 ;
wire \Add13~89_sumout ;
wire \Selector54~0_combout ;
wire \address[29]~feeder_combout ;
wire \Selector31~2_combout ;
wire \Selector31~3_combout ;
wire \x[7]~DUPLICATE_q ;
wire \Add0~42 ;
wire \Add0~33_sumout ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \x[1]~DUPLICATE_q ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Equal1~0_combout ;
wire \Equal1~2_combout ;
wire \x~3_combout ;
wire \Add0~22 ;
wire \Add0~9_sumout ;
wire \x~0_combout ;
wire \x[3]~DUPLICATE_q ;
wire \Add0~10 ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~29_sumout ;
wire \x~2_combout ;
wire \Add0~30 ;
wire \Add0~25_sumout ;
wire \x~1_combout ;
wire \Add0~26 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \x[4]~DUPLICATE_q ;
wire \Equal1~1_combout ;
wire \LessThan1~0_combout ;
wire \Selector30~0_combout ;
wire \Selector31~4_combout ;
wire \Selector92~0_combout ;
wire \read~q ;
wire \Equal6~2_combout ;
wire \st[10]~5_combout ;
wire \st[10]~6_combout ;
wire \st[2]~9_combout ;
wire \st[10]~8_combout ;
wire \st[10]~7_combout ;
wire \st[2]~10_combout ;
wire \state[0]~0_combout ;
wire \y[0]~0_combout ;
wire \y[10]~DUPLICATE_q ;
wire \Add9~2 ;
wire \Add9~33_sumout ;
wire \y[7]~DUPLICATE_q ;
wire \Add9~34 ;
wire \Add9~29_sumout ;
wire \y[8]~DUPLICATE_q ;
wire \Add9~30 ;
wire \Add9~41_sumout ;
wire \Add9~42 ;
wire \Add9~37_sumout ;
wire \Equal7~1_combout ;
wire \Equal7~2_combout ;
wire \y[0]~DUPLICATE_q ;
wire \Add9~18 ;
wire \Add9~13_sumout ;
wire \Add9~14 ;
wire \Add9~9_sumout ;
wire \Add9~10 ;
wire \Add9~25_sumout ;
wire \Add9~26 ;
wire \Add9~21_sumout ;
wire \Add9~22 ;
wire \Add9~5_sumout ;
wire \Add9~6 ;
wire \Add9~1_sumout ;
wire \Equal7~0_combout ;
wire \Selector30~3_combout ;
wire \Selector30~4_combout ;
wire \Selector30~5_combout ;
wire \Equal8~2_combout ;
wire \fb_mem~0_combout ;
wire \r[0]~0_combout ;
wire \hdmi_inst|tmds_encoder_red|Add3~0_combout ;
wire \hdmi_inst|tmds_encoder_red|Add3~2_combout ;
wire \hdmi_inst|tmds_encoder_red|Add3~1_combout ;
wire \hdmi_inst|tmds_encoder_red|Add5~0_combout ;
wire \hdmi_inst|tmds_encoder_red|XNOR~0_combout ;
wire \hdmi_inst|tmds_encoder_red|XNOR~1_combout ;
wire \hdmi_inst|sync_inst|de~0_combout ;
wire \hdmi_inst|sync_inst|de~1_combout ;
wire \hdmi_inst|sync_inst|s.de~q ;
wire \hdmi_inst|tmds_encoder_red|Add0~0_combout ;
wire \hdmi_inst|tmds_encoder_red|Add8~0_combout ;
wire \hdmi_inst|tmds_encoder_red|Add8~1_combout ;
wire \hdmi_inst|tmds_encoder_red|Add10~0_combout ;
wire \hdmi_inst|tmds_encoder_red|Add10~1_combout ;
wire \hdmi_inst|tmds_encoder_red|Add10~2_combout ;
wire \hdmi_inst|tmds_encoder_red|Add11~0_combout ;
wire \hdmi_inst|tmds_encoder_red|Add11~1_combout ;
wire \hdmi_inst|tmds_encoder_red|q_m[7]~0_combout ;
wire \hdmi_inst|tmds_encoder_red|q_m[7]~1_combout ;
wire \hdmi_inst|tmds_encoder_red|Add14~0_combout ;
wire \hdmi_inst|tmds_encoder_red|Add14~4_combout ;
wire \hdmi_inst|tmds_encoder_red|Add14~3_combout ;
wire \hdmi_inst|tmds_encoder_red|Add14~2_combout ;
wire \hdmi_inst|tmds_encoder_red|Add14~1_combout ;
wire \hdmi_inst|tmds_encoder_red|comb~0_combout ;
wire \hdmi_inst|tmds_encoder_red|Equal1~0_combout ;
wire \hdmi_inst|tmds_encoder_red|Equal1~1_combout ;
wire \hdmi_inst|tmds_encoder_red|Add15~2_combout ;
wire \hdmi_inst|tmds_encoder_red|Add15~1_combout ;
wire \hdmi_inst|tmds_encoder_red|Add15~0_combout ;
wire \hdmi_inst|tmds_encoder_red|Add5~1_combout ;
wire \hdmi_inst|tmds_encoder_red|XNOR~2_combout ;
wire \hdmi_inst|tmds_encoder_red|Add17~18_cout ;
wire \hdmi_inst|tmds_encoder_red|Add17~1_sumout ;
wire \hdmi_inst|tmds_encoder_red|comb~1_combout ;
wire \hdmi_inst|tmds_encoder_red|Add17~2 ;
wire \hdmi_inst|tmds_encoder_red|Add17~6 ;
wire \hdmi_inst|tmds_encoder_red|Add17~9_sumout ;
wire \hdmi_inst|tmds_encoder_red|Add17~10 ;
wire \hdmi_inst|tmds_encoder_red|Add17~13_sumout ;
wire \hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout ;
wire \hdmi_inst|tmds_encoder_red|Add17~5_sumout ;
wire \hdmi_inst|tmds_encoder_red|Equal2~0_combout ;
wire \hdmi_inst|sync_inst|s.vh[0]~0_combout ;
wire \hdmi_inst|sync_inst|s.vh[0]~1_combout ;
wire \hdmi_inst|tmds_encoder_red|out~0_combout ;
wire \hdmi_inst|tmds_encoder_red|out~1_combout ;
wire \hdmi_inst|tmds_encoder_red|out~2_combout ;
wire \hdmi_inst|tmds_encoder_red|out~3_combout ;
wire \hdmi_inst|tmds_encoder_red|out~5_combout ;
wire \hdmi_inst|tmds_encoder_red|out~4_combout ;
wire \hdmi_inst|tmds_encoder_red|out[5]~feeder_combout ;
wire \hdmi_inst|tmds_encoder_red|out~6_combout ;
wire \hdmi_inst|tmds_serial_red|Mux3~0_combout ;
wire \hdmi_inst|tmds_serial_red|Mux3~1_combout ;
wire \hdmi_inst|tmds_encoder_red|out~7_combout ;
wire \hdmi_inst|sync_inst|s.vh[1]~4_combout ;
wire \hdmi_inst|sync_inst|s.vh[1]~3_combout ;
wire \hdmi_inst|sync_inst|s.vh[1]~2_combout ;
wire \hdmi_inst|sync_inst|s.vh[1]~5_combout ;
wire \hdmi_inst|tmds_encoder_red|out~8_combout ;
wire \hdmi_inst|tmds_encoder_red|out[0]~feeder_combout ;
wire \hdmi_inst|tmds_encoder_red|out~11_combout ;
wire \hdmi_inst|tmds_encoder_red|out~9_combout ;
wire \hdmi_inst|tmds_encoder_red|out~10_combout ;
wire \hdmi_inst|tmds_serial_red|Mux2~0_combout ;
wire \hdmi_inst|tmds_serial_red|Mux2~1_combout ;
wire \hdmi_inst|tmds_encoder_green|Add0~0_combout ;
wire \hdmi_inst|tmds_encoder_green|Add3~2_combout ;
wire \hdmi_inst|tmds_encoder_green|Add3~1_combout ;
wire \hdmi_inst|tmds_encoder_green|Add5~0_combout ;
wire \hdmi_inst|tmds_encoder_green|Add3~0_combout ;
wire \hdmi_inst|tmds_encoder_green|XNOR~0_combout ;
wire \hdmi_inst|tmds_encoder_green|XNOR~1_combout ;
wire \hdmi_inst|tmds_encoder_green|Add8~0_combout ;
wire \hdmi_inst|tmds_encoder_green|Add8~1_combout ;
wire \hdmi_inst|tmds_encoder_green|Add10~0_combout ;
wire \hdmi_inst|tmds_encoder_green|q_m[7]~0_combout ;
wire \hdmi_inst|tmds_encoder_green|q_m[7]~1_combout ;
wire \hdmi_inst|tmds_encoder_green|Add10~2_combout ;
wire \hdmi_inst|tmds_encoder_green|Add11~1_combout ;
wire \hdmi_inst|tmds_encoder_green|Add11~0_combout ;
wire \hdmi_inst|tmds_encoder_green|Add10~1_combout ;
wire \hdmi_inst|tmds_encoder_green|Add14~0_combout ;
wire \hdmi_inst|tmds_encoder_green|Add14~4_combout ;
wire \hdmi_inst|tmds_encoder_green|Add14~3_combout ;
wire \hdmi_inst|tmds_encoder_green|Add14~2_combout ;
wire \hdmi_inst|tmds_encoder_green|Equal1~0_combout ;
wire \hdmi_inst|tmds_encoder_green|Equal1~1_combout ;
wire \hdmi_inst|tmds_encoder_green|Add14~1_combout ;
wire \hdmi_inst|tmds_encoder_green|Add15~1_combout ;
wire \hdmi_inst|tmds_encoder_green|Add15~0_combout ;
wire \hdmi_inst|tmds_encoder_green|Add5~1_combout ;
wire \hdmi_inst|tmds_encoder_green|XNOR~2_combout ;
wire \hdmi_inst|tmds_encoder_green|Add17~18_cout ;
wire \hdmi_inst|tmds_encoder_green|Add17~2 ;
wire \hdmi_inst|tmds_encoder_green|Add17~9_sumout ;
wire \hdmi_inst|tmds_encoder_green|Add17~10 ;
wire \hdmi_inst|tmds_encoder_green|Add17~5_sumout ;
wire \hdmi_inst|tmds_encoder_green|comb~1_combout ;
wire \hdmi_inst|tmds_encoder_green|Add17~1_sumout ;
wire \hdmi_inst|tmds_encoder_green|Equal2~0_combout ;
wire \hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout ;
wire \hdmi_inst|tmds_encoder_green|Add15~2_combout ;
wire \hdmi_inst|tmds_encoder_green|Add17~6 ;
wire \hdmi_inst|tmds_encoder_green|Add17~13_sumout ;
wire \hdmi_inst|tmds_encoder_green|balance_acc[3]~DUPLICATE_q ;
wire \hdmi_inst|tmds_encoder_green|comb~0_combout ;
wire \hdmi_inst|tmds_encoder_green|out~0_combout ;
wire \hdmi_inst|tmds_encoder_green|out[9]~feeder_combout ;
wire \hdmi_inst|tmds_encoder_green|out~1_combout ;
wire \hdmi_inst|tmds_encoder_green|out[1]~feeder_combout ;
wire \hdmi_inst|tmds_encoder_green|out~2_combout ;
wire \hdmi_inst|tmds_encoder_green|out[5]~feeder_combout ;
wire \hdmi_inst|tmds_encoder_green|out~4_combout ;
wire \hdmi_inst|tmds_encoder_green|out~3_combout ;
wire \hdmi_inst|tmds_encoder_green|out[3]~feeder_combout ;
wire \hdmi_inst|tmds_serial_green|Mux3~0_combout ;
wire \hdmi_inst|tmds_serial_green|Mux3~1_combout ;
wire \hdmi_inst|tmds_encoder_green|out~7_combout ;
wire \hdmi_inst|tmds_encoder_green|out[4]~feeder_combout ;
wire \hdmi_inst|tmds_encoder_green|out~6_combout ;
wire \hdmi_inst|tmds_encoder_green|out[0]~feeder_combout ;
wire \hdmi_inst|tmds_encoder_green|out~9_combout ;
wire \hdmi_inst|tmds_encoder_green|out[6]~feeder_combout ;
wire \hdmi_inst|tmds_encoder_green|out~8_combout ;
wire \hdmi_inst|tmds_encoder_green|out[2]~feeder_combout ;
wire \hdmi_inst|tmds_serial_green|Mux2~0_combout ;
wire \hdmi_inst|tmds_encoder_green|out~5_combout ;
wire \hdmi_inst|tmds_encoder_green|out[8]~feeder_combout ;
wire \hdmi_inst|tmds_serial_green|Mux2~1_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add3~0_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add3~1_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add3~2_combout ;
wire \hdmi_inst|tmds_encoder_blue|XNOR~0_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add5~0_combout ;
wire \hdmi_inst|tmds_encoder_blue|XNOR~1_combout ;
wire \hdmi_inst|tmds_encoder_blue|q_m[7]~0_combout ;
wire \hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add8~0_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add10~1_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add11~1_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add0~0_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add10~2_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add11~0_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add8~1_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add14~0_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add10~0_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add14~3_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add14~4_combout ;
wire \hdmi_inst|tmds_encoder_blue|Equal1~0_combout ;
wire \hdmi_inst|tmds_encoder_blue|Equal1~1_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add14~2_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add14~1_combout ;
wire \hdmi_inst|tmds_encoder_blue|comb~0_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add15~2_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add15~1_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add15~0_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add5~1_combout ;
wire \hdmi_inst|tmds_encoder_blue|XNOR~2_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add17~18_cout ;
wire \hdmi_inst|tmds_encoder_blue|Add17~1_sumout ;
wire \hdmi_inst|tmds_encoder_blue|comb~1_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add17~2 ;
wire \hdmi_inst|tmds_encoder_blue|Add17~5_sumout ;
wire \hdmi_inst|tmds_encoder_blue|Add17~6 ;
wire \hdmi_inst|tmds_encoder_blue|Add17~10 ;
wire \hdmi_inst|tmds_encoder_blue|Add17~13_sumout ;
wire \hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout ;
wire \hdmi_inst|tmds_encoder_blue|Add17~9_sumout ;
wire \hdmi_inst|tmds_encoder_blue|Equal2~0_combout ;
wire \hdmi_inst|tmds_encoder_blue|out~0_combout ;
wire \hdmi_inst|tmds_encoder_blue|out~3_combout ;
wire \hdmi_inst|tmds_encoder_blue|out~4_combout ;
wire \hdmi_inst|tmds_encoder_blue|out~2_combout ;
wire \hdmi_inst|tmds_encoder_blue|out~1_combout ;
wire \hdmi_inst|tmds_serial_blue|Mux3~0_combout ;
wire \hdmi_inst|tmds_serial_blue|Mux3~1_combout ;
wire \hdmi_inst|tmds_encoder_blue|out~5_combout ;
wire \hdmi_inst|tmds_encoder_blue|out~8_combout ;
wire \hdmi_inst|tmds_encoder_blue|out~6_combout ;
wire \hdmi_inst|tmds_encoder_blue|out~9_combout ;
wire \hdmi_inst|tmds_encoder_blue|out~7_combout ;
wire \hdmi_inst|tmds_serial_blue|Mux2~0_combout ;
wire \hdmi_inst|tmds_serial_blue|Mux2~1_combout ;
wire \hdmi_inst|clk_p.n~0_combout ;
wire \hdmi_inst|clk_p.n~q ;
wire \hdmi_inst|clk_p.p~feeder_combout ;
wire \hdmi_inst|clk_p.p~q ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input ;
wire [2:0] \pll_inst|pll_inst|altera_pll_i|fboutclk_wire ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input ;
wire [2:0] \pll_inst|pll_inst|altera_pll_i|outclk_wire ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert ;
wire [15:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc ;
wire [15:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc ;
wire [23:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode ;
wire [15:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out ;
wire [20:0] \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc ;
wire [10:0] x;
wire [31:0] \u0|start_address|readdata ;
wire [31:0] \u0|full|readdata ;
wire [20:0] \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc ;
wire [7:0] \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter ;
wire [111:0] \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks ;
wire [1:0] \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count ;
wire [20:0] \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly ;
wire [6:0] \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg ;
wire [20:0] \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR ;
wire [6:0] \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg ;
wire [6:0] \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg ;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_lw_ARVALID ;
wire [79:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input ;
wire [1:0] \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel ;
wire [1:0] \u0|hps_0|fpga_interfaces|h2f_lw_ARBURST ;
wire [23:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst ;
wire [111:0] \u0|mm_interconnect_0|cmd_mux_001|src_data ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg ;
wire [3:0] \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ras_n ;
wire [6:0] \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg ;
wire [19:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr ;
wire [31:0] \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg ;
wire [29:0] \u0|start_address|data_out ;
wire [15:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select ;
wire [115:0] \u0|mm_interconnect_0|cmd_mux_001|src_payload ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass ;
wire [31:0] st;
wire [7:0] \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass ;
wire [20:0] \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst ;
wire [0:0] \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input ;
wire [31:0] state;
wire [1:0] \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [111:0] \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg ;
wire [3:0] \hdmi_inst|tmds_encoder_green|balance_acc ;
wire [7:0] n;
wire [1:0] \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter ;
wire [0:0] \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int ;
wire [111:0] \u0|mm_interconnect_0|rsp_mux|src_data ;
wire [1:0] \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out ;
wire [3:0] \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire ;
wire [31:0] \u0|hps_0|fpga_interfaces|h2f_lw_WDATA ;
wire [23:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out ;
wire [6:0] \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl ;
wire [3:0] \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN ;
wire [1:0] \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_we_n ;
wire [23:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode ;
wire [9:0] \hdmi_inst|tmds_encoder_red|out ;
wire [6:0] \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg ;
wire [1:0] \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc ;
wire [20:0] \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR ;
wire [29:0] address;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc ;
wire [8:0] \u0|hps_0|fpga_interfaces|intermediate ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc ;
wire [11:0] \u0|hps_0|fpga_interfaces|h2f_lw_ARID ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt ;
wire [9:0] \hdmi_inst|tmds_encoder_green|out ;
wire [115:0] \u0|mm_interconnect_0|cmd_mux|src_payload ;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_lw_RREADY ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire ;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_lw_WLAST ;
wire [3:0] \hdmi_inst|tmds_encoder_red|balance_acc ;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_lw_WVALID ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc ;
wire [29:0] addr;
wire [1:0] \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel ;
wire [10:0] y;
wire [0:0] \hdmi_inst|tmds_serial_red|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|dataout ;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_lw_BREADY ;
wire [111:0] \u0|mm_interconnect_0|cmd_mux|src_data ;
wire [2:0] \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rst_n ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks ;
wire [23:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode ;
wire [0:0] \hdmi_inst|tmds_serial_green|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|dataout ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|pll|clk_out ;
wire [7:0] \u0|full|data_out ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg ;
wire [0:0] \hdmi_inst|tmds_serial_blue|ddio_inst|ALTDDIO_OUT_component|auto_generated|dataout ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data ;
wire [31:0] size;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_lw_AWVALID ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux|saved_grant ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full ;
wire [0:0] \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id ;
wire [0:0] \hdmi_inst|tmds_serial_green|ddio_inst|ALTDDIO_OUT_component|auto_generated|dataout ;
wire [14:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout ;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_rst_n ;
wire [15:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire ;
wire [1:0] \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux_001|saved_grant ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg ;
wire [11:0] \u0|hps_0|fpga_interfaces|h2f_lw_AWID ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cas_n ;
wire [31:0] \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA ;
wire [6:0] \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc ;
wire [1:0] \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count ;
wire [7:0] r;
wire [0:0] \hdmi_inst|tmds_serial_red|ddio_inst|ALTDDIO_OUT_component|auto_generated|dataout ;
wire [6:0] \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input ;
wire [31:0] \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre ;
wire [7:0] b;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire ;
wire [0:0] \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg ;
wire [10:0] np;
wire [0:0] \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg ;
wire [7:0] g;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc ;
wire [3:0] \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg ;
wire [19:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc ;
wire [1:0] \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter ;
wire [1:0] \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used ;
wire [6:0] \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount ;
wire [20:0] \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg ;
wire [6:0] \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg ;
wire [3:0] \hdmi_inst|tmds_serial_blue|i ;
wire [11:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out ;
wire [20:0] \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg ;
wire [20:0] \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr ;
wire [6:0] \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg ;
wire [2:0] \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc ;
wire [2:0] \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg ;
wire [3:0] \hdmi_inst|tmds_encoder_blue|balance_acc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl ;
wire [1:0] \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout ;
wire [115:0] \u0|mm_interconnect_0|rsp_mux_001|src_payload ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar ;
wire [6:0] \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc ;
wire [0:0] \hdmi_inst|tmds_serial_blue|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|dataout ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout ;
wire [79:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out ;
wire [1:0] \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout ;
wire [63:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out ;
wire [111:0] \u0|mm_interconnect_0|rsp_mux_001|src_data ;
wire [179:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout ;
wire [9:0] \hdmi_inst|tmds_encoder_blue|out ;
wire [89:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc ;
wire [19:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset ;
wire [5:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct ;
wire [24:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input ;
wire [2:0] \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input ;
wire [3:0] \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out ;

wire [31:0] \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus ;
wire [29:0] \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus ;
wire [20:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus ;
wire [1:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARBURST_bus ;
wire [11:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus ;
wire [3:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus ;
wire [2:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus ;
wire [20:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus ;
wire [1:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWBURST_bus ;
wire [11:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus ;
wire [3:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus ;
wire [2:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus ;
wire [31:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus ;
wire [3:0] \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus ;
wire [3:0] \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus ;
wire [79:0] \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus ;
wire [9:0] \fb_mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [9:0] \fb_mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \fb_mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [79:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus ;
wire [63:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus ;
wire [11:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus ;
wire [19:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus ;
wire [179:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus ;
wire [89:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus ;
wire [19:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus ;
wire [24:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus ;
wire [19:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus ;
wire [79:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus ;
wire [12:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus ;
wire [20:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ;
wire [6:0] \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus ;
wire [7:0] \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;
wire [15:0] \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus ;
wire [15:0] \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus ;
wire [15:0] \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus ;
wire [15:0] \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus ;

assign \u0|hps_0|fpga_interfaces|tpiu~trace_data  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [0];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA1  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [1];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA2  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [2];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA3  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [3];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA4  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [4];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA5  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [5];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA6  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [6];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA7  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [7];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA8  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [8];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA9  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [9];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA10  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [10];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA11  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [11];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA12  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [12];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA13  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [13];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA14  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [14];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA15  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [15];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA16  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [16];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA17  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [17];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA18  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [18];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA19  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [19];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA20  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [20];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA21  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [21];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA22  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [22];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA23  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [23];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA24  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [24];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA25  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [25];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA26  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [26];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA27  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [27];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA28  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [28];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA29  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [29];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA30  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [30];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA31  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [31];

assign \u0|hps_0|fpga_interfaces|hps2fpga~araddr  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [0];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR1  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [1];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR2  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [2];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR3  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [3];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR4  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [4];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR5  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [5];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR6  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [6];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR7  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [7];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR8  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [8];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR9  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [9];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR10  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [10];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR11  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [11];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR12  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [12];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR13  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [13];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR14  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [14];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR15  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [15];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR16  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [16];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR17  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [17];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR18  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [18];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR19  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [19];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR20  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [20];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR21  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [21];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR22  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [22];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR23  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [23];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR24  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [24];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR25  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [25];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR26  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [26];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR27  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [27];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR28  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [28];
assign \u0|hps_0|fpga_interfaces|hps2fpga~O_ARADDR29  = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [29];

assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [2] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [3] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [3];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [4];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [5] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [5];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [6] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [6];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [7] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [7];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [8] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [8];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [9] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [9];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [10] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [10];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [11] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [11];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [12] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [12];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [13] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [13];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [14] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [14];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [15] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [15];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [16] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [16];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [17] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [17];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [18] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [18];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [19] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [19];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [20] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus [20];

assign \u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARBURST_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARBURST_bus [1];

assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [2] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [3] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [3];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [4] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [4];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [5] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [5];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [6] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [6];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [7] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [7];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [8] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [8];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [9] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [9];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [10] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [10];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARID [11] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus [11];

assign \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus [3];

assign \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus [2];

assign \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [2] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [3] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus [3];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus [4];

assign \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWBURST_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWBURST_bus [1];

assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [2] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [3] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [3];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [4] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [4];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [5] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [5];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [6] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [6];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [7] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [7];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [8] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [8];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [9] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [9];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [10] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [10];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWID [11] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus [11];

assign \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus [3];

assign \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus [2];

assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [2] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [3] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [3];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [4] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [4];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [5] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [5];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [6] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [6];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [7] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [7];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [8] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [8];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [9] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [9];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [10] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [10];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [11] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [11];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [12] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [12];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [13] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [13];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [14] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [14];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [15] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [15];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [16] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [16];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [17] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [17];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [18] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [18];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [19] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [19];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [20] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [20];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [21] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [21];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [22] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [22];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [23] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [23];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [24] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [24];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [25] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [25];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [26] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [26];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [27] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [27];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [28] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [28];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [29] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus [29];

assign \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [0] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [1] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [2] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [3] = \u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus [3];

assign \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_10  = \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus [0];
assign \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_11  = \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus [1];
assign \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_12  = \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus [2];
assign \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_13  = \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus [3];

assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [0] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [0];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [1] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [1];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [2] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [2];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [3] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [3];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [4] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [4];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [5] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [5];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [6] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [6];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [7] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [7];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [8] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [8];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [9] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [9];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [10] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [10];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [11] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [11];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [12] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [12];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [13] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [13];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [14] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [14];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [15] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [15];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [16] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [16];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [17] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [17];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [18] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [18];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [19] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [19];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [20] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [20];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [21] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [21];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [22] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [22];
assign \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [23] = \u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus [23];

assign g[0] = \fb_mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];
assign g[1] = \fb_mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [1];
assign r[0] = \fb_mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [2];
assign r[1] = \fb_mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [3];
assign r[2] = \fb_mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [4];
assign r[3] = \fb_mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [5];
assign r[4] = \fb_mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [6];
assign r[5] = \fb_mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [7];
assign r[6] = \fb_mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [8];
assign r[7] = \fb_mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [9];

assign b[0] = \fb_mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign b[1] = \fb_mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign b[2] = \fb_mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign b[3] = \fb_mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign g[2] = \fb_mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign g[3] = \fb_mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign g[4] = \fb_mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign g[5] = \fb_mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign g[6] = \fb_mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign g[7] = \fb_mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];

assign b[4] = \fb_mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign b[5] = \fb_mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign b[6] = \fb_mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign b[7] = \fb_mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk  = \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk  = \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|pll|clk_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|pll|clk_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [19];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [20];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [21];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [22];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [23];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [24] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [24];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [25] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [25];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [26] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [26];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [27] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [27];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [28] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [28];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [29] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [29];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [30] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [30];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [31] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [31];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [32] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [32];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [33] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [33];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [34] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [34];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [35] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [35];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [36] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [36];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [37] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [37];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [38] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [38];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [39] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [39];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [40] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [40];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [41] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [41];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [42] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [42];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [43] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [43];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [44] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [44];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [45] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [45];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [46] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [46];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [47] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [47];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [48] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [48];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [49] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [49];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [50] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [50];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [51] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [51];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [52] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [52];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [53] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [53];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [54] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [54];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [55] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [55];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [56] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [56];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [57] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [57];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [58] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [58];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [59] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [59];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [60] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [60];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [61] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [61];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [62] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [62];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [63] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [63];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [64] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [64];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [65] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [65];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [66] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [66];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [67] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [67];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [68] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [68];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [69] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [69];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [70] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [70];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [71] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [71];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [72] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [72];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [73] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [73];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [74] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [74];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [75] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [75];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [76] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [76];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [77] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [77];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [78] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [78];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [79] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [79];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [19];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [20];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [21];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [22];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [23];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [24] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [24];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [25] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [25];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [26] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [26];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [27] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [27];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [28] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [28];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [29] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [29];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [30] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [30];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [31] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [31];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [32] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [32];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [33] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [33];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [34] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [34];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [35] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [35];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [36] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [36];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [37] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [37];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [38] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [38];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [39] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [39];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [40] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [40];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [41] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [41];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [42] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [42];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [43] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [43];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [44] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [44];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [45] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [45];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [46] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [46];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [47] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [47];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [48] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [48];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [49] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [49];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [50] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [50];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [51] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [51];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [52] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [52];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [53] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [53];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [54] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [54];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [55] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [55];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [56] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [56];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [57] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [57];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [58] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [58];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [59] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [59];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [11];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [15];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [19];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [20];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [21];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [22];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [23];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [24] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [24];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [25] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [25];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [26] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [26];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [27] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [27];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [28] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [28];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [29] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [29];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [30] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [30];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [31] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [31];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [36] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [36];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [37] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [37];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [38] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [38];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [39] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [39];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [40] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [40];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [41] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [41];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [42] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [42];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [43] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [43];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [44] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [44];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [45] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [45];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [46] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [46];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [47] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [47];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [48] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [48];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [49] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [49];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [50] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [50];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [51] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [51];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [52] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [52];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [53] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [53];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [54] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [54];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [55] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [55];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [56] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [56];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [57] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [57];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [58] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [58];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [59] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [59];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [60] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [60];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [61] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [61];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [62] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [62];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [63] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [63];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [64] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [64];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [65] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [65];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [66] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [66];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [67] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [67];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [72] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [72];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [73] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [73];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [74] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [74];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [75] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [75];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [76] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [76];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [77] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [77];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [78] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [78];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [79] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [79];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [80] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [80];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [81] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [81];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [82] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [82];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [83] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [83];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [84] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [84];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [85] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [85];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [86] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [86];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [87] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [87];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [88] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [88];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [89] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [89];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [90] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [90];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [91] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [91];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [92] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [92];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [93] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [93];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [94] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [94];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [95] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [95];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [96] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [96];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [97] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [97];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [98] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [98];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [99] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [99];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [100] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [100];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [101] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [101];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [102] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [102];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [103] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [103];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [108] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [108];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [109] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [109];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [110] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [110];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [111] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [111];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [112] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [112];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [113] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [113];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [114] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [114];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [115] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [115];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [116] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [116];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [117] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [117];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [118] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [118];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [119] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [119];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [120] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [120];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [121] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [121];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [122] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [122];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [123] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [123];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [124] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [124];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [125] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [125];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [126] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [126];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [127] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [127];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [128] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [128];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [129] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [129];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [130] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [130];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [131] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [131];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [132] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [132];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [133] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [133];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [134] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [134];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [135] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [135];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [136] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [136];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [137] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [137];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [138] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [138];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [139] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [139];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [19];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [20];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [21];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [22];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [23];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [24] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [24];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [25] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [25];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [26] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [26];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [27] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [27];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [28] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [28];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [29] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [29];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [30] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [30];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [31] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [31];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [32] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [32];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [33] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [33];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [36] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [36];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [37] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [37];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [38] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [38];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [39] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [39];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [40] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [40];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [41] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [41];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [42] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [42];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [43] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [43];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [44] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [44];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [45] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [45];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [46] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [46];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [47] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [47];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [48] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [48];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [49] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [49];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [50] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [50];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [51] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [51];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [54] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [54];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [55] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [55];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [56] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [56];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [57] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [57];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [58] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [58];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [59] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [59];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [60] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [60];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [61] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [61];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [62] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [62];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [63] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [63];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [64] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [64];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [65] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [65];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [66] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [66];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [67] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [67];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [68] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [68];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [69] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [69];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [15];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [19];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [19];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [9];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [19];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [20];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [21];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [22];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [23];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [24] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [24];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [25] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [25];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [26] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [26];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [27] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [27];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [28] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [28];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [29] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [29];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [30] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [30];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [31] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [31];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [32] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [32];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [33] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [33];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [34] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [34];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [35] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [35];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [36] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [36];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [37] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [37];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [38] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [38];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [39] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [39];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [40] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [40];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [41] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [41];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [42] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [42];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [43] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [43];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [44] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [44];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [45] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [45];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [46] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [46];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [47] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [47];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [48] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [48];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [49] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [49];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [50] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [50];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [51] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [51];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [52] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [52];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [53] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [53];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [54] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [54];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [55] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [55];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [56] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [56];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [57] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [57];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [58] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [58];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [59] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [59];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [60] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [60];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [61] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [61];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [62] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [62];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [63] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [63];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [64] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [64];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [65] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [65];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [66] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [66];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [67] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [67];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [68] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [68];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [69] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [69];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [70] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [70];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [71] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [71];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [72] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [72];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [73] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [73];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [74] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [74];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [75] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [75];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [76] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [76];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [77] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [77];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [78] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [78];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [79] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [79];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [12];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus [0];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [19];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [20];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [6];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus [3];

assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN3  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [3];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [0];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [1];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [2];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [3];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [4];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [5];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [6];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [7];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [8];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [9];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [10];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [11];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [12];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [13];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [14];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15  = \HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [15];

assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [0];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [1];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [2];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [3];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [4];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [5];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [6];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [7];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [8];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [9];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [10];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [11];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [12];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [13];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [14];
assign \HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15  = \HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [15];

assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [0];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [1];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [2];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [3];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [4];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [5];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [6];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [7];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [8];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [9];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [10];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [11];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [12];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [13];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [14];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15  = \HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [15];

assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [0];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [1];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [2];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [3];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [4];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [5];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [6];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [7];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [8];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [9];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [10];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [11];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [12];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [13];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [14];
assign \HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15  = \HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [15];

// Location: IOOBUF_X68_Y22_N79
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DM[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y29_N79
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DM[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y36_N79
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DM[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y43_N79
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DM[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y53_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar [0]),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout [0]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_CK_N),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y53_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o [0]),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout [0]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_CK_P),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y51_N79
cyclonev_io_obuf \HPS_DDR3_ADDR[0]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[0]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[0]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y51_N96
cyclonev_io_obuf \HPS_DDR3_ADDR[1]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[1]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[1]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y52_N39
cyclonev_io_obuf \HPS_DDR3_ADDR[2]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[2]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[2]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y52_N56
cyclonev_io_obuf \HPS_DDR3_ADDR[3]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[3]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[3]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y52_N5
cyclonev_io_obuf \HPS_DDR3_ADDR[4]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[4]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[4]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y52_N22
cyclonev_io_obuf \HPS_DDR3_ADDR[5]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[5]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[5]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y53_N39
cyclonev_io_obuf \HPS_DDR3_ADDR[6]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[6]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[6]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y53_N56
cyclonev_io_obuf \HPS_DDR3_ADDR[7]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[7]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[7]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y58_N5
cyclonev_io_obuf \HPS_DDR3_ADDR[8]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[8]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[8]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y58_N22
cyclonev_io_obuf \HPS_DDR3_ADDR[9]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[9]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[9]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y58_N39
cyclonev_io_obuf \HPS_DDR3_ADDR[10]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[10]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[10]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y58_N56
cyclonev_io_obuf \HPS_DDR3_ADDR[11]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[11]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[11]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y59_N39
cyclonev_io_obuf \HPS_DDR3_ADDR[12]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[12]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[12]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y59_N56
cyclonev_io_obuf \HPS_DDR3_ADDR[13]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[13]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[13]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[13]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y60_N5
cyclonev_io_obuf \HPS_DDR3_ADDR[14]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ADDR[14]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ADDR[14]~output .bus_hold = "false";
defparam \HPS_DDR3_ADDR[14]~output .open_drain_output = "false";
defparam \HPS_DDR3_ADDR[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y54_N39
cyclonev_io_obuf \HPS_DDR3_BA[0]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_BA[0]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_BA[0]~output .bus_hold = "false";
defparam \HPS_DDR3_BA[0]~output .open_drain_output = "false";
defparam \HPS_DDR3_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y54_N5
cyclonev_io_obuf \HPS_DDR3_BA[1]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_BA[1]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_BA[1]~output .bus_hold = "false";
defparam \HPS_DDR3_BA[1]~output .open_drain_output = "false";
defparam \HPS_DDR3_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y54_N22
cyclonev_io_obuf \HPS_DDR3_BA[2]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_BA[2]),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_BA[2]~output .bus_hold = "false";
defparam \HPS_DDR3_BA[2]~output .open_drain_output = "false";
defparam \HPS_DDR3_BA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y57_N79
cyclonev_io_obuf \HPS_DDR3_CAS_N~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_CAS_N),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_CAS_N~output .bus_hold = "false";
defparam \HPS_DDR3_CAS_N~output .open_drain_output = "false";
defparam \HPS_DDR3_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y37_N56
cyclonev_io_obuf \HPS_DDR3_CKE~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_CKE),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_CKE~output .bus_hold = "false";
defparam \HPS_DDR3_CKE~output .open_drain_output = "false";
defparam \HPS_DDR3_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y59_N5
cyclonev_io_obuf \HPS_DDR3_CS_N~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_CS_N),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_CS_N~output .bus_hold = "false";
defparam \HPS_DDR3_CS_N~output .open_drain_output = "false";
defparam \HPS_DDR3_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y45_N39
cyclonev_io_obuf \HPS_DDR3_ODT~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_ODT),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_ODT~output .bus_hold = "false";
defparam \HPS_DDR3_ODT~output .open_drain_output = "false";
defparam \HPS_DDR3_ODT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y57_N96
cyclonev_io_obuf \HPS_DDR3_RAS_N~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_RAS_N),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_RAS_N~output .bus_hold = "false";
defparam \HPS_DDR3_RAS_N~output .open_drain_output = "false";
defparam \HPS_DDR3_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y31_N39
cyclonev_io_obuf \HPS_DDR3_RESET_N~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_RESET_N),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_RESET_N~output .bus_hold = "false";
defparam \HPS_DDR3_RESET_N~output .open_drain_output = "false";
defparam \HPS_DDR3_RESET_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y60_N39
cyclonev_io_obuf \HPS_DDR3_WE_N~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HPS_DDR3_WE_N),
	.obar());
// synopsys translate_off
defparam \HPS_DDR3_WE_N~output .bus_hold = "false";
defparam \HPS_DDR3_WE_N~output .open_drain_output = "false";
defparam \HPS_DDR3_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \red.n~output (
	.i(\hdmi_inst|tmds_serial_red|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\red.n ),
	.obar());
// synopsys translate_off
defparam \red.n~output .bus_hold = "false";
defparam \red.n~output .open_drain_output = "false";
defparam \red.n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N76
cyclonev_io_obuf \red.p~output (
	.i(\hdmi_inst|tmds_serial_red|ddio_inst|ALTDDIO_OUT_component|auto_generated|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\red.p ),
	.obar());
// synopsys translate_off
defparam \red.p~output .bus_hold = "false";
defparam \red.p~output .open_drain_output = "false";
defparam \red.p~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N19
cyclonev_io_obuf \green.n~output (
	.i(\hdmi_inst|tmds_serial_green|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\green.n ),
	.obar());
// synopsys translate_off
defparam \green.n~output .bus_hold = "false";
defparam \green.n~output .open_drain_output = "false";
defparam \green.n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \green.p~output (
	.i(\hdmi_inst|tmds_serial_green|ddio_inst|ALTDDIO_OUT_component|auto_generated|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\green.p ),
	.obar());
// synopsys translate_off
defparam \green.p~output .bus_hold = "false";
defparam \green.p~output .open_drain_output = "false";
defparam \green.p~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N93
cyclonev_io_obuf \blue.n~output (
	.i(\hdmi_inst|tmds_serial_blue|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\blue.n ),
	.obar());
// synopsys translate_off
defparam \blue.n~output .bus_hold = "false";
defparam \blue.n~output .open_drain_output = "false";
defparam \blue.n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N36
cyclonev_io_obuf \blue.p~output (
	.i(\hdmi_inst|tmds_serial_blue|ddio_inst|ALTDDIO_OUT_component|auto_generated|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\blue.p ),
	.obar());
// synopsys translate_off
defparam \blue.p~output .bus_hold = "false";
defparam \blue.p~output .open_drain_output = "false";
defparam \blue.p~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N19
cyclonev_io_obuf \sclk.n~output (
	.i(\hdmi_inst|clk_p.n~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sclk.n ),
	.obar());
// synopsys translate_off
defparam \sclk.n~output .bus_hold = "false";
defparam \sclk.n~output .open_drain_output = "false";
defparam \sclk.n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cyclonev_io_obuf \sclk.p~output (
	.i(\hdmi_inst|clk_p.p~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sclk.p ),
	.obar());
// synopsys translate_off
defparam \sclk.p~output .bus_hold = "false";
defparam \sclk.p~output .open_drain_output = "false";
defparam \sclk.p~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y46_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y46_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y46_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y45_N56
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y44_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[4]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y44_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[5]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y44_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[6]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y43_N96
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[7]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y39_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[8]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y39_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[9]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y39_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[10]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y38_N56
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[11]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y37_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[12]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y37_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[13]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y37_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[14]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y36_N96
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[15]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y32_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[16]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y32_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[17]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y32_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[18]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y31_N56
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[19]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y30_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[20]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y30_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[21]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y30_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[22]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y29_N96
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[23]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y25_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[24]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y25_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[25]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y25_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[26]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y24_N56
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[27]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y23_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[28]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y23_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[29]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y23_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[30]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y22_N96
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQ[31]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y45_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQS_N[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y38_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQS_N[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y31_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQS_N[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y24_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQS_N[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y45_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQS_P[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y38_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.seriesterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQS_P[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y31_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQS_P[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y24_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.seriesterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(HPS_DDR3_DQS_P[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: HPSSDRAMPLL_X64_Y18_N111
cyclonev_hps_sdram_pll \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll (
	.ref_clk(gnd),
	.clk_out(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus ));

// Location: DLL_X68_Y61_N3
cyclonev_dll \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk ),
	.aload(vcc),
	.upndnin(gnd),
	.upndninclkena(gnd),
	.dqsupdate(),
	.upndnout(),
	.delayctrlout(\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .delayctrlout_mode = "normal";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .input_frequency = "3333 ps";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .jitter_reduction = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .sim_buffer_intrinsic_delay = 175;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .sim_valid_lock = 16;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .sim_valid_lockcount = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .static_delay_ctrl = 8;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .upndnout_mode = "clock";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .use_upndnin = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .use_upndninclkena = "false";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X68_Y49_N4
cyclonev_leveling_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs (
	.clkin(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X68_Y49_N6
cyclonev_leveling_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr (
	.clkin(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.delayctrlin(7'b0000000),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr .physical_clock_source = "hr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: HMC_X68_Y60_N111
cyclonev_hmc \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst (
	.afirdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid [0]),
	.csrclk(gnd),
	.csrdin(gnd),
	.csren(gnd),
	.ctlcalfail(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail ),
	.ctlcalsuccess(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success ),
	.ctlclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]),
	.ctlresetn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n ),
	.globalresetn(gnd),
	.iavstcmdresetn0(vcc),
	.iavstcmdresetn1(vcc),
	.iavstcmdresetn2(vcc),
	.iavstcmdresetn3(vcc),
	.iavstcmdresetn4(vcc),
	.iavstcmdresetn5(vcc),
	.iavstrdclk0(gnd),
	.iavstrdclk1(gnd),
	.iavstrdclk2(gnd),
	.iavstrdclk3(gnd),
	.iavstrdready0(vcc),
	.iavstrdready1(vcc),
	.iavstrdready2(vcc),
	.iavstrdready3(vcc),
	.iavstrdresetn0(vcc),
	.iavstrdresetn1(vcc),
	.iavstrdresetn2(vcc),
	.iavstrdresetn3(vcc),
	.iavstwrackready0(vcc),
	.iavstwrackready1(vcc),
	.iavstwrackready2(vcc),
	.iavstwrackready3(vcc),
	.iavstwrackready4(vcc),
	.iavstwrackready5(vcc),
	.iavstwrclk0(gnd),
	.iavstwrclk1(gnd),
	.iavstwrclk2(gnd),
	.iavstwrclk3(gnd),
	.iavstwrresetn0(vcc),
	.iavstwrresetn1(vcc),
	.iavstwrresetn2(vcc),
	.iavstwrresetn3(vcc),
	.localdeeppowerdnreq(gnd),
	.localrefreshreq(gnd),
	.localselfrfshreq(gnd),
	.mmrbe(gnd),
	.mmrburstbegin(vcc),
	.mmrclk(gnd),
	.mmrreadreq(gnd),
	.mmrresetn(vcc),
	.mmrwritereq(gnd),
	.portclk0(gnd),
	.portclk1(gnd),
	.portclk2(gnd),
	.portclk3(gnd),
	.portclk4(gnd),
	.portclk5(gnd),
	.scanenable(gnd),
	.scbe(gnd),
	.scburstbegin(gnd),
	.scclk(gnd),
	.screadreq(gnd),
	.scresetn(vcc),
	.scwritereq(gnd),
	.afirdata({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [79],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [78],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [77],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [76],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [75],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [74],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [73],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [72],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [71],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [70],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [69],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [68],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [67],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [66],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [65],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [64],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [63],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [62],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [61],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [60],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [59],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [58],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [57],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [56],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [55],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [54],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [53],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [52],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [51],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [50],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [49],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [48],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [47],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [46],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [45],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [44],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [43],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [42],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [41],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [40],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [39],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [38],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [37],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [36],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [35],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [34],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [33],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [32],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [31],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [30],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [29],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [28],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [27],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [26],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [25],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [24],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [23],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [22],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [21],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [20],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [19],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [18],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [17],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [16],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [15],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [14],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [13],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [12],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [10],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [9],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [8],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [7],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [6],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [0]}),
	.afiseqbusy({gnd,gnd}),
	.afiwlat({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [0]}),
	.bondingin1({gnd,gnd,gnd,gnd}),
	.bondingin2({gnd,gnd,gnd,gnd,gnd,gnd}),
	.bondingin3({gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata0({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata1({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata2({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata3({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata4({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata5({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstwrdata0({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.iavstwrdata1({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.iavstwrdata2({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.iavstwrdata3({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.localdeeppowerdnchip({gnd,gnd}),
	.localrefreshchip({gnd,gnd}),
	.localselfrfshchip({gnd,gnd}),
	.mmraddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.mmrburstcount({gnd,vcc}),
	.mmrwdata({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.scaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.scburstcount({gnd,gnd}),
	.scwdata({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.aficasn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cas_n [0]),
	.afirasn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ras_n [0]),
	.afirstn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rst_n [0]),
	.afiwen(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_we_n [0]),
	.csrdout(),
	.ctlcalreq(),
	.ctlinitreq(),
	.localdeeppowerdnack(),
	.localinitdone(),
	.localpowerdownack(),
	.localrefreshack(),
	.localselfrfshack(),
	.localstsctlempty(),
	.mmrrdatavalid(),
	.mmrwaitrequest(),
	.oammready0(),
	.oammready1(),
	.oammready2(),
	.oammready3(),
	.oammready4(),
	.oammready5(),
	.ordavstvalid0(),
	.ordavstvalid1(),
	.ordavstvalid2(),
	.ordavstvalid3(),
	.owrackavstdata0(),
	.owrackavstdata1(),
	.owrackavstdata2(),
	.owrackavstdata3(),
	.owrackavstdata4(),
	.owrackavstdata5(),
	.owrackavstvalid0(),
	.owrackavstvalid1(),
	.owrackavstvalid2(),
	.owrackavstvalid3(),
	.owrackavstvalid4(),
	.owrackavstvalid5(),
	.scrdatavalid(),
	.scwaitrequest(),
	.afiaddr(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus ),
	.afiba(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus ),
	.aficke(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus ),
	.aficsn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus ),
	.afictllongidle(),
	.afictlrefreshdone(),
	.afidm(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus ),
	.afidqsburst(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus ),
	.afiodt(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus ),
	.afirdataen(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus ),
	.afirdataenfull(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus ),
	.afiwdata(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus ),
	.afiwdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus ),
	.bondingout1(),
	.bondingout2(),
	.bondingout3(),
	.cfgaddlat(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus ),
	.cfgbankaddrwidth(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus ),
	.cfgcaswrlat(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus ),
	.cfgcoladdrwidth(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus ),
	.cfgcsaddrwidth(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus ),
	.cfgdevicewidth(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus ),
	.cfginterfacewidth(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus ),
	.cfgrowaddrwidth(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus ),
	.cfgtcl(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus ),
	.cfgtmrd(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus ),
	.cfgtrefi(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus ),
	.cfgtrfc(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus ),
	.cfgtwr(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus ),
	.ctlcalbytelaneseln(),
	.ctlmemclkdisable(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus ),
	.dramconfig(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus ),
	.mmrrdata(),
	.ordavstdata0(),
	.ordavstdata1(),
	.ordavstdata2(),
	.ordavstdata3(),
	.scrdata());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_one_mask = 64'b0000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_one_match = 64'b0000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_one_reset = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_zero_mask = 64'b0000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_zero_match = 64'b0000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_zero_reset = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_debug_select_byte = 32'b00000000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_static_config_valid = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_0 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_1 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_2 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_3 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_4 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_5 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cal_req = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_burst_length = "bl_8";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_interface_width = "dwidth_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_self_rfsh_exit_cycles = "self_rfsh_exit_cycles_512";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_starve_limit = "starve_limit_10";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_type = "ddr3";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .clr_intr = "no_clr_intr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_0 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_1 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_2 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_3 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_4 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_5 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport0_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport0_rfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport0_type = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport0_wfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport1_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport1_rfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport1_type = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport1_wfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport2_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport2_rfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport2_type = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport2_wfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport3_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport3_rfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport3_type = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport3_wfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport4_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport4_rfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport4_type = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport4_wfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport5_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport5_rfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport5_type = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport5_wfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_addr_order = "chip_row_bank_col";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_ecc_enabled = "ctl_ecc_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_ecc_rmw_enabled = "ctl_ecc_rmw_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_regdimm_enabled = "regdimm_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_usr_refresh = "ctl_usr_refresh_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctrl_width = "data_width_64_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_0 = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_1 = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_2 = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_3 = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_4 = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_5 = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .delay_bonding = "bonding_latency_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .dfx_bypass_enable = "dfx_bypass_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .disable_merging = "merging_enabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ecc_dq_width = "ecc_dq_width_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_atpg = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_0 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_1 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_2 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_3 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_4 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_5 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_wrapback = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_burst_interrupt = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_burst_terminate = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_dqs_tracking = "enabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_ecc_code_overwrites = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_fast_exit_ppd = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_intr = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_no_dm = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_pipelineglobal = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_act_to_act = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_act_to_act_diff_bank = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_act_to_pch = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_act_to_rdwr = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_arf_period = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_arf_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_four_act_to_act = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_pch_all_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_pch_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_pdn_period = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_pdn_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_ap_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_pch = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_rd = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_rd_diff_chip = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_wr = 2;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_wr_bc = 2;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_wr_diff_chip = 2;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_srf_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_srf_to_zq_cal = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_ap_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_pch = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_rd = 3;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_rd_bc = 3;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_rd_diff_chip = 3;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_wr = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_wr_diff_chip = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .gen_dbe = "gen_dbe_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .gen_sbe = "gen_sbe_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .inc_sync = "fifo_set_2";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .local_if_cs_width = "addr_width_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mask_corr_dropped_intr = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mask_dbe_intr = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mask_sbe_intr = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_auto_pd_cycles = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_clk_entry_cycles = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_al = "al_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_bankaddr_width = "addr_width_3";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_burstlength = "mem_if_burstlength_8";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_coladdr_width = "addr_width_10";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_cs_per_rank = "mem_if_cs_per_rank_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_cs_width = "mem_if_cs_width_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_dq_per_chip = "mem_if_dq_per_chip_8";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_dqs_width = "dqs_width_4";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_dwidth = "mem_if_dwidth_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_memtype = "ddr3_sdram";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_rowaddr_width = "addr_width_15";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_speedbin = "ddr3_1600_8_8_8";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tccd = "tccd_4";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tcl = "tcl_7";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tcwl = "tcwl_6";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tfaw = "tfaw_12";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tmrd = "tmrd_4";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tras = "tras_13";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trc = "trc_17";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trcd = "trcd_5";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trefi = 2101;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trfc = 23;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trp = "trp_5";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trrd = "trrd_3";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trtp = "trtp_3";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_twr = "twr_5";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_twtr = "twtr_2";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mmr_cfg_mem_bl = "mp_bl_8";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .output_regd = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .pdn_exit_cycles = "slow_exit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port0_width = "port_32_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port1_width = "port_32_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port2_width = "port_32_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port3_width = "port_32_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port4_width = "port_32_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port5_width = "port_32_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .power_saving_exit_cycles = 5;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_remap = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_0 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_1 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_2 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_3 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_4 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_5 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_6 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_7 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_0 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_1 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_2 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_3 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_4 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_5 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_0 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_1 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_2 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_3 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_4 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_5 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_fifo_in_use_0 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_fifo_in_use_1 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_fifo_in_use_2 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_fifo_in_use_3 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_0 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_1 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_2 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_3 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_4 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_5 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .read_odt_chip = "odt_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .reorder_data = "data_reordering";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rfifo0_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rfifo1_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rfifo2_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rfifo3_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .single_ready_0 = "concatenate_rdy";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .single_ready_1 = "concatenate_rdy";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .single_ready_2 = "concatenate_rdy";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .single_ready_3 = "concatenate_rdy";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_0 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_1 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_2 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_3 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_4 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_5 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_6 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_7 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_0 = "asynchronous";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_1 = "asynchronous";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_2 = "asynchronous";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_3 = "asynchronous";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_4 = "asynchronous";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_5 = "asynchronous";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .test_mode = "normal_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_0 = "threshold_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_1 = "threshold_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_2 = "threshold_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_3 = "threshold_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_4 = "threshold_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_5 = "threshold_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_0 = "threshold_16";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_1 = "threshold_16";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_2 = "threshold_16";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_3 = "threshold_16";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_4 = "threshold_16";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_5 = "threshold_16";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .use_almost_empty_0 = "empty";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .use_almost_empty_1 = "empty";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .use_almost_empty_2 = "empty";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .use_almost_empty_3 = "empty";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_ecc_en = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_0 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_1 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_2 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_3 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_4 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_5 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo0_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo0_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo1_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo1_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo2_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo2_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo3_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo3_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_0 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_1 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_2 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_3 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_4 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_5 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_fifo_in_use_0 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_fifo_in_use_1 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_fifo_in_use_2 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_fifo_in_use_3 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_0 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_1 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_2 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_3 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_4 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_5 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .write_odt_chip = "write_chip0_odt0_chip1";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y43_N4
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y43_N9
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .physical_clock_source = "hr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_phasectrlin = "false";
// synopsys translate_on

// Location: IOCONFIG_X68_Y43_N40
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y46_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y45_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in (
	.i(HPS_DDR3_DQS_P[0]),
	.ibar(HPS_DDR3_DQS_N[0]),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .differential_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y46_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in (
	.i(HPS_DDR3_DQ[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y46_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y46_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y46_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y43_N39
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y46_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y46_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in (
	.i(HPS_DDR3_DQ[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y46_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y46_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y46_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y43_N41
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y46_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y46_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in (
	.i(HPS_DDR3_DQ[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y46_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y46_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y46_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y43_N38
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y45_N70
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y45_N55
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in (
	.i(HPS_DDR3_DQ[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y45_N67
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y45_N68
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y45_N69
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y43_N32
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y44_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y44_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in (
	.i(HPS_DDR3_DQ[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y44_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y44_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y44_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y43_N31
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y44_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y44_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in (
	.i(HPS_DDR3_DQ[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y44_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y44_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y44_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y43_N33
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y44_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y44_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in (
	.i(HPS_DDR3_DQ[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y44_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y44_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y44_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y43_N30
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y43_N110
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y43_N95
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in (
	.i(HPS_DDR3_DQ[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y43_N107
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y43_N108
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y43_N109
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y36_N4
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y36_N9
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .physical_clock_source = "hr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_phasectrlin = "false";
// synopsys translate_on

// Location: IOCONFIG_X68_Y36_N40
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y39_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y38_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in (
	.i(HPS_DDR3_DQS_P[1]),
	.ibar(HPS_DDR3_DQS_N[1]),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .differential_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y39_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in (
	.i(HPS_DDR3_DQ[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y39_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y39_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y39_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y36_N39
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y39_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y39_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in (
	.i(HPS_DDR3_DQ[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y39_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y39_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y39_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y36_N41
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y39_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y39_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in (
	.i(HPS_DDR3_DQ[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y39_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y39_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y39_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y36_N38
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y38_N70
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y38_N55
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in (
	.i(HPS_DDR3_DQ[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y38_N67
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y38_N68
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y38_N69
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y36_N32
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y37_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y37_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in (
	.i(HPS_DDR3_DQ[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y37_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y37_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y37_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y36_N31
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y37_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y37_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in (
	.i(HPS_DDR3_DQ[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y37_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y37_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y37_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y36_N33
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y37_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y37_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in (
	.i(HPS_DDR3_DQ[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y37_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y37_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y37_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y36_N30
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y36_N110
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y36_N95
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in (
	.i(HPS_DDR3_DQ[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y36_N107
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y36_N108
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y36_N109
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X68_Y21_N4
cyclonev_leveling_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs (
	.clkin(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y29_N4
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X68_Y21_N6
cyclonev_leveling_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr (
	.clkin(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.delayctrlin(7'b0000000),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr .physical_clock_source = "hr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y29_N9
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .physical_clock_source = "hr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_phasectrlin = "false";
// synopsys translate_on

// Location: IOCONFIG_X68_Y29_N40
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y32_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y31_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in (
	.i(HPS_DDR3_DQS_P[2]),
	.ibar(HPS_DDR3_DQS_N[2]),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .differential_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y32_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in (
	.i(HPS_DDR3_DQ[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y32_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y32_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y32_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y29_N39
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y32_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y32_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in (
	.i(HPS_DDR3_DQ[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y32_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y32_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y32_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y29_N41
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y32_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y32_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in (
	.i(HPS_DDR3_DQ[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y32_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y32_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y32_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y29_N38
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y31_N70
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y31_N55
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in (
	.i(HPS_DDR3_DQ[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y31_N67
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y31_N68
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y31_N69
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y29_N32
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y30_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y30_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in (
	.i(HPS_DDR3_DQ[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y30_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y30_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y30_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y29_N31
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y30_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y30_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in (
	.i(HPS_DDR3_DQ[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y30_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y30_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y30_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y29_N33
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y30_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y30_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in (
	.i(HPS_DDR3_DQ[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y30_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y30_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y30_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y29_N30
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y29_N110
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y29_N95
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in (
	.i(HPS_DDR3_DQ[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y29_N107
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y29_N108
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y29_N109
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y22_N4
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y22_N9
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .physical_clock_source = "hr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_phasectrlin = "false";
// synopsys translate_on

// Location: IOCONFIG_X68_Y22_N40
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y25_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y24_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in (
	.i(HPS_DDR3_DQS_P[3]),
	.ibar(HPS_DDR3_DQS_N[3]),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .differential_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y25_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in (
	.i(HPS_DDR3_DQ[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y25_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y25_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y25_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y22_N39
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y25_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y25_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in (
	.i(HPS_DDR3_DQ[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y25_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y25_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y25_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y22_N41
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y25_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y25_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in (
	.i(HPS_DDR3_DQ[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y25_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y25_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y25_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y22_N38
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y24_N70
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y24_N55
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in (
	.i(HPS_DDR3_DQ[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y24_N67
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y24_N68
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y24_N69
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y22_N32
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y23_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y23_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in (
	.i(HPS_DDR3_DQ[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y23_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y23_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y23_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y22_N31
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y23_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y23_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in (
	.i(HPS_DDR3_DQ[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y23_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y23_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y23_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y22_N33
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y23_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y23_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in (
	.i(HPS_DDR3_DQ[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y23_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y23_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y23_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y22_N30
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X68_Y22_N110
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ));

// Location: IOIBUF_X68_Y22_N95
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in (
	.i(HPS_DDR3_DQ[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y22_N107
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X68_Y22_N108
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X68_Y22_N109
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: MEMPHY_X68_Y60_N112
cyclonev_mem_phy \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst (
	.aficasn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cas_n [0]),
	.afimemclkdisable(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable [0]),
	.afirasn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ras_n [0]),
	.afirstn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rst_n [0]),
	.afiwen(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_we_n [0]),
	.avlread(gnd),
	.avlresetn(gnd),
	.avlwrite(gnd),
	.globalresetn(gnd),
	.iointcasnaclr(gnd),
	.iointrasnaclr(gnd),
	.iointresetnaclr(gnd),
	.iointwenaclr(gnd),
	.plladdrcmdclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]),
	.pllaficlk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]),
	.pllavlclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [0]),
	.plllocked(gnd),
	.scanen(gnd),
	.softresetn(gnd),
	.afiaddr({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [19],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [18],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [17],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [16],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [15],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [14],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [13],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [12],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [11],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [10],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [9],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [8],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [6],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [5],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [0]}),
	.afiba({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [0]}),
	.aficke({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke [0]}),
	.aficsn({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n [0]}),
	.afidm({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [9],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [8],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [6],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [5],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [0]}),
	.afidqsburst({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [0]}),
	.afiodt({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt [0]}),
	.afirdataen({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [0]}),
	.afirdataenfull({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [0]}),
	.afiwdata({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [79],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [78],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [77],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [76],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [75],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [74],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [73],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [72],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [71],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [70],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [69],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [68],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [67],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [66],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [65],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [64],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [63],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [62],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [61],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [60],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [59],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [58],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [57],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [56],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [55],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [54],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [53],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [52],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [51],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [50],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [49],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [48],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [47],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [46],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [45],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [44],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [43],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [42],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [41],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [40],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [39],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [38],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [37],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [36],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [35],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [34],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [33],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [32],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [31],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [30],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [29],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [28],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [27],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [26],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [25],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [24],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [23],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [22],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [21],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [20],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [19],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [18],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [17],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [16],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [15],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [14],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [13],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [12],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [11],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [10],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [9],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [8],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [6],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [5],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [0]}),
	.afiwdatavalid({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [0]}),
	.avladdress({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.avlwritedata({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfgaddlat({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [0]}),
	.cfgbankaddrwidth({gnd,gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [0]}),
	.cfgcaswrlat({gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [0]}),
	.cfgcoladdrwidth({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [0]}),
	.cfgcsaddrwidth({gnd,gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [0]}),
	.cfgdevicewidth({gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [0]}),
	.cfgdramconfig({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [20],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [19],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [18],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [17],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [16],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [15],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [14],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [13],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [12],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [11],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [10],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [9],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [8],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [6],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [5],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [0]}),
	.cfginterfacewidth({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [6],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [5],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [0]}),
	.cfgrowaddrwidth({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [0]}),
	.cfgtcl({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [0]}),
	.cfgtmrd({gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [0]}),
	.cfgtrefi({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [12],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [11],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [10],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [9],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [8],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [6],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [5],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [0]}),
	.cfgtrfc({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [6],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [5],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [0]}),
	.cfgtwr({gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [0]}),
	.ddiophydqdin({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0],gnd,gnd,gnd,gnd,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0],gnd,gnd,gnd,gnd,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0],gnd,gnd,gnd,gnd,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0]}),
	.ddiophydqslogicrdatavalid({vcc,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid }),
	.iointaddraclr(16'b0000000000000000),
	.iointaddrdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointbaaclr(3'b000),
	.iointbadout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointcasndout({gnd,gnd,gnd,gnd}),
	.iointckdout({gnd,gnd,gnd,gnd}),
	.iointckeaclr(2'b00),
	.iointckedout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointckndout({gnd,gnd,gnd,gnd}),
	.iointcsnaclr(2'b00),
	.iointcsndout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdmdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqoe({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.iointdqsbdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqsboe({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqsdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicaclrfifoctrl(5'b00000),
	.iointdqslogicaclrpstamble(5'b00000),
	.iointdqslogicdqsena({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicfiforeset({gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicincrdataen({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicincwrptr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicoct({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicreadlatency({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqsoe({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointodtaclr(2'b00),
	.iointodtdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointrasndout({gnd,gnd,gnd,gnd}),
	.iointresetndout({gnd,gnd,gnd,gnd}),
	.iointwendout({gnd,gnd,gnd,gnd}),
	.aficalfail(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail ),
	.aficalsuccess(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success ),
	.afirdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid [0]),
	.avlwaitrequest(),
	.ctlresetn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n ),
	.iointaficalfail(),
	.iointaficalsuccess(),
	.phyddiocasnaclr(),
	.phyddiorasnaclr(),
	.phyddioresetnaclr(),
	.phyddiowenaclr(),
	.phyresetn(),
	.afirdata(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus ),
	.afirlat(),
	.afiwlat(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus ),
	.avlreaddata(),
	.iointafirlat(),
	.iointafiwlat(),
	.iointdqdin(),
	.iointdqslogicrdatavalid(),
	.phyddioaddraclr(),
	.phyddioaddrdout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus ),
	.phyddiobaaclr(),
	.phyddiobadout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus ),
	.phyddiocasndout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus ),
	.phyddiockdout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus ),
	.phyddiockeaclr(),
	.phyddiockedout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus ),
	.phyddiockndout(),
	.phyddiocsnaclr(),
	.phyddiocsndout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus ),
	.phyddiodmdout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus ),
	.phyddiodqdout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus ),
	.phyddiodqoe(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus ),
	.phyddiodqsbdout(),
	.phyddiodqsboe(),
	.phyddiodqsdout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus ),
	.phyddiodqslogicaclrfifoctrl(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus ),
	.phyddiodqslogicaclrpstamble(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus ),
	.phyddiodqslogicdqsena(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus ),
	.phyddiodqslogicfiforeset(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus ),
	.phyddiodqslogicincrdataen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus ),
	.phyddiodqslogicincwrptr(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus ),
	.phyddiodqslogicoct(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus ),
	.phyddiodqslogicreadlatency(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus ),
	.phyddiodqsoe(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus ),
	.phyddioodtaclr(),
	.phyddioodtdout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus ),
	.phyddiorasndout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus ),
	.phyddioresetndout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus ),
	.phyddiowendout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_ac_ddr_disable = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_atpg_en = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_csr_pipelineglobalenable = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_datapath_ac_delay = "one_and_half_cycles";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_datapath_delay = "one_cycle";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_reset_delay_en = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_use_hphy = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_wrap_back_en = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .m_hphy_ac_rom_content = 1200'b100000011100000000000000000000100000011110000000000000000000010000000010000000001000110001010000000010000000001100110000010000000010010000000001000100010000000010100000000000001000010000000010110000000000000000010000001110000000010000000000010000000010000000001001001001010000000010000000001011001000010000000010100000000000100100010000000010010000000000010000010000000010110000000000000000110000011110000000000000000000111000011110000000000000000000110000011110000000000000000000010000011010000000000000000000010000011010110000000000000000010000001010000000010000000000010000010010000000000000000000011100100110000000000000000000011100100110110000000000000000011100100110000000000000001000011100100110110000000000001000111000111110000000000000000000111100111110000000000000000000111000011110000000000000000000011000000110000000000000000000011000100110000000000000000000010011010110000000000000000000010011010110110000000000000000010011010110000000000000001000010011010110110000000000001000110011011110000000000000000000010000010110000000000000001000010000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .m_hphy_ac_rom_init_file = "hps_ac_rom.hex";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .m_hphy_inst_rom_content = 2560'b1000000000000000000010000000011010000000000010000001100000000000100000100000000000001000001010000000000010000011000000000000100000111000000000001000000100000000000010000100100000000000100001010000000000001000010110000000000010000110000000000000100001000000000000000000100000000000000010000110100000000000000010001000000000001010011010000000100000000110100000000000000010010000000010000000011010000000000000001001100000000000101001101000000000001000011010000000100000000110100000000000000010110110100000001100110011101000000000001010111010000000100011001110100000000000101110001000000011101100100010000000000010100000100000001010110010001000100000000110100000000000110011100000000000001100110110000000000011100111000000000000000011000000000000100000110011100000001000001100111000000010000011001110000000100000110011100000000000001101000000000000000001101000000000000000011010000000000000000110100000000000000001101000000001100000111010000000011000010000100000000110000100001000000001100001000010000000000010100110100000000000100001101000000010000000011010000000000011001110000000000000110011011000000000001110011100000000000000001100000000000011000011001110000000110000110011100000001100001100111000000011000011001110000000000000110100000000000000000110100000000000000001101000000000000000011010000000000000000110100000000111000011101000000001110001000010000000011100010000100000000111000100001000000000001010011010000000000010000110100000001000000001101000000000000001000101011000000000000110110110001000000001101000000000000001000101101000000000000111111010000000000001111110100000001000011111101000010000001111111010000100000100001110100001000001000011101000010000010000111010000000000100010110100000000000011111101000000000000111111010000000101001111110100010000000011010000000010000001110100010000100000100001000100001000001000010001000010000010000100010000100000011110110100001000001000011101000010000010000111010000100000100001110100000001010011010000000010000001111111010000100000100001110100001000001000011101000010000010000111010000100000100000000100001000001000010001000010000010000100010000100000100001000100000000001000100000000000011000110100000000000100001101000000000001110011010000000100000000110100000000000000000000000000000001000000000000000000010100000000000000000110000000000000010000000000000000000000000000000100000000000100000001000000000001010000010000000000011000000100000001000000000001000000000001001000110000000000010000110100000000000101001101000000010000000011010000000010000001111000010001000000001101000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .m_hphy_inst_rom_init_file = "hps_inst_rom.hex";
// synopsys translate_on

// Location: DQSCONFIG_X68_Y22_N26
cyclonev_dqs_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.postamblephaseinvert(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqshalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.enadqsenablephasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ),
	.postamblephasesetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ),
	.dqsbusoutdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ),
	.octdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ),
	.dqsenablegatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ),
	.dqsenableungatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ));

// Location: DDIOOUT_X68_Y22_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LFIFO_X68_Y22_N25
cyclonev_lfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo (
	.rdataen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.rdataenfull(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [3]),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.rdlatency({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [19],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [18],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [17],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [16],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [15]}),
	.rdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ),
	.rden(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.octlfifo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo .oct_lfifo_enable = -1;
// synopsys translate_on

// Location: DQSCONFIG_X68_Y29_N26
cyclonev_dqs_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.postamblephaseinvert(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqshalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.enadqsenablephasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ),
	.postamblephasesetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ),
	.dqsbusoutdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ),
	.octdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ),
	.dqsenablegatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ),
	.dqsenableungatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ));

// Location: DDIOOUT_X68_Y29_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [5]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LFIFO_X68_Y29_N25
cyclonev_lfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo (
	.rdataen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.rdataenfull(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [2]),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.rdlatency({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [14],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [13],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [12],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [10]}),
	.rdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ),
	.rden(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.octlfifo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo .oct_lfifo_enable = -1;
// synopsys translate_on

// Location: DQSCONFIG_X68_Y36_N26
cyclonev_dqs_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.postamblephaseinvert(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqshalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.enadqsenablephasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ),
	.postamblephasesetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ),
	.dqsbusoutdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ),
	.octdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ),
	.dqsenablegatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ),
	.dqsenableungatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ));

// Location: DDIOOUT_X68_Y36_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LFIFO_X68_Y36_N25
cyclonev_lfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo (
	.rdataen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.rdataenfull(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [1]),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.rdlatency({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [9],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [8],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [7],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [6],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [5]}),
	.rdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ),
	.rden(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.octlfifo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo .oct_lfifo_enable = -1;
// synopsys translate_on

// Location: DQSCONFIG_X68_Y43_N26
cyclonev_dqs_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.postamblephaseinvert(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqshalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.enadqsenablephasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ),
	.postamblephasesetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ),
	.dqsbusoutdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ),
	.octdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ),
	.dqsenablegatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ),
	.dqsenableungatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ));

// Location: DDIOOUT_X68_Y43_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [1]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LFIFO_X68_Y43_N25
cyclonev_lfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo (
	.rdataen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.rdataenfull(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [0]),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.rdlatency({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [4],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [0]}),
	.rdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ),
	.rden(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.octlfifo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo .oct_lfifo_enable = -1;
// synopsys translate_on

// Location: DDIOOUT_X68_Y22_N15
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y22_N14
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y22_N5
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p (
	.phaseinvertctrl(gnd),
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .physical_clock_source = "pst_0p";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_phasectrlin = "false";
// synopsys translate_on

// Location: VFIFO_X68_Y22_N20
cyclonev_vfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo (
	.incwrptr(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.qvldin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.rdclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [3]),
	.wrclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.qvldreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ));

// Location: CLKPHASESELECT_X68_Y22_N6
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst (
	.phaseinvertctrl(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] }),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .invert_phase = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .physical_clock_source = "pst";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_phasectrlin = "true";
// synopsys translate_on

// Location: DQSENABLECTRL_X68_Y22_N16
cyclonev_dqs_enable_ctrl \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl (
	.rstn(gnd),
	.dqsenablein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ),
	.zerophaseclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.enaphasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.levelingclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ),
	.dqsenableout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .add_phase_transfer_reg = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .delay_dqs_enable = "one_and_half_cycle";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y22_N17
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y22_N18
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DQSDELAYCHAIN_X68_Y22_N21
cyclonev_dqs_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain (
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ),
	.dqsenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ),
	.dqsdisablen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ),
	.dqsupdateen(gnd),
	.testin(gnd),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.dqsbusout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_ctrl_latches_enable = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_bypass = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_test_mode = "off";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_input_frequency = "0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_phase_shift = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y22_N22
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y22_N23
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y29_N15
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [5]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y29_N14
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [5]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y29_N5
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p (
	.phaseinvertctrl(gnd),
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .physical_clock_source = "pst_0p";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_phasectrlin = "false";
// synopsys translate_on

// Location: VFIFO_X68_Y29_N20
cyclonev_vfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo (
	.incwrptr(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.qvldin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.rdclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [2]),
	.wrclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.qvldreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ));

// Location: CLKPHASESELECT_X68_Y29_N6
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst (
	.phaseinvertctrl(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] }),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .invert_phase = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .physical_clock_source = "pst";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_phasectrlin = "true";
// synopsys translate_on

// Location: DQSENABLECTRL_X68_Y29_N16
cyclonev_dqs_enable_ctrl \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl (
	.rstn(gnd),
	.dqsenablein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ),
	.zerophaseclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.enaphasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.levelingclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ),
	.dqsenableout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .add_phase_transfer_reg = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .delay_dqs_enable = "one_and_half_cycle";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y29_N17
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y29_N18
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DQSDELAYCHAIN_X68_Y29_N21
cyclonev_dqs_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain (
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ),
	.dqsenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ),
	.dqsdisablen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ),
	.dqsupdateen(gnd),
	.testin(gnd),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.dqsbusout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_ctrl_latches_enable = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_bypass = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_test_mode = "off";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_input_frequency = "0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_phase_shift = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y29_N22
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y29_N23
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [5]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y36_N15
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y36_N14
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y36_N5
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p (
	.phaseinvertctrl(gnd),
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .physical_clock_source = "pst_0p";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_phasectrlin = "false";
// synopsys translate_on

// Location: VFIFO_X68_Y36_N20
cyclonev_vfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo (
	.incwrptr(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.qvldin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.rdclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [1]),
	.wrclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.qvldreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ));

// Location: CLKPHASESELECT_X68_Y36_N6
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst (
	.phaseinvertctrl(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] }),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .invert_phase = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .physical_clock_source = "pst";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_phasectrlin = "true";
// synopsys translate_on

// Location: DQSENABLECTRL_X68_Y36_N16
cyclonev_dqs_enable_ctrl \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl (
	.rstn(gnd),
	.dqsenablein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ),
	.zerophaseclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.enaphasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.levelingclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ),
	.dqsenableout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .add_phase_transfer_reg = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .delay_dqs_enable = "one_and_half_cycle";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y36_N17
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y36_N18
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DQSDELAYCHAIN_X68_Y36_N21
cyclonev_dqs_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain (
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ),
	.dqsenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ),
	.dqsdisablen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ),
	.dqsupdateen(gnd),
	.testin(gnd),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.dqsbusout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_ctrl_latches_enable = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_bypass = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_test_mode = "off";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_input_frequency = "0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_phase_shift = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y36_N22
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y36_N23
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y43_N15
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [1]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y43_N14
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [1]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y43_N5
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p (
	.phaseinvertctrl(gnd),
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .physical_clock_source = "pst_0p";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_phasectrlin = "false";
// synopsys translate_on

// Location: VFIFO_X68_Y43_N20
cyclonev_vfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo (
	.incwrptr(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.qvldin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.rdclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [0]),
	.wrclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.qvldreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ));

// Location: CLKPHASESELECT_X68_Y43_N6
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst (
	.phaseinvertctrl(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] }),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .invert_phase = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .physical_clock_source = "pst";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_phasectrlin = "true";
// synopsys translate_on

// Location: DQSENABLECTRL_X68_Y43_N16
cyclonev_dqs_enable_ctrl \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl (
	.rstn(gnd),
	.dqsenablein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ),
	.zerophaseclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.enaphasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.levelingclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ),
	.dqsenableout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .add_phase_transfer_reg = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .delay_dqs_enable = "one_and_half_cycle";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y43_N17
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y43_N18
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DQSDELAYCHAIN_X68_Y43_N21
cyclonev_dqs_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain (
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ),
	.dqsenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ),
	.dqsdisablen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ),
	.dqsupdateen(gnd),
	.testin(gnd),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.dqsbusout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_ctrl_latches_enable = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_bypass = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_test_mode = "off";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_input_frequency = "0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_phase_shift = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y43_N22
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y43_N23
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [1]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y22_N29
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(),
	.padtoinputregisterdelaysetting());

// Location: DDIOOUT_X68_Y22_N85
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [15]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [13]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y22_N86
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [14]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [12]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X68_Y21_N5
cyclonev_leveling_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq (
	.clkin(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk ),
	.delayctrlin(7'b0000000),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .physical_clock_source = "dq";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y22_N8
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .physical_clock_source = "dq";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y22_N87
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y22_N89
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: IOIBUF_X68_Y60_N55
cyclonev_io_ibuf \HPS_DDR3_RZQ~input (
	.i(HPS_DDR3_RZQ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HPS_DDR3_RZQ~input_o ));
// synopsys translate_off
defparam \HPS_DDR3_RZQ~input .bus_hold = "false";
defparam \HPS_DDR3_RZQ~input .simulate_z_as = "z";
// synopsys translate_on

// Location: TERMINATION_X68_Y9_N3
cyclonev_termination \u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0 (
	.clkenusr(gnd),
	.clkusr(gnd),
	.enserusr(gnd),
	.nclrusr(gnd),
	.rzqin(\HPS_DDR3_RZQ~input_o ),
	.scanclk(gnd),
	.scanen(gnd),
	.scanin(gnd),
	.serdatafromcore(gnd),
	.serdatain(gnd),
	.otherenser(10'b0000000000),
	.clkusrdftout(\u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0~O_CLKUSRDFTOUT ),
	.compoutrdn(),
	.compoutrup(),
	.enserout(),
	.scanout(),
	.serdataout(\u0|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout [0]),
	.serdatatocore());

// Location: TERMINATIONLOGIC_X68_Y21_N7
cyclonev_termination_logic \HPS_DDR3_DM[2]~_s2p_logic_blk (
	.s2pload(gnd),
	.scanclk(gnd),
	.scanenable(gnd),
	.serdata(\u0|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout [0]),
	.enser(4'b0000),
	.parallelterminationcontrol(\HPS_DDR3_DM[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus ),
	.seriesterminationcontrol(\HPS_DDR3_DM[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus ));

// Location: IOCONFIG_X68_Y29_N29
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(),
	.padtoinputregisterdelaysetting());

// Location: DDIOOUT_X68_Y29_N85
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [11]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [9]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y29_N86
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [10]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [8]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y29_N8
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .physical_clock_source = "dq";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y29_N87
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y29_N89
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: IOCONFIG_X68_Y36_N29
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(),
	.padtoinputregisterdelaysetting());

// Location: DDIOOUT_X68_Y36_N85
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [5]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y36_N86
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [6]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X68_Y49_N5
cyclonev_leveling_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq (
	.clkin(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk ),
	.delayctrlin(7'b0000000),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .physical_clock_source = "dq";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y36_N8
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .physical_clock_source = "dq";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y36_N87
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y36_N89
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: TERMINATIONLOGIC_X68_Y49_N7
cyclonev_termination_logic \HPS_DDR3_DM[0]~_s2p_logic_blk (
	.s2pload(gnd),
	.scanclk(gnd),
	.scanenable(gnd),
	.serdata(\u0|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout [0]),
	.enser(4'b0000),
	.parallelterminationcontrol(\HPS_DDR3_DM[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus ),
	.seriesterminationcontrol(\HPS_DDR3_DM[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus ));

// Location: IOCONFIG_X68_Y43_N29
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(),
	.padtoinputregisterdelaysetting());

// Location: DDIOOUT_X68_Y43_N85
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y43_N86
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y43_N8
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .physical_clock_source = "dq";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y43_N87
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y43_N89
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y51_N4
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source [0]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y53_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck [1]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source [0]),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source [0]),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source [0]),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: PSEUDODIFFOUT_X68_Y53_N6
cyclonev_pseudo_diff_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout [0]),
	.oein(gnd),
	.dtcin(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o [0]),
	.obar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar [0]),
	.oeout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout [0]),
	.oebout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout [0]),
	.dtc(),
	.dtcbar());

// Location: DDIOOUT_X68_Y46_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y46_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y46_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y46_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y46_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [1]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y46_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y46_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y43_N10
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [1]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y43_N11
cyclonev_ddio_oe \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe (
	.oe(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.octreadcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .disable_second_level_register = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .sync_mode = "none";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y43_N13
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y46_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [5]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y46_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [6]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y46_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y46_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y46_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [3]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y46_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y46_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y46_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [11]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [9]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y46_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [10]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [8]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y46_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y46_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y46_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [5]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y46_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y46_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y45_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [15]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [13]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y45_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [14]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [12]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y45_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y45_N66
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y45_N58
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [7]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y45_N59
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y45_N61
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y44_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [19]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [17]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y44_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [18]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [16]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y44_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y44_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y44_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [9]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [8]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y44_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y44_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y44_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [23]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [21]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y44_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [22]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [20]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y44_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y44_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y44_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [11]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [10]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y44_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y44_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y44_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [27]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [25]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y44_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [26]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [24]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y44_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y44_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y44_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [13]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [12]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y44_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y44_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y43_N102
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [31]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [29]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y43_N103
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [30]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [28]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y43_N104
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y43_N106
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y43_N98
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [15]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [14]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y43_N99
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y43_N101
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y39_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [39]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [37]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y39_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [38]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [36]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y39_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y39_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y39_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [19]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [18]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y39_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y39_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y36_N10
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y36_N11
cyclonev_ddio_oe \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe (
	.oe(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.octreadcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .disable_second_level_register = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .sync_mode = "none";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y36_N13
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y39_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [43]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [41]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y39_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [42]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [40]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y39_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y39_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y39_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [21]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [20]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y39_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y39_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y39_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [47]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [45]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y39_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [46]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [44]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y39_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y39_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y39_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [23]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [22]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y39_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y39_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y38_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [51]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [49]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y38_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [50]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [48]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y38_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y38_N66
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y38_N58
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [25]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [24]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y38_N59
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y38_N61
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y37_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [55]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [53]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y37_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [54]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [52]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y37_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y37_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y37_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [27]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [26]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y37_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y37_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y37_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [59]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [57]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y37_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [58]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [56]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y37_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y37_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y37_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [29]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [28]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y37_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y37_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y37_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [63]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [61]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y37_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [62]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [60]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y37_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y37_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y37_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [31]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [30]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y37_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y37_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y36_N102
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [67]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [65]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y36_N103
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [66]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [64]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y36_N104
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y36_N106
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y36_N98
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [33]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [32]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y36_N99
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y36_N101
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y32_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [75]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [73]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y32_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [74]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [72]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y32_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y32_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y32_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [37]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [36]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y32_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y32_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y29_N10
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [5]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y29_N11
cyclonev_ddio_oe \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe (
	.oe(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.octreadcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .disable_second_level_register = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .sync_mode = "none";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y29_N13
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y32_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [79]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [77]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y32_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [78]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [76]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y32_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y32_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y32_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [39]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [38]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y32_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y32_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y32_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [83]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [81]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y32_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [82]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [80]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y32_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y32_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y32_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [41]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [40]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y32_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y32_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y31_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [87]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [85]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y31_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [86]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [84]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y31_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y31_N66
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y31_N58
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [43]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [42]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y31_N59
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y31_N61
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y30_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [91]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [89]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y30_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [90]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [88]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y30_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y30_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y30_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [45]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [44]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y30_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y30_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y30_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [95]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [93]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y30_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [94]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [92]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y30_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y30_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y30_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [47]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [46]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y30_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y30_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y30_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [99]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [97]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y30_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [98]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [96]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y30_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y30_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y30_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [49]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [48]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y30_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y30_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y29_N102
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [103]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [101]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y29_N103
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [102]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [100]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y29_N104
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y29_N106
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y29_N98
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [51]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [50]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y29_N99
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y29_N101
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y25_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [111]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [109]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y25_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [110]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [108]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y25_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y25_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y25_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [55]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [54]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y25_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y25_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y22_N10
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y22_N11
cyclonev_ddio_oe \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe (
	.oe(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.octreadcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .disable_second_level_register = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .sync_mode = "none";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y22_N13
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y25_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [115]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [113]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y25_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [114]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [112]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y25_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y25_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y25_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [57]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [56]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y25_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y25_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y25_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [119]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [117]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y25_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [118]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [116]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y25_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y25_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y25_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [59]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [58]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y25_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y25_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y24_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [123]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [121]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y24_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [122]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [120]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y24_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y24_N66
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y24_N58
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [61]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [60]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y24_N59
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y24_N61
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y23_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [127]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [125]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y23_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [126]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [124]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y23_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y23_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y23_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [63]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [62]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y23_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y23_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y23_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [131]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [129]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y23_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [130]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [128]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y23_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y23_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y23_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [65]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [64]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y23_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y23_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y23_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [135]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [133]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y23_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [134]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [132]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y23_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y23_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y23_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [67]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [66]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y23_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y23_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y22_N102
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [139]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [137]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y22_N103
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [138]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [136]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y22_N104
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y22_N106
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y22_N98
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [69]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [68]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y22_N99
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y22_N101
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y45_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y45_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y45_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y43_N35
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting());

// Location: DELAYCHAIN_X68_Y45_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y45_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [1]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y45_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y45_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: PSEUDODIFFOUT_X68_Y45_N6
cyclonev_pseudo_diff_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ),
	.oein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ),
	.dtcin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.obar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oeout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.oebout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dtc(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.dtcbar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ));

// Location: DDIOOUT_X68_Y38_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [5]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y38_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [6]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y38_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y36_N35
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting());

// Location: DELAYCHAIN_X68_Y38_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y38_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [3]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y38_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y38_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: PSEUDODIFFOUT_X68_Y38_N6
cyclonev_pseudo_diff_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ),
	.oein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ),
	.dtcin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.obar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oeout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.oebout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dtc(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.dtcbar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ));

// Location: DDIOOUT_X68_Y31_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [11]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [9]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y31_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [10]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [8]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y31_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y29_N35
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting());

// Location: DELAYCHAIN_X68_Y31_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y31_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [5]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y31_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y31_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: PSEUDODIFFOUT_X68_Y31_N6
cyclonev_pseudo_diff_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ),
	.oein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ),
	.dtcin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.obar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oeout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.oebout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dtc(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.dtcbar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ));

// Location: DDIOOUT_X68_Y24_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [15]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [13]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y24_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [14]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [12]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y24_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X68_Y22_N35
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting());

// Location: DELAYCHAIN_X68_Y24_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X68_Y24_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [7]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X68_Y24_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X68_Y24_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: PSEUDODIFFOUT_X68_Y24_N6
cyclonev_pseudo_diff_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ),
	.oein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ),
	.dtcin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.obar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oeout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.oebout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dtc(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.dtcbar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ));

// Location: DDIOOUT_X68_Y51_N85
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y51_N86
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y51_N7
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y51_N87
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y51_N102
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [5]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y51_N103
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [6]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y51_N104
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [1]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y52_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [11]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [9]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y52_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [10]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [8]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y52_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [2]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y52_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [15]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [13]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y52_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [14]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [12]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y52_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [3]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y52_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [19]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [17]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y52_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [18]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [16]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y52_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [4]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y52_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [23]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [21]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y52_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [22]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [20]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y52_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [5]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y53_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [27]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [25]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y53_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [26]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [24]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y53_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [6]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y53_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [31]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [29]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y53_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [30]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [28]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y53_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [7]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y58_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [35]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [33]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y58_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [34]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [32]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y57_N7
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y58_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [8]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y58_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [39]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [37]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y58_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [38]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [36]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y58_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [9]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y58_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [43]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [41]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y58_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [42]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [40]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y58_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [10]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y58_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [47]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [45]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y58_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [46]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [44]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y58_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [11]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y59_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [51]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [49]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y59_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [50]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [48]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y59_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [12]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y59_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [55]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [53]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y59_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [54]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [52]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y59_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [13]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y60_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [59]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [57]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y60_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [58]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [56]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y60_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [14]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y54_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y54_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y54_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y54_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [5]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y54_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [6]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y54_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [1]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y54_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [11]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [9]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y54_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [10]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [8]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y54_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [2]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y57_N85
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y57_N86
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y57_N87
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [4]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y37_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y37_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y36_N7
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y37_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [1]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y59_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y59_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y59_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y45_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y45_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y43_N7
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y45_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [2]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y57_N102
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y57_N103
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y57_N104
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [3]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y31_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y31_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X68_Y29_N7
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y31_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y60_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X68_Y60_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X68_Y60_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [5]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clk~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pll_inst|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pll_inst|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "900.0 mhz";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 6000;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "600 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 18;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 18;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y0_N1
cyclonev_pll_output_counter \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 2;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 1;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "300.0 mhz";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 0;
// synopsys translate_on

// Location: CLKCTRL_G1
cyclonev_clkena \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N0
cyclonev_lcell_comb \hdmi_inst|tmds_serial_blue|i~0 (
// Equation(s):
// \hdmi_inst|tmds_serial_blue|i~0_combout  = ( !\hdmi_inst|tmds_serial_blue|i [3] & ( !\hdmi_inst|tmds_serial_blue|i [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_serial_blue|i [1]),
	.datad(gnd),
	.datae(!\hdmi_inst|tmds_serial_blue|i [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_serial_blue|i~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_blue|i~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_serial_blue|i~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \hdmi_inst|tmds_serial_blue|i~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N26
dffeas \hdmi_inst|tmds_serial_blue|i[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|tmds_serial_blue|i~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_serial_blue|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_blue|i[1] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_serial_blue|i[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N24
cyclonev_lcell_comb \hdmi_inst|tmds_serial_blue|Add2~1 (
// Equation(s):
// \hdmi_inst|tmds_serial_blue|Add2~1_combout  = !\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  $ (!\hdmi_inst|tmds_serial_blue|i [1])

	.dataa(gnd),
	.datab(!\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\hdmi_inst|tmds_serial_blue|i [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_serial_blue|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_blue|Add2~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_serial_blue|Add2~1 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \hdmi_inst|tmds_serial_blue|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N49
dffeas \hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|tmds_serial_blue|Add2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmi_inst|tmds_serial_blue|i [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N24
cyclonev_lcell_comb \hdmi_inst|tmds_serial_blue|Add2~0 (
// Equation(s):
// \hdmi_inst|tmds_serial_blue|Add2~0_combout  = ( \hdmi_inst|tmds_serial_blue|i [3] & ( \hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & ( !\hdmi_inst|tmds_serial_blue|i [1] ) ) ) # ( !\hdmi_inst|tmds_serial_blue|i [3] & ( 
// \hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & ( \hdmi_inst|tmds_serial_blue|i [1] ) ) ) # ( \hdmi_inst|tmds_serial_blue|i [3] & ( !\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_serial_blue|i [1]),
	.datad(gnd),
	.datae(!\hdmi_inst|tmds_serial_blue|i [3]),
	.dataf(!\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_serial_blue|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_blue|Add2~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_serial_blue|Add2~0 .lut_mask = 64'h0000FFFF0F0FF0F0;
defparam \hdmi_inst|tmds_serial_blue|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N26
dffeas \hdmi_inst|tmds_serial_blue|i[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_serial_blue|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmi_inst|tmds_serial_blue|i [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_serial_blue|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_blue|i[3] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_serial_blue|i[3] .power_up = "low";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y6_N1
cyclonev_pll_output_counter \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 8;
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 7;
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "60.0 mhz";
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 (
	.inclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire [1]),
	.ena(vcc),
	.outclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .clock_type = "global clock";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .disable_mode = "low";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_power_up = "high";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y3_N1
cyclonev_pll_output_counter \pll_inst|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN3 ),
	.tclk0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire [2]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll_inst|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll_inst|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll_inst|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 5;
defparam \pll_inst|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 5;
defparam \pll_inst|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll_inst|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "90.0 mhz";
defparam \pll_inst|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 3;
// synopsys translate_on

// Location: CLKCTRL_G2
cyclonev_clkena \pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0 (
	.inclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire [2]),
	.ena(vcc),
	.outclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0 .clock_type = "global clock";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0 .disable_mode = "low";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0 .ena_register_power_up = "high";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N0
cyclonev_lcell_comb \Add9~17 (
// Equation(s):
// \Add9~17_sumout  = SUM(( \y[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \Add9~18  = CARRY(( \y[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\y[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~17_sumout ),
	.cout(\Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \Add9~17 .extended_lut = "off";
defparam \Add9~17 .lut_mask = 64'h0000000000000F0F;
defparam \Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N51
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = ( \Equal7~1_combout  & ( (!st[0] & ((!st[2]) # ((\Equal7~0_combout  & st[1])))) ) ) # ( !\Equal7~1_combout  & ( (!st[0] & !st[2]) ) )

	.dataa(!\Equal7~0_combout ),
	.datab(!st[1]),
	.datac(!st[0]),
	.datad(!st[2]),
	.datae(gnd),
	.dataf(!\Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'hF000F000F010F010;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N30
cyclonev_lcell_comb \Add16~33 (
// Equation(s):
// \Add16~33_sumout  = SUM(( size[10] ) + ( VCC ) + ( !VCC ))
// \Add16~34  = CARRY(( size[10] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!size[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~33_sumout ),
	.cout(\Add16~34 ),
	.shareout());
// synopsys translate_off
defparam \Add16~33 .extended_lut = "off";
defparam \Add16~33 .lut_mask = 64'h0000000000003333;
defparam \Add16~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N30
cyclonev_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: HPSINTERFACECLOCKSRESETS_X32_Y50_N111
cyclonev_hps_interface_clocks_resets \u0|hps_0|fpga_interfaces|clocks_resets (
	.f2h_cold_rst_req_n(vcc),
	.f2h_dbg_rst_req_n(vcc),
	.f2h_pending_rst_ack(vcc),
	.f2h_periph_ref_clk(gnd),
	.f2h_sdram_ref_clk(gnd),
	.f2h_warm_rst_req_n(vcc),
	.ptp_ref_clk(gnd),
	.h2f_cold_rst_n(\u0|hps_0|fpga_interfaces|clocks_resets~h2f_cold_rst_n ),
	.h2f_pending_rst_req_n(),
	.h2f_rst_n(\u0|hps_0|fpga_interfaces|h2f_rst_n [0]),
	.h2f_user0_clk(),
	.h2f_user1_clk(),
	.h2f_user2_clk());
// synopsys translate_off
defparam \u0|hps_0|fpga_interfaces|clocks_resets .h2f_user0_clk_freq = 100;
defparam \u0|hps_0|fpga_interfaces|clocks_resets .h2f_user1_clk_freq = 100;
defparam \u0|hps_0|fpga_interfaces|clocks_resets .h2f_user2_clk_freq = 100;
// synopsys translate_on

// Location: CLKCTRL_G13
cyclonev_clkena \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 (
	.inclk(\u0|hps_0|fpga_interfaces|h2f_rst_n [0]),
	.ena(vcc),
	.outclk(\u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .clock_type = "global clock";
defparam \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .disable_mode = "low";
defparam \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .ena_register_power_up = "high";
defparam \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X21_Y26_N32
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N27
cyclonev_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N29
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N26
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(\u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y22_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload[0] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload [0] = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( 
// \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0] ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload[0] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload[0] .lut_mask = 64'h0000FFFF3333FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q  & 
// (((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4])))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0] & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4])))) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4] & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0])))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~1 .lut_mask = 64'h000B000BBB0BBB0B;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y22_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~1_combout  & ( (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout )))) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout )) # (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ))) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~1_combout  & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|WideOr1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|WideOr1 .lut_mask = 64'h11111111111F111F;
defparam \u0|mm_interconnect_0|cmd_mux_001|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N56
dffeas \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y22_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y22_N43
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  = ( \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~1_combout  & ( (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & 
// (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout )) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & 
// ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~1_combout  & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout )) ) ) ) # ( 
// \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~1_combout  & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .lut_mask = 64'h0000030300110313;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N23
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N14
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & (((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ) # 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1])) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]))) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( 
// ((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])))) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .lut_mask = 64'h07FF07FF070F070F;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N41
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q )) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .lut_mask = 64'h3333333330003000;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ) 
// # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0]))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0])))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0])))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~0 .lut_mask = 64'h1011000010115055;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~0_combout  & ( 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .lut_mask = 64'h0000000011001100;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N56
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout  = ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~combout  & ((((!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout )) # (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q 
// )) # (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ))) # (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~combout  & 
// (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & (((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ))))) ) ) # ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// (((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ))) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~combout ),
	.datag(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .extended_lut = "on";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .lut_mask = 64'h3FBF02AA00AA02AA;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N13
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N35
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0_combout  & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout  = ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]))) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q )) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 .lut_mask = 64'h00FF00FFFA0AFA0A;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N53
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N47
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2_combout  = ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// (((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3])))) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] $ 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3])))) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// (((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3])))) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] $ 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3])) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ))) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2 .lut_mask = 64'h23DF23DF20DC20DC;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N38
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1_combout  = ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [3] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ) # 
// ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ) # 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )) ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )) ) ) ) # ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ) # 
// ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2])) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q )))) ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2])) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ))))) ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1 .lut_mask = 64'h00B8FF740030FFFC;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout  = ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 .lut_mask = 64'h00A000A000000000;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3_combout  = ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout  & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// (((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5])))) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]))) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q )))) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout  & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// (((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5])))) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]))) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q )))) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3 .lut_mask = 64'h02FE02FECE32CE32;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N50
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N25
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4_combout  = ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout )) # (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]))) 
// # (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )))) ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout 
// )) ) ) ) # ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & ( ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout 
// ) # (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q )) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]) ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout )))) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & 
// (((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4 .lut_mask = 64'h038BFF770088FC74;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~combout  = ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3_combout  ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3_combout  & ( 
// (((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4_combout )) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1_combout )) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  = ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~combout ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~combout  & 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .lut_mask = 64'h000C000C0C0C0C0C;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N55
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  = ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  
// & ( (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0_combout  & !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q 
//  & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ))) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q  & (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0_combout )))) ) ) ) # ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q 
//  & ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .lut_mask = 64'h3F00FF0035005500;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout  = ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .lut_mask = 64'h0505050555555555;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N26
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|local_write (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|local_write~combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|local_write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|local_write .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|local_write .lut_mask = 64'h0000000000FF00FF;
defparam \u0|mm_interconnect_0|start_address_s1_agent|local_write .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N23
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~0_combout  = ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60] & (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & 
// \u0|mm_interconnect_0|start_address_s1_agent|WideOr0~0_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent|WideOr0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0101010100000000;
defparam \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y22_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~feeder (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N4
dffeas \u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|m0_write (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|m0_write~combout  = ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|start_address_s1_agent|local_write~combout  & 
// \u0|mm_interconnect_0|start_address_s1_agent|WideOr0~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent|local_write~combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent|WideOr0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|m0_write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|m0_write .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|m0_write .lut_mask = 64'h0505050500000000;
defparam \u0|mm_interconnect_0|start_address_s1_agent|m0_write .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter[0]~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [1] & ( (\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent|m0_write~combout ) # (\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [1] & ( 
// (\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q  & ((!\u0|mm_interconnect_0|start_address_s1_agent|m0_write~combout  & (\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~0_combout  & 
// !\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [0])) # (\u0|mm_interconnect_0|start_address_s1_agent|m0_write~combout  & ((\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [0]))))) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent|m0_write~combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter[0]~0 .lut_mask = 64'h1003100313131313;
defparam \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter~2_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter[0]~0_combout  & ( !\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter~2 .lut_mask = 64'h00000000FF00FF00;
defparam \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N59
dffeas \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter~1_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter[0]~0_combout  & ( !\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [0] $ 
// (!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [0]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter~1 .lut_mask = 64'h000000000FF00FF0;
defparam \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N17
dffeas \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [0] & ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent|WideOr0~0_combout ) # ((!\u0|mm_interconnect_0|start_address_s1_agent|local_write~combout  & (!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [1] & 
// \u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q ))) ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [0] & ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// ( (!\u0|mm_interconnect_0|start_address_s1_agent|WideOr0~0_combout ) # ((\u0|mm_interconnect_0|start_address_s1_agent|local_write~combout  & (!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [1] & 
// \u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent|local_write~combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [1]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent|WideOr0~0_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [0]),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0 .lut_mask = 64'hF0F4F0F800000000;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ( 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0_combout  ) ) # ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y25_N26
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N17
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][89] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][89]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][89] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][89] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N32
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y21_N23
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N29
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N26
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][92] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][92]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][92] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][92] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N20
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][94] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][94]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][94] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][94] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N47
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][95] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][95]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][95] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][95] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N56
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][97] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~17_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][97]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][97] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][97] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N41
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][98] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][98]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][98] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][98] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N41
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][99] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~19_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][99]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][99] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][99] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N59
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][59] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][59] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][59] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y22_N44
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout  = ( \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & \u0|hps_0|fpga_interfaces|h2f_lw_RREADY 
// [0]) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( \u0|hps_0|fpga_interfaces|h2f_lw_RREADY [0] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_RREADY [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0 .lut_mask = 64'h0F0F0F0F0C0C0C0C;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1_combout  = !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N51
cyclonev_lcell_comb \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N53
dffeas \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N50
dffeas \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N59
dffeas \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(\u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N19
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N50
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARVALID [0] & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q ) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4]))) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0] & ( 
// (\u0|hps_0|fpga_interfaces|h2f_lw_ARVALID [0] & ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4]) # (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q ))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARVALID [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0 .lut_mask = 64'h3232323231313131;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & 
// \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & (\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1])) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0 .lut_mask = 64'h00030003000F000F;
defparam \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y22_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter~1_combout  = ( \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter[1]~0_combout  & ( !\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [0] $ 
// (!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [0]),
	.datad(!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter~1 .lut_mask = 64'h000000000FF00FF0;
defparam \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y22_N16
dffeas \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|local_write (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|local_write~combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|local_write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|local_write .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|local_write .lut_mask = 64'h0000000000FF00FF;
defparam \u0|mm_interconnect_0|full_s1_agent|local_write .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout  = ( \u0|mm_interconnect_0|full_s1_agent|local_write~combout  & ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|full_s1_agent|WideOr0~0_combout ) # ((!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [1] & (\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [0]))) ) ) ) # ( !\u0|mm_interconnect_0|full_s1_agent|local_write~combout  & ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|full_s1_agent|WideOr0~0_combout ) # ((!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [1] & (\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q  & 
// \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [0]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [1]),
	.datab(!\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent|WideOr0~0_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [0]),
	.datae(!\u0|mm_interconnect_0|full_s1_agent|local_write~combout ),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0 .lut_mask = 64'hF0F2F2F000000000;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q  & \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .lut_mask = 64'h0C0C0C0C0C0F0C0F;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout )) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1 .lut_mask = 64'h000A000A0A0A0A0A;
defparam \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0_combout  = ( \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout  $ 
// (((!\u0|mm_interconnect_0|rsp_mux_001|src_payload [0]) # (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout  & ( 
// (!\u0|mm_interconnect_0|rsp_mux_001|src_payload [0] & (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout  & \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout )))) # (\u0|mm_interconnect_0|rsp_mux_001|src_payload [0] & 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout  $ (((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout ) # (!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ))))) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_mux_001|src_payload [0]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0 .lut_mask = 64'h111E111E1E1E1E1E;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N38
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [0] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [1] $ 
// (((\u0|mm_interconnect_0|rsp_mux_001|src_payload [0] & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [0] & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [1] $ (((!\u0|mm_interconnect_0|rsp_mux_001|src_payload [0]) # (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_mux_001|src_payload [0]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0 .lut_mask = 64'h11EE11EEEE11EE11;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N59
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted~combout  = ( \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout  & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout  & \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted .lut_mask = 64'h0505050555555555;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted~combout  ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted~combout  & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [0] & 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [1] & ((!\u0|mm_interconnect_0|rsp_mux_001|src_payload [0]) # (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout )))) ) ) ) # ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted~combout  & ( (!\u0|mm_interconnect_0|rsp_mux_001|src_payload [0]) # 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout ) # ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [0]) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [1]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_mux_001|src_payload [0]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count [1]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0 .lut_mask = 64'h0000FEFFE000FFFF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N20
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]~0_combout  = !\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N4
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARVALID [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~DUPLICATE_q ) 
// # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARVALID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 .lut_mask = 64'h00000000AF00AF00;
defparam \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]~0_combout  = ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout  & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q  & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout  & 
// ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0 .lut_mask = 64'h00FF00FF00AA00AA;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N49
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~3 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~3_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4] & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel [0])))) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4] & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel [0])))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel [0])))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~3 .lut_mask = 64'hDD0DDD0D88088808;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y22_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~3_combout  & ( (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & 
// (((\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~3_combout  & ( (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & 
// (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) ) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~3_combout  & ( (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & 
// (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~3_combout  & ( (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & 
// (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datac(!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .lut_mask = 64'h0003000300031113;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N2
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y22_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout  = ( \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg [0] & ( !\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0 .lut_mask = 64'h0000FFFF00000000;
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~1_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent|m0_write~combout  & ( (\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~0_combout  & 
// (\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q  & (!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [1] & !\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [0]))) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent|m0_write~combout  & ( (\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~0_combout  & (\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [1] & \u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [1]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent|m0_write~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0010001010001000;
defparam \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N40
dffeas \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|read~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|read~0_combout  = ( \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0_combout  & ( \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ) # (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][112]~q ) ) ) ) # ( \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0_combout  & ( 
// !\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0] & ((!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ) # 
// (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][112]~q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datae(!\u0|mm_interconnect_0|rsp_demux_001|WideOr0~0_combout ),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|read~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|read~0 .lut_mask = 64'h00000F0A0000FFAA;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y26_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~1_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0] & ( 
// !\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|read~0_combout  ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|read~0_combout  & \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1] & ( 
// !\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0] & ( !\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|read~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|read~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~1 .lut_mask = 64'h0000AAAA0A0AAAAA;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N13
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y26_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[0]~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0] & ( \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1] ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0] & ( \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|read~0_combout  ) ) ) # ( 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0] & ( !\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|read~0_combout ) # 
// (\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0] & ( !\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1] & ( 
// (\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & !\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|read~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|read~0_combout ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0]),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[0]~0 .lut_mask = 64'h5500FF5500FFFFFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N28
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( !\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N14
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N29
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N56
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N14
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N17
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N29
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][15] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][15] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N5
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][16] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][16] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N53
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][17] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~17_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][17] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N35
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][21] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~21_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][21] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N35
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][24] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~24_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][24] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N8
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][92] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][92]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][92] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][92] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N11
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][93] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][93]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][93] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][93] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N38
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][94] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][94]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][94] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][94] .power_up = "low";
// synopsys translate_on

// Location: HPSINTERFACEHPS2FPGALIGHTWEIGHT_X32_Y22_N111
cyclonev_hps_interface_hps2fpga_light_weight \u0|hps_0|fpga_interfaces|hps2fpga_light_weight (
	.arready(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0_combout ),
	.awready(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0_combout ),
	.bvalid(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.rlast(\u0|mm_interconnect_0|rsp_mux_001|src_payload [0]),
	.rvalid(\u0|mm_interconnect_0|rsp_mux_001|WideOr1~combout ),
	.wready(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.bid({\u0|mm_interconnect_0|rsp_mux|src_data [99],\u0|mm_interconnect_0|rsp_mux|src_data [98],\u0|mm_interconnect_0|rsp_mux|src_data [97],\u0|mm_interconnect_0|rsp_mux|src_data [96],\u0|mm_interconnect_0|rsp_mux|src_data [95],\u0|mm_interconnect_0|rsp_mux|src_data [94],
\u0|mm_interconnect_0|rsp_mux|src_data [93],\u0|mm_interconnect_0|rsp_mux|src_data [92],\u0|mm_interconnect_0|rsp_mux|src_data [91],\u0|mm_interconnect_0|rsp_mux|src_data [90],\u0|mm_interconnect_0|rsp_mux|src_data [89],\u0|mm_interconnect_0|rsp_mux|src_data [88]}),
	.bresp({gnd,gnd}),
	.rdata({gnd,gnd,\u0|mm_interconnect_0|rsp_mux_001|src_payload~22_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~21_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~20_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~19_combout ,
\u0|mm_interconnect_0|rsp_mux_001|src_payload~18_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~17_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~16_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~15_combout ,
\u0|mm_interconnect_0|rsp_mux_001|src_payload~14_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~13_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~12_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~11_combout ,
\u0|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ,
\u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ,
\u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13_combout ,
\u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5_combout ,
\u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3_combout ,\u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout }),
	.rid({\u0|mm_interconnect_0|rsp_mux_001|src_data [99],\u0|mm_interconnect_0|rsp_mux_001|src_data [98],\u0|mm_interconnect_0|rsp_mux_001|src_data [97],\u0|mm_interconnect_0|rsp_mux_001|src_data [96],\u0|mm_interconnect_0|rsp_mux_001|src_data [95],
\u0|mm_interconnect_0|rsp_mux_001|src_data [94],\u0|mm_interconnect_0|rsp_mux_001|src_data [93],\u0|mm_interconnect_0|rsp_mux_001|src_data [92],\u0|mm_interconnect_0|rsp_mux_001|src_data [91],\u0|mm_interconnect_0|rsp_mux_001|src_data [90],
\u0|mm_interconnect_0|rsp_mux_001|src_data [89],\u0|mm_interconnect_0|rsp_mux_001|src_data [88]}),
	.rresp({gnd,gnd}),
	.arvalid(\u0|hps_0|fpga_interfaces|h2f_lw_ARVALID [0]),
	.awvalid(\u0|hps_0|fpga_interfaces|h2f_lw_AWVALID [0]),
	.bready(\u0|hps_0|fpga_interfaces|h2f_lw_BREADY [0]),
	.rready(\u0|hps_0|fpga_interfaces|h2f_lw_RREADY [0]),
	.wlast(\u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0]),
	.wvalid(\u0|hps_0|fpga_interfaces|h2f_lw_WVALID [0]),
	.araddr(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARADDR_bus ),
	.arburst(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARBURST_bus ),
	.arcache(),
	.arid(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARID_bus ),
	.arlen(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARLEN_bus ),
	.arlock(),
	.arprot(),
	.arsize(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_ARSIZE_bus ),
	.awaddr(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWADDR_bus ),
	.awburst(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWBURST_bus ),
	.awcache(),
	.awid(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWID_bus ),
	.awlen(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWLEN_bus ),
	.awlock(),
	.awprot(),
	.awsize(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_AWSIZE_bus ),
	.wdata(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WDATA_bus ),
	.wid(),
	.wstrb(\u0|hps_0|fpga_interfaces|hps2fpga_light_weight_WSTRB_bus ));

// Location: LABCELL_X30_Y21_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[99] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [99] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [11])) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARID [11]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [11]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [11]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [99]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[99] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[99] .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[99] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N5
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [99]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N29
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][99] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~19_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][99]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][99] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][99] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~19 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~19_combout  = (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99])) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ((\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][99]~q )))

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99]),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][99]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~19 .lut_mask = 64'h4477447744774477;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N44
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~1_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60] & ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q  & 
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60] & ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout )) ) ) ) # ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60] & ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~1 .lut_mask = 64'h0000030301010303;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N2
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][112] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][112]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][112] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][112] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~20 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~20_combout  = ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q  & ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & 
// (!\u0|mm_interconnect_0|full_s1_agent|WideOr0~0_combout  & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]))) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & (((!\u0|mm_interconnect_0|full_s1_agent|WideOr0~0_combout  & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60])) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ))))) ) ) # ( 
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (((\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][112]~q ))) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.datab(!\u0|mm_interconnect_0|full_s1_agent|WideOr0~0_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][112]~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datae(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ),
	.datag(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~20 .extended_lut = "on";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~20 .lut_mask = 64'h00000F0F0C5D0F0F;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N14
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][112] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~20_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][112]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][112] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][112] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N13
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N37
dffeas \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y23_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|comb~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|comb~0_combout  = ( \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  & ((\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0]) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][112]~q ))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0]),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|comb~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|comb~0 .lut_mask = 64'h003F003F00FF00FF;
defparam \u0|mm_interconnect_0|full_s1_agent|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N56
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][60] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][60] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~1_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60] & ( (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][60]~q ) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60] & ( (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][60]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][60]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~1 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N26
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y23_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57]~q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_RREADY [0] ) ) # ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57]~q  & ( 
// (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][59]~q  & ((\u0|hps_0|fpga_interfaces|h2f_lw_RREADY [0]))) # (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][59]~q  & (\u0|hps_0|fpga_interfaces|h2f_lw_BREADY [0])) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_BREADY [0]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_RREADY [0]),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][59]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux|WideOr0~0 .lut_mask = 64'h3535353533333333;
defparam \u0|mm_interconnect_0|rsp_demux|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y23_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout  = ( \u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout  & ( \u0|mm_interconnect_0|full_s1_agent|comb~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_agent|comb~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y22_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|rp_valid (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|rp_valid~combout  = ( !\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0] & ( (!\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg [0] & 
// ((!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][112]~q ) # (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|rp_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|rp_valid .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|rp_valid .lut_mask = 64'hE0E0E0E000000000;
defparam \u0|mm_interconnect_0|full_s1_agent|rp_valid .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y22_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [0] & ( \u0|mm_interconnect_0|full_s1_agent|rp_valid~combout  ) ) # ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [0] 
// & ( \u0|mm_interconnect_0|full_s1_agent|rp_valid~combout  & ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~1_combout  ) ) ) # ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [0] & ( !\u0|mm_interconnect_0|full_s1_agent|rp_valid~combout  & ( 
// (((!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout ) # (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q )) # (\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout )) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~1_combout ) ) ) ) # ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [0] & ( !\u0|mm_interconnect_0|full_s1_agent|rp_valid~combout  & ( 
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~1_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~1_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent|rp_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h5555F7FF5555FFFF;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N14
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y22_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout  & ( \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout  & ( 
// !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [0] ) ) ) # ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout  & ( \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout  & ( 
// !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [0] ) ) ) # ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout  & ( !\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout  & ( 
// (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [0]) # (!\u0|mm_interconnect_0|full_s1_agent|rp_valid~combout ) ) ) ) # ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout  & ( 
// !\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout  & ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [0] ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\u0|mm_interconnect_0|full_s1_agent|rp_valid~combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout ),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0 .lut_mask = 64'hCCCCFCFCCCCCCCCC;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N14
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][99] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~19_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][99]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][99] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][99] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[99] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [99] = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][99]~q  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) # ((!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][99]~q )) ) ) # ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][99]~q  & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][99]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][99]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][99]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [99]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[99] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[99] .lut_mask = 64'h00CC00CCF0FCF0FC;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[99] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[98] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [98] = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( ((\u0|hps_0|fpga_interfaces|h2f_lw_ARID [10] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1])) # 
// (\u0|hps_0|fpga_interfaces|h2f_lw_AWID [10]) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARID [10] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [10]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [98]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[98] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[98] .lut_mask = 64'h111111111F1F1F1F;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[98] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N19
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [98]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [98]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N20
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][98] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][98]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][98] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][98] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~18 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~18_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][98]~q  & ( (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [98]) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][98]~q  & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [98] & !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [98]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][98]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~18 .lut_mask = 64'h330033FF330033FF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N56
dffeas \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N43
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N11
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][66] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][66]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][66] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~6 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~6_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3])) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][66]~q ))) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][66]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][66]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~6 .lut_mask = 64'h003300330C3F0C3F;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N38
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~6_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N8
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][65] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][65]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][65] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~7 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~7_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2])) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][65]~q ))) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q )) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1] & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][65]~q ))) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][65]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~7 .lut_mask = 64'h447744770C3F0C3F;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N23
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~7_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N2
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][67] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][67] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~5 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~5_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4])) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][67]~q ))) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][67]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][67]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~5 .lut_mask = 64'h003300330C3F0C3F;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N32
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][67] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~5_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][67] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][67] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N5
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][68] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][68]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][68] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][68] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~4 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~4_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][68]~q ))) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][68]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][68]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~4 .lut_mask = 64'h0033003344774477;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N35
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][68] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~4_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][68]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][68] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][68] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~0_combout  = ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][68]~q  & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66]~q  & 
// (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE_q  & !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][67]~q )) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66]~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][68]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~0 .lut_mask = 64'hA000A00000000000;
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N55
dffeas \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_busy (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_busy .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_busy .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE_q  & 
// ((!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ) # (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_busy~q )))) # 
// (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ) # 
// ((!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_busy~q )))) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~1 .lut_mask = 64'h00000000F5C4F5C4;
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N13
dffeas \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y24_N22
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~7_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~5 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( 
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~q  $ (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66]~q )) # (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ))) ) ) ) 
// # ( !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~q  $ (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66]~q )))) ) ) ) # ( \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( 
// !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~q  $ (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66]~q )))) ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~q  $ (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66]~q )) # 
// (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66]~q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~5 .lut_mask = 64'h00D70082008200D7;
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N1
dffeas \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~2 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~2_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( 
// !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [4] ) ) # ( !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( 
// !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q  $ (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~2 .lut_mask = 64'h0FF00FF0FF00FF00;
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~4 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66]~q  & ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][67]~q  & ( 
// (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~2_combout ) # 
// (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66]~q  & ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][67]~q  
// & ( (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~q ))) # (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~2_combout 
// )))) ) ) ) # ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66]~q  & ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][67]~q  & ( (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~2_combout  & 
// (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout )) ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66]~q  & ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][67]~q  & ( (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~q ))) # 
// (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~2_combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~2_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66]~q ),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~4 .lut_mask = 64'h3202020202323232;
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N31
dffeas \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y24_N2
dffeas \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~0_combout  = ( !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [5] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q  & (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [4] & 
// !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~0 .lut_mask = 64'hC000C00000000000;
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N32
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][69] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][69]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][69] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~3 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~3_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][69]~q ))) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][69]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][69]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~3 .lut_mask = 64'h003300330C3F0C3F;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N41
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][69] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~3_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][69]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][69] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & ( 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][69]~q  & ( (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~0_combout )) # 
// (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~0_combout ))))) ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][69]~q  & ( (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  
// & ((!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~0_combout )) # 
// (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~0_combout ))))) ) ) ) # ( 
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][69]~q  & ( (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  
// & ((!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~0_combout )) # 
// (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~0_combout ))))) ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][69]~q  & ( (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout 
//  & ((!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~0_combout )) # 
// (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~0_combout ))))) ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~0_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][69]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~2 .lut_mask = 64'h00270072008D00D8;
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N26
dffeas \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~6 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~0_combout  & ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][69]~q  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout )) ) ) ) # ( \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~0_combout  & ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][69]~q  & ( 
// (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~0_combout ))) # (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [6])))) ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~0_combout  & ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][69]~q  
// & ( (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~0_combout  & (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~0_combout ),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][69]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~6 .lut_mask = 64'h0030003A0000000A;
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N37
dffeas \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y24_N14
dffeas \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & ( 
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE_q  ) ) # ( !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & ( 
// (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE_q  & ((!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~0_combout ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [7]))) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0 .lut_mask = 64'h00F500F500FF00FF;
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~1_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & ( 
// !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [5] ) ) # ( !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & ( 
// !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [5] $ (((!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [4] & 
// !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE_q ))) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~1 .lut_mask = 64'h66CC66CCCCCCCCCC;
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~1_combout  = !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][68]~q  $ (((!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66]~q  & 
// (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~q  & !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][67]~q ))))

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66]~q ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][68]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~1 .lut_mask = 64'h7F807F807F807F80;
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~3 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~1_combout  & ( 
// (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~1_combout )) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~1_combout  & ( (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ) # (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~1_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add0~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~3 .lut_mask = 64'h0F0A0F0A05000500;
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N11
dffeas \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N25
dffeas \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~0_combout  = ( !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [5] & (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [4] & 
// !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~0 .lut_mask = 64'hC000C00000000000;
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N35
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][60] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][60] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][60] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N22
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~1_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][60]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][60]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][60]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N20
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][57] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][57] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~1_combout  = ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66]~q  & ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][68]~q  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE_q  & (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][69]~q  & (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][67]~q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][69]~q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][66]~q ),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][68]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~1 .lut_mask = 64'h0800000000000000;
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|comb~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|comb~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0] & ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  & ((\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][112]~q ))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|comb~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|comb~0 .lut_mask = 64'h003F003F00FF00FF;
defparam \u0|mm_interconnect_0|start_address_s1_agent|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  = ( !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~1_combout  & ( \u0|mm_interconnect_0|start_address_s1_agent|comb~0_combout  & ( 
// (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][57]~q  & ((!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE_q ) # 
// ((!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~0_combout ) # (!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [2])))) ) ) ) # ( 
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~1_combout  & ( !\u0|mm_interconnect_0|start_address_s1_agent|comb~0_combout  & ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][57]~q  ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~1_combout  & ( !\u0|mm_interconnect_0|start_address_s1_agent|comb~0_combout  & ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][57]~q  ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~1_combout ),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2 .lut_mask = 64'h00FF00FF00FE0000;
defparam \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N8
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N41
dffeas \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|rp_valid (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|rp_valid~combout  = ( !\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg [0] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0] & 
// ((!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [0]) # (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][112]~q ))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|rp_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|rp_valid .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|rp_valid .lut_mask = 64'hF0C0F0C000000000;
defparam \u0|mm_interconnect_0|start_address_s1_agent|rp_valid .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent|rp_valid~combout  & ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent|rp_valid~combout  & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ) # ((!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent|rp_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0 .lut_mask = 64'hF0FCF0FCF0F0F0F0;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N35
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][98] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~18_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][98]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][98] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][98] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[98] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [98] = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][98]~q  & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) # ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][98]~q )) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][98]~q  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][98]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][98]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][98]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [98]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[98] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[98] .lut_mask = 64'h00AA00AAF0FAF0FA;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[98] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[97] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [97] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [9] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [9])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARID [9] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [9]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [97]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[97] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[97] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[97] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N28
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [97]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [97]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N59
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][97] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~17_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][97]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][97] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][97] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~17 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~17_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][97]~q  ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [97] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [97]),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][97]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~17 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N46
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][97] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~17_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][97]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][97] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][97] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[97] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [97] = ( \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][97]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][97]~q )) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][97]~q ) 
// ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][97]~q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][97]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [97]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[97] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[97] .lut_mask = 64'h0AFF0AFF0A0A0A0A;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[97] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[96] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [96] = (!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [8] & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & (\u0|hps_0|fpga_interfaces|h2f_lw_ARID [8]))) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWID [8] & 
// (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [8])) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q )))

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [8]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [8]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [96]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[96] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[96] .lut_mask = 64'h0357035703570357;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[96] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N31
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [96]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [96]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N50
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][96] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][96]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][96] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][96] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~16 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~16_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][96]~q  & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [96]) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][96]~q  & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [96]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [96]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][96]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~16 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N50
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][96] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~16_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][96]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][96] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][96] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[96] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [96] = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][96]~q  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) # ((!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][96]~q )) ) ) # ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][96]~q  & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][96]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][96]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][96]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [96]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[96] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[96] .lut_mask = 64'h00CC00CCAAEEAAEE;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[96] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[95] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [95] = (!\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (\u0|hps_0|fpga_interfaces|h2f_lw_ARID [7]))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [7])) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWID [7])))

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [7]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [95]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[95] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[95] .lut_mask = 64'h0357035703570357;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[95] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N4
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [95]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [95]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N23
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][95] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][95]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][95] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][95] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~15 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~15_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][95]~q  ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [95] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [95]),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][95]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~15 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N5
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][95] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~15_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][95]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][95] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][95] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[95] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [95] = (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][95]~q  & (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][95]~q )))) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][95]~q  & ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) # ((!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][95]~q 
// ))))

	.dataa(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][95]~q ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][95]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [95]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[95] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[95] .lut_mask = 64'h50DC50DC50DC50DC;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[95] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[94] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [94] = (!\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ((\u0|hps_0|fpga_interfaces|h2f_lw_ARID [6])))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [6])) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWID [6])))

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [6]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [94]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[94] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[94] .lut_mask = 64'h0537053705370537;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[94] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N1
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [94]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [94]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~14 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~14_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [94] & ( (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][94]~q ) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [94] & ( (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][94]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][94]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [94]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~14 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N2
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][94] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~14_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][94]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][94] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][94] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[94] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [94] = ( \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][94]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & ( ((!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][94]~q )) # (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][94]~q ) 
// ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][94]~q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][94]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [94]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[94] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[94] .lut_mask = 64'h0FCF0FCF00CC00CC;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[94] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[93] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [93] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [5] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [5])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARID [5] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [5]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [93]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[93] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[93] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[93] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N52
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [93]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~13 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~13_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93] & ( (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][93]~q ) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93] & ( (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][93]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][93]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~13 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N52
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][93] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~13_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][93]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][93] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[93] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [93] = (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & (((!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][93]~q )) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][93]~q ))) # (\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][93]~q 
// ))))

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][93]~q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][93]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [93]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[93] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[93] .lut_mask = 64'h0ACE0ACE0ACE0ACE;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[93] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[92] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [92] = (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\u0|hps_0|fpga_interfaces|h2f_lw_ARID [4])))) # 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [4])) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWID [4])))

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [4]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [92]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[92] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[92] .lut_mask = 64'h0537053705370537;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[92] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N7
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [92]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~12 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~12_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][92]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][92]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][92]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~12 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N44
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][92] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~12_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][92]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][92] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][92] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[92] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [92] = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][92]~q  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) # ((!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][92]~q )) ) ) # ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][92]~q  & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][92]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][92]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][92]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [92]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[92] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[92] .lut_mask = 64'h00CC00CCAAEEAAEE;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[92] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[91] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [91] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [3] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [3])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARID [3] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [3]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [91]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[91] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[91] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[91] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N40
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [91]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N29
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][91] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][91]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][91] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~11 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~11_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][91]~q  ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91] ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][91]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~11 .lut_mask = 64'h5555555500FF00FF;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N35
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][91] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~11_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][91]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][91] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[91] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [91] = ( \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][91]~q  & !\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) ) ) # ( 
// !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( ((\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][91]~q  & !\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout )) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][91]~q ) 
// ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][91]~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][91]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [91]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[91] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[91] .lut_mask = 64'h50FF50FF50505050;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[91] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[90] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [90] = (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\u0|hps_0|fpga_interfaces|h2f_lw_ARID [2])))) # 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [2])) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWID [2])))

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [2]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [90]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[90] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[90] .lut_mask = 64'h0537053705370537;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[90] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N19
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [90]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [90]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N26
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][90] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][90]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][90] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][90] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~10 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~10_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][90]~q  ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [90] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [90]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][90]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~10 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N14
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][90] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~10_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][90]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][90] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][90] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[90] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [90] = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][90]~q  & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) # ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][90]~q )) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][90]~q  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][90]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][90]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][90]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [90]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[90] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[90] .lut_mask = 64'h00AA00AACCEECCEE;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[90] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[89] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [89] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [1] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [1])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARID [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [1]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [89]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[89] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[89] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[89] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N17
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [89]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [89]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N8
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][89] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][89]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][89] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][89] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~9 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~9_combout  = (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [89])) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ((\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][89]~q )))

	.dataa(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [89]),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][89]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~9 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N32
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][89] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~9_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][89]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][89] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][89] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[89] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [89] = ( \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][89]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ( ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][89]~q )) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][89]~q ) 
// ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][89]~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][89]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [89]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[89] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[89] .lut_mask = 64'h0FCF0FCF00CC00CC;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[89] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[88] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [88] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [0] & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [0])) # 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARID [0] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [0]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [88]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[88] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[88] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[88] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N55
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [88]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [88]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N32
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][88] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][88]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][88] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][88] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~8 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~8_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][88]~q  & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [88]) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][88]~q  & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [88]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [88]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][88]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~8 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][88] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~8_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][88]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][88] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][88] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[88] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [88] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [0] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [0])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARID [0] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [0]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[88] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[88] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[88] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N13
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [88]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N5
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][88] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][88]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][88] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][88] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~8 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~8_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][88]~q  & ( (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [88]) ) ) # ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][88]~q  & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [88] & !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [88]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][88]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~8 .lut_mask = 64'h50505F5F50505F5F;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N22
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][88] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~8_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][88]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][88] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][88] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[88] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data [88] = (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & (((!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][88]~q )) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][88]~q ))) # (\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][88]~q )))

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][88]~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][88]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data [88]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[88] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[88] .lut_mask = 64'h0CAE0CAE0CAE0CAE;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[88] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~29 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [29])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~29 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~29 .lut_mask = 64'h1111111111111111;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N46
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N12
cyclonev_lcell_comb \u0|start_address|always0~0 (
// Equation(s):
// \u0|start_address|always0~0_combout  = ( !\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [1] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// (!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [0] & (\u0|mm_interconnect_0|start_address_s1_agent|m0_write~combout  & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]))) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datab(!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [0]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent|m0_write~combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|always0~0 .extended_lut = "off";
defparam \u0|start_address|always0~0 .lut_mask = 64'h0800080000000000;
defparam \u0|start_address|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N49
dffeas \u0|start_address|data_out[29] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [29]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[29] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N45
cyclonev_lcell_comb \u0|start_address|readdata[29] (
// Equation(s):
// \u0|start_address|readdata [29] = ( \u0|start_address|data_out [29] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datae(gnd),
	.dataf(!\u0|start_address|data_out [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[29] .extended_lut = "off";
defparam \u0|start_address|readdata[29] .lut_mask = 64'h00000000F000F000;
defparam \u0|start_address|readdata[29] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N46
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[29] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [29]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[29] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N44
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][29] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~29_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][29] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~29 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~29_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [29] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][29]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [29] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][29]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][29]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~29 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~29 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout  = (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0]) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|read~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|read~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0 .lut_mask = 64'hF0FFF0FFF0FFF0FF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N20
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][29] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~29_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][29] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~22 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~22_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][29]~q ))) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [29]))))

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [29]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][29]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~22 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~22 .lut_mask = 64'h048C048C048C048C;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~28 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [28])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~28 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~28 .lut_mask = 64'h0505050505050505;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N44
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N18
cyclonev_lcell_comb \u0|start_address|data_out[28]~feeder (
// Equation(s):
// \u0|start_address|data_out[28]~feeder_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|data_out[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|data_out[28]~feeder .extended_lut = "off";
defparam \u0|start_address|data_out[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|start_address|data_out[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y27_N19
dffeas \u0|start_address|data_out[28] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[28] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y26_N39
cyclonev_lcell_comb \u0|start_address|readdata[28] (
// Equation(s):
// \u0|start_address|readdata [28] = ( \u0|start_address|data_out [28] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|start_address|data_out [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[28] .extended_lut = "off";
defparam \u0|start_address|readdata[28] .lut_mask = 64'h00000000C0C0C0C0;
defparam \u0|start_address|readdata[28] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N40
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[28] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [28]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[28] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N38
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][28] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~28_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][28] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y26_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~28 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~28_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [28] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][28]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [28] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][28]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][28]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~28 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~28 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N20
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][28] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~28_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][28] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y26_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~21 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~21_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][28]~q ))) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [28]))))

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [28]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][28]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~21 .lut_mask = 64'h028A028A028A028A;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~27 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [27] ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~27 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~27 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N29
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N40
dffeas \u0|start_address|data_out[27] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [27]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[27] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N15
cyclonev_lcell_comb \u0|start_address|readdata[27] (
// Equation(s):
// \u0|start_address|readdata [27] = ( \u0|start_address|data_out [27] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datae(gnd),
	.dataf(!\u0|start_address|data_out [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[27] .extended_lut = "off";
defparam \u0|start_address|readdata[27] .lut_mask = 64'h00000000F000F000;
defparam \u0|start_address|readdata[27] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N16
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[27] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [27]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[27] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N14
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][27] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~27_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][27] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~27 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~27_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [27] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][27]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [27] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][27]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][27]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~27 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~27 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N59
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][27] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~27_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][27] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~20 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~20_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][27]~q ))) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [27]))))

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [27]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][27]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~20 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~20 .lut_mask = 64'h048C048C048C048C;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~26 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [26])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~26 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~26 .lut_mask = 64'h0505050505050505;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N13
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N31
dffeas \u0|start_address|data_out[26] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [26]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[26] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N24
cyclonev_lcell_comb \u0|start_address|readdata[26] (
// Equation(s):
// \u0|start_address|readdata [26] = (\u0|start_address|data_out [26] & (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]))

	.dataa(gnd),
	.datab(!\u0|start_address|data_out [26]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[26] .extended_lut = "off";
defparam \u0|start_address|readdata[26] .lut_mask = 64'h3000300030003000;
defparam \u0|start_address|readdata[26] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N26
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[26] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [26]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[26] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N41
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][26] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~26_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][26] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~26 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~26_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [26] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][26]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [26] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][26]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][26]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~26 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~26 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N56
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][26] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~26_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][26] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~19 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~19_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][26]~q ))) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [26]))))

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [26]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][26]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~19 .lut_mask = 64'h048C048C048C048C;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~25 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [25] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~25 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~25 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N10
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N23
dffeas \u0|start_address|data_out[25] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [25]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[25] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N0
cyclonev_lcell_comb \u0|start_address|readdata[25] (
// Equation(s):
// \u0|start_address|readdata [25] = (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & \u0|start_address|data_out [25]))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datad(!\u0|start_address|data_out [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[25] .extended_lut = "off";
defparam \u0|start_address|readdata[25] .lut_mask = 64'h00C000C000C000C0;
defparam \u0|start_address|readdata[25] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N1
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[25] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [25]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[25] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N29
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][25] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~25_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][25] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~25 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~25_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [25] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][25]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [25] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][25]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][25]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~25 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~25 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N11
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][25] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~25_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][25] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~18 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~18_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][25]~q ))) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [25]))))

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [25]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][25]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~18 .lut_mask = 64'h048C048C048C048C;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~24 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [24] ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~24 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~24 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N31
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y25_N18
cyclonev_lcell_comb \u0|start_address|data_out[24]~feeder (
// Equation(s):
// \u0|start_address|data_out[24]~feeder_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|data_out[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|data_out[24]~feeder .extended_lut = "off";
defparam \u0|start_address|data_out[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|start_address|data_out[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N20
dffeas \u0|start_address|data_out[24] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[24] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N36
cyclonev_lcell_comb \u0|start_address|readdata[24] (
// Equation(s):
// \u0|start_address|readdata [24] = ( \u0|start_address|data_out [24] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(!\u0|start_address|data_out [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[24] .extended_lut = "off";
defparam \u0|start_address|readdata[24] .lut_mask = 64'h00000000F000F000;
defparam \u0|start_address|readdata[24] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N37
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[24] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [24]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~24 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~24_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [24] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][24]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [24] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][24]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][24]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~24 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~24 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N8
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][24] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~24_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][24] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~17 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~17_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [24] & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][24]~q ) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [24] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][24]~q )) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][24]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~17 .lut_mask = 64'h0088008844CC44CC;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~23 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [23])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~23 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~23 .lut_mask = 64'h0505050505050505;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N7
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N52
dffeas \u0|start_address|data_out[23] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [23]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[23] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N3
cyclonev_lcell_comb \u0|start_address|readdata[23] (
// Equation(s):
// \u0|start_address|readdata [23] = ( \u0|start_address|data_out [23] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datae(gnd),
	.dataf(!\u0|start_address|data_out [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[23] .extended_lut = "off";
defparam \u0|start_address|readdata[23] .lut_mask = 64'h00000000CC00CC00;
defparam \u0|start_address|readdata[23] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N4
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[23] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [23]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[23] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N32
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][23] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~23_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][23] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~23 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~23_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [23] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][23]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [23] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][23]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][23]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~23 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~23 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N23
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][23] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~23_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][23] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~16 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~16_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][23]~q ))) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [23]))))

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [23]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][23]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~16 .lut_mask = 64'h048C048C048C048C;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~22 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [22] ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~22 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~22 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N40
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y25_N15
cyclonev_lcell_comb \u0|start_address|data_out[22]~feeder (
// Equation(s):
// \u0|start_address|data_out[22]~feeder_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|data_out[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|data_out[22]~feeder .extended_lut = "off";
defparam \u0|start_address|data_out[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|start_address|data_out[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N16
dffeas \u0|start_address|data_out[22] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[22] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y25_N42
cyclonev_lcell_comb \u0|start_address|readdata[22] (
// Equation(s):
// \u0|start_address|readdata [22] = ( \u0|start_address|data_out [22] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(!\u0|start_address|data_out [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[22] .extended_lut = "off";
defparam \u0|start_address|readdata[22] .lut_mask = 64'h00000000CC00CC00;
defparam \u0|start_address|readdata[22] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N43
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[22] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [22]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N47
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][22] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~22_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][22] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y25_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~22 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~22_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [22] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][22]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [22] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][22]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][22]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~22 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~22 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N5
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][22] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~22_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][22] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y25_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~15 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~15_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][22]~q ))) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [22]))))

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [22]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][22]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~15 .lut_mask = 64'h048C048C048C048C;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~21 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [21])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~21 .lut_mask = 64'h1111111111111111;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N7
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N13
dffeas \u0|start_address|data_out[21] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [21]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[21] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y25_N30
cyclonev_lcell_comb \u0|start_address|readdata[21] (
// Equation(s):
// \u0|start_address|readdata [21] = ( \u0|start_address|data_out [21] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(!\u0|start_address|data_out [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[21] .extended_lut = "off";
defparam \u0|start_address|readdata[21] .lut_mask = 64'h00000000CC00CC00;
defparam \u0|start_address|readdata[21] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N31
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[21] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [21]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y25_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~21 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~21_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [21] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][21]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [21] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][21]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][21]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~21 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N2
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][21] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~21_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][21] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y25_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~14 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~14_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [21] & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][21]~q ) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [21] & ( 
// (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][21]~q )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][21]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~14 .lut_mask = 64'h00C000C00CCC0CCC;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~20 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [20] ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~20 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~20 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N37
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y26_N54
cyclonev_lcell_comb \u0|start_address|data_out[20]~feeder (
// Equation(s):
// \u0|start_address|data_out[20]~feeder_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|data_out[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|data_out[20]~feeder .extended_lut = "off";
defparam \u0|start_address|data_out[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|start_address|data_out[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N55
dffeas \u0|start_address|data_out[20] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[20] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y26_N42
cyclonev_lcell_comb \u0|start_address|readdata[20] (
// Equation(s):
// \u0|start_address|readdata [20] = ( \u0|start_address|data_out [20] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(!\u0|start_address|data_out [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[20] .extended_lut = "off";
defparam \u0|start_address|readdata[20] .lut_mask = 64'h00000000CC00CC00;
defparam \u0|start_address|readdata[20] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N43
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[20] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [20]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N47
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][20] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][20] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y26_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~20 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~20_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [20] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][20]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [20] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][20]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][20]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~20 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~20 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N53
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][20] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~20_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][20] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y26_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~13 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~13_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][20]~q ))) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [20]))))

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [20]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][20]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~13 .lut_mask = 64'h028A028A028A028A;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~19 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [19])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~19 .lut_mask = 64'h0505050505050505;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N11
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y26_N6
cyclonev_lcell_comb \u0|start_address|data_out[19]~feeder (
// Equation(s):
// \u0|start_address|data_out[19]~feeder_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|data_out[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|data_out[19]~feeder .extended_lut = "off";
defparam \u0|start_address|data_out[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|start_address|data_out[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N7
dffeas \u0|start_address|data_out[19] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[19] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y26_N30
cyclonev_lcell_comb \u0|start_address|readdata[19] (
// Equation(s):
// \u0|start_address|readdata [19] = ( \u0|start_address|data_out [19] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(!\u0|start_address|data_out [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[19] .extended_lut = "off";
defparam \u0|start_address|readdata[19] .lut_mask = 64'h00000000CC00CC00;
defparam \u0|start_address|readdata[19] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N31
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[19] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [19]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N35
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][19] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~19_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][19] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y26_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~19 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~19_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [19] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][19]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [19] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][19]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][19]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~19 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N50
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][19] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~19_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][19] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y26_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~12 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~12_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][19]~q ))) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [19]))))

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [19]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][19]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~12 .lut_mask = 64'h028A028A028A028A;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~18 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [18])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~18 .lut_mask = 64'h0505050505050505;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N16
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N11
dffeas \u0|start_address|data_out[18] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [18]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[18] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y25_N24
cyclonev_lcell_comb \u0|start_address|readdata[18] (
// Equation(s):
// \u0|start_address|readdata [18] = ( \u0|start_address|data_out [18] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(!\u0|start_address|data_out [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[18] .extended_lut = "off";
defparam \u0|start_address|readdata[18] .lut_mask = 64'h00000000CC00CC00;
defparam \u0|start_address|readdata[18] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N25
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[18] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [18]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N29
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][18] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][18] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y25_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~18 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~18_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [18] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][18]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [18] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][18]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][18]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~18 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N59
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][18] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~18_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][18] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y25_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~11 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~11_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][18]~q ))) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [18]))))

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [18]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][18]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~11 .lut_mask = 64'h048C048C048C048C;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~17 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [17] ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~17 .lut_mask = 64'h0000333300003333;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N43
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N7
dffeas \u0|start_address|data_out[17] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [17]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[17] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y25_N48
cyclonev_lcell_comb \u0|start_address|readdata[17] (
// Equation(s):
// \u0|start_address|readdata [17] = ( \u0|start_address|data_out [17] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(!\u0|start_address|data_out [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[17] .extended_lut = "off";
defparam \u0|start_address|readdata[17] .lut_mask = 64'h00000000CC00CC00;
defparam \u0|start_address|readdata[17] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N49
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[17] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [17]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y25_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~17 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~17_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [17] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][17]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [17] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][17]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][17]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~17 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N56
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][17] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~17_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][17] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y25_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~10 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~10_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [17] & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][17]~q ) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [17] & ( 
// (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][17]~q )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][17]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~10 .lut_mask = 64'h00C000C00CCC0CCC;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~16 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~16 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N40
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y26_N57
cyclonev_lcell_comb \u0|start_address|data_out[16]~feeder (
// Equation(s):
// \u0|start_address|data_out[16]~feeder_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|data_out[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|data_out[16]~feeder .extended_lut = "off";
defparam \u0|start_address|data_out[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|start_address|data_out[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N58
dffeas \u0|start_address|data_out[16] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[16] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y26_N0
cyclonev_lcell_comb \u0|start_address|readdata[16] (
// Equation(s):
// \u0|start_address|readdata [16] = ( \u0|start_address|data_out [16] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(!\u0|start_address|data_out [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[16] .extended_lut = "off";
defparam \u0|start_address|readdata[16] .lut_mask = 64'h00000000CC00CC00;
defparam \u0|start_address|readdata[16] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N1
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[16] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [16]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y26_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~16 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~16_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [16] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][16]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [16] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][16]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][16]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~16 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N59
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][16] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~16_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][16] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y26_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~9 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~9_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [16] & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][16]~q ) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [16] & ( 
// (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][16]~q )) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][16]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~9 .lut_mask = 64'h00A000A00AAA0AAA;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~15 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [15] ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~15 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N16
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y25_N39
cyclonev_lcell_comb \u0|start_address|data_out[15]~feeder (
// Equation(s):
// \u0|start_address|data_out[15]~feeder_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|data_out[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|data_out[15]~feeder .extended_lut = "off";
defparam \u0|start_address|data_out[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|start_address|data_out[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N41
dffeas \u0|start_address|data_out[15] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[15] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y26_N24
cyclonev_lcell_comb \u0|start_address|readdata[15] (
// Equation(s):
// \u0|start_address|readdata [15] = (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & (\u0|start_address|data_out [15] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|start_address|data_out [15]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[15] .extended_lut = "off";
defparam \u0|start_address|readdata[15] .lut_mask = 64'h0C000C000C000C00;
defparam \u0|start_address|readdata[15] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N25
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[15] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [15]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y26_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~15 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~15_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [15] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][15]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [15] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][15]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][15]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~15 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N56
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][15] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~15_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][15] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y26_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~8 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~8_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [15] & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][15]~q ) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [15] & ( 
// (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][15]~q )) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][15]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~8 .lut_mask = 64'h0088008822AA22AA;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~14 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [14] ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~14 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N13
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y25_N36
cyclonev_lcell_comb \u0|start_address|data_out[14]~feeder (
// Equation(s):
// \u0|start_address|data_out[14]~feeder_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|data_out[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|data_out[14]~feeder .extended_lut = "off";
defparam \u0|start_address|data_out[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|start_address|data_out[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N37
dffeas \u0|start_address|data_out[14] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[14] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N54
cyclonev_lcell_comb \u0|start_address|readdata[14] (
// Equation(s):
// \u0|start_address|readdata [14] = ( \u0|start_address|data_out [14] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datae(gnd),
	.dataf(!\u0|start_address|data_out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[14] .extended_lut = "off";
defparam \u0|start_address|readdata[14] .lut_mask = 64'h00000000CC00CC00;
defparam \u0|start_address|readdata[14] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N55
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[14] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [14]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N59
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][14] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][14] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~14 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~14_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [14] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][14]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [14] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][14]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][14]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~14 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N53
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][14] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~14_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][14] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][14]~q ))) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [14]))))

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [14]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][14]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~7 .lut_mask = 64'h028A028A028A028A;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~13 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~13 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N58
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N33
cyclonev_lcell_comb \u0|start_address|data_out[13]~feeder (
// Equation(s):
// \u0|start_address|data_out[13]~feeder_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|data_out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|data_out[13]~feeder .extended_lut = "off";
defparam \u0|start_address|data_out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|start_address|data_out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N35
dffeas \u0|start_address|data_out[13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[13] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N42
cyclonev_lcell_comb \u0|start_address|readdata[13] (
// Equation(s):
// \u0|start_address|readdata [13] = (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & (\u0|start_address|data_out [13] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datac(!\u0|start_address|data_out [13]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[13] .extended_lut = "off";
defparam \u0|start_address|readdata[13] .lut_mask = 64'h0C000C000C000C00;
defparam \u0|start_address|readdata[13] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N43
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [13]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N47
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][13] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~13 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~13_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [13] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][13]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [13] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][13]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][13]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~13 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N50
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~13_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][13] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][13]~q ))) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [13]))))

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [13]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][13]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~6 .lut_mask = 64'h028A028A028A028A;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~12 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~12 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N26
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N30
cyclonev_lcell_comb \u0|start_address|data_out[12]~feeder (
// Equation(s):
// \u0|start_address|data_out[12]~feeder_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|data_out[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|data_out[12]~feeder .extended_lut = "off";
defparam \u0|start_address|data_out[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|start_address|data_out[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N32
dffeas \u0|start_address|data_out[12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[12] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N0
cyclonev_lcell_comb \u0|start_address|readdata[12] (
// Equation(s):
// \u0|start_address|readdata [12] = ( \u0|start_address|data_out [12] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(!\u0|start_address|data_out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[12] .extended_lut = "off";
defparam \u0|start_address|readdata[12] .lut_mask = 64'h00000000CC00CC00;
defparam \u0|start_address|readdata[12] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N1
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [12]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N5
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][12] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~12 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~12_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [12] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][12]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [12] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][12]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][12]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~12 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N23
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~12_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][12] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][12]~q ))) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [12]))))

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [12]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][12]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~5 .lut_mask = 64'h028A028A028A028A;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~11 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [11] ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~11 .lut_mask = 64'h0000333300003333;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N19
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N40
dffeas \u0|start_address|data_out[11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [11]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[11] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N12
cyclonev_lcell_comb \u0|start_address|readdata[11] (
// Equation(s):
// \u0|start_address|readdata [11] = ( \u0|start_address|data_out [11] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(!\u0|start_address|data_out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[11] .extended_lut = "off";
defparam \u0|start_address|readdata[11] .lut_mask = 64'h00000000CC00CC00;
defparam \u0|start_address|readdata[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N13
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [11]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~11 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~11_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [11] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][11]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [11] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][11]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][11]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~11 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N20
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~11_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [11] & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][11]~q ) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [11] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][11]~q )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][11]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~4 .lut_mask = 64'h00C000C030F030F0;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~10 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~10 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N52
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N36
cyclonev_lcell_comb \u0|start_address|data_out[10]~feeder (
// Equation(s):
// \u0|start_address|data_out[10]~feeder_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|data_out[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|data_out[10]~feeder .extended_lut = "off";
defparam \u0|start_address|data_out[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|start_address|data_out[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N38
dffeas \u0|start_address|data_out[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[10] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N6
cyclonev_lcell_comb \u0|start_address|readdata[10] (
// Equation(s):
// \u0|start_address|readdata [10] = ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & \u0|start_address|data_out [10]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(gnd),
	.datad(!\u0|start_address|data_out [10]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[10] .extended_lut = "off";
defparam \u0|start_address|readdata[10] .lut_mask = 64'h00CC00CC00000000;
defparam \u0|start_address|readdata[10] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N7
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [10]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N11
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~10 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~10_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [10] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][10]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [10] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][10]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][10]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~10 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N29
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~10_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][10]~q ))) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [10]))))

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [10]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][10]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~3 .lut_mask = 64'h028A028A028A028A;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~9 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [9]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~9 .lut_mask = 64'h00000F0F00000F0F;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N31
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y26_N9
cyclonev_lcell_comb \u0|start_address|data_out[9]~feeder (
// Equation(s):
// \u0|start_address|data_out[9]~feeder_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|data_out[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|data_out[9]~feeder .extended_lut = "off";
defparam \u0|start_address|data_out[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|start_address|data_out[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N10
dffeas \u0|start_address|data_out[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[9] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y26_N15
cyclonev_lcell_comb \u0|start_address|readdata[9] (
// Equation(s):
// \u0|start_address|readdata [9] = ( \u0|start_address|data_out [9] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|start_address|data_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[9] .extended_lut = "off";
defparam \u0|start_address|readdata[9] .lut_mask = 64'h00000000C0C0C0C0;
defparam \u0|start_address|readdata[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N16
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [9]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y26_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~9 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~9_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [9] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][9]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [9] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][9]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][9]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~9 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N23
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~9_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y26_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [9] & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][9]~q ) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [9] & ( 
// (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][9]~q )) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][9]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~2 .lut_mask = 64'h0088008822AA22AA;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~8 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~8 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N5
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N46
dffeas \u0|start_address|data_out[8]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [8]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[8]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|start_address|data_out[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y26_N18
cyclonev_lcell_comb \u0|start_address|readdata[8] (
// Equation(s):
// \u0|start_address|readdata [8] = ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & \u0|start_address|data_out[8]~DUPLICATE_q ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datab(gnd),
	.datac(!\u0|start_address|data_out[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[8] .extended_lut = "off";
defparam \u0|start_address|readdata[8] .lut_mask = 64'h0A0A0A0A00000000;
defparam \u0|start_address|readdata[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N19
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[8]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [8]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[8]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N23
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N20
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [8]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y26_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~8 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~8_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [8] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][8]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [8] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][8]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][8]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~8 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N26
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~8_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][8]~q ))) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[8]~DUPLICATE_q ))))

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[8]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][8]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 .lut_mask = 64'h028A028A028A028A;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [7] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~7 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N43
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N2
dffeas \u0|start_address|data_out[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [7]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[7] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N15
cyclonev_lcell_comb \u0|start_address|readdata[7] (
// Equation(s):
// \u0|start_address|readdata [7] = ( \u0|start_address|data_out [7] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|start_address|data_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[7] .extended_lut = "off";
defparam \u0|start_address|readdata[7] .lut_mask = 64'h00000000A0A0A0A0;
defparam \u0|start_address|readdata[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N16
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [7]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N14
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~7 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~7_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [7] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][7]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [7] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][7]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][7]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~7 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N53
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~7_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][7]~q ))) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [7]))))

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [7]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][7]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14 .lut_mask = 64'h028A028A028A028A;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N23
dffeas \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y22_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|read~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|read~0_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0] & ( (\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout  & ((!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][112]~q ) # 
// (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [0]))) ) ) # ( !\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0] & ( (\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout  & (\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg 
// [0] & ((!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][112]~q ) # (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [0])))) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\u0|mm_interconnect_0|rsp_demux|WideOr0~0_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|read~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|read~0 .lut_mask = 64'h000E000E0E0E0E0E;
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y22_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~1_combout  = ( !\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|read~0_combout  & ( ((\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0])) # (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [1]) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0]),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~1 .lut_mask = 64'h05FF05FF00000000;
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N22
dffeas \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N44
dffeas \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~7 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N49
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N45
cyclonev_lcell_comb \u0|full|always0~0 (
// Equation(s):
// \u0|full|always0~0_combout  = ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & ( \u0|mm_interconnect_0|full_s1_agent|m0_write~combout  & ( 
// (!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [0] & (!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [1] & 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q )) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [1]),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent|m0_write~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|full|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|full|always0~0 .extended_lut = "off";
defparam \u0|full|always0~0 .lut_mask = 64'h00000000A0000000;
defparam \u0|full|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N26
dffeas \u0|full|data_out[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [7]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|full|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|full|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|full|data_out[7] .is_wysiwyg = "true";
defparam \u0|full|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N30
cyclonev_lcell_comb \u0|full|readdata[7] (
// Equation(s):
// \u0|full|readdata [7] = ( \u0|full|data_out [7] & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(!\u0|full|data_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|full|readdata [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|full|readdata[7] .extended_lut = "off";
defparam \u0|full|readdata[7] .lut_mask = 64'h00000000F000F000;
defparam \u0|full|readdata[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N31
dffeas \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|full|readdata [7]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~7 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~7_combout  = ( \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [7] & ( (!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][7]~q ) ) ) # ( !\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [7] & ( (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][7]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][7]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~7 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y22_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always0~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always0~0_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|read~0_combout  ) # ( !\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|read~0_combout  & ( 
// !\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always0~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N23
dffeas \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~7_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15_combout  = ( \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [7] & ( ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & ((\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][7]~q ) # 
// (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout )))) # (\u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14_combout ) ) ) # ( !\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [7] & ( 
// ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & (!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout  & \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][7]~q ))) # (\u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14_combout ) ) 
// )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_mux_001|src_data[7]~14_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][7]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15 .lut_mask = 64'h0F8F0F8F2FAF2FAF;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [6] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~6 .lut_mask = 64'h0000000000FF00FF;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y23_N16
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N57
cyclonev_lcell_comb \u0|start_address|data_out[6]~feeder (
// Equation(s):
// \u0|start_address|data_out[6]~feeder_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|data_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|data_out[6]~feeder .extended_lut = "off";
defparam \u0|start_address|data_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|start_address|data_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N59
dffeas \u0|start_address|data_out[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[6] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N57
cyclonev_lcell_comb \u0|start_address|readdata[6] (
// Equation(s):
// \u0|start_address|readdata [6] = ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & \u0|start_address|data_out [6]) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|start_address|data_out [6]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[6] .extended_lut = "off";
defparam \u0|start_address|readdata[6] .lut_mask = 64'h00AA00AA00000000;
defparam \u0|start_address|readdata[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N58
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [6]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~6 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~6_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [6] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][6]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [6] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][6]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][6]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~6 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N2
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~6_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [6] & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][6]~q ) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [6] & ( 
// (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][6]~q )) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][6]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12 .lut_mask = 64'h0088008822AA22AA;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N2
dffeas \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [6] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [6]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~6 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N7
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N56
dffeas \u0|full|data_out[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [6]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|full|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|full|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|full|data_out[6] .is_wysiwyg = "true";
defparam \u0|full|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N39
cyclonev_lcell_comb \u0|full|readdata[6] (
// Equation(s):
// \u0|full|readdata [6] = (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & \u0|full|data_out [6]))

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|full|data_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|full|readdata [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|full|readdata[6] .extended_lut = "off";
defparam \u0|full|readdata[6] .lut_mask = 64'h0088008800880088;
defparam \u0|full|readdata[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N40
dffeas \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|full|readdata [6]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~6 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~6_combout  = ( \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [6] & ( (!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][6]~q ) ) ) # ( !\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [6] & ( (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][6]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][6]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~6 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N8
dffeas \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~6_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13_combout  = ( \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [6] & ( ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & ((\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][6]~q ) # 
// (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout )))) # (\u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12_combout ) ) ) # ( !\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [6] & ( 
// ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & (!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout  & \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][6]~q ))) # (\u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12_combout ) ) 
// )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_mux_001|src_data[6]~12_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][6]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13 .lut_mask = 64'h0F8F0F8F2FAF2FAF;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[77] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [77] = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datad(gnd),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [77]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[77] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[77] .lut_mask = 64'h0303575703035757;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[77] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[78] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [78] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [78]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[78] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[78] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[78] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y23_N8
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|src_data [78]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[79] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [79] = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [79]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79] .lut_mask = 64'h0033003355775577;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y23_N11
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|src_data [79]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data [78] & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1] & 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2]))) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((!\u0|mm_interconnect_0|cmd_mux|src_data [79])))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data [78] & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1] & !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2])) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1]),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [79]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [78]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 .lut_mask = 64'h2020202075207520;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N14
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|src_data [77]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0] & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (!\u0|mm_interconnect_0|cmd_mux|src_data [77] & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout )) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0] & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout  & ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # 
// (!\u0|mm_interconnect_0|cmd_mux|src_data [77]))) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data [77]),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 .lut_mask = 64'h00FA00FA00500050;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N23
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data [79] & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1] & 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2])) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data [79] & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1] & 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2]))) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((!\u0|mm_interconnect_0|cmd_mux|src_data [78])))) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1]),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [78]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [79]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 .lut_mask = 64'hD580D58080808080;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0] & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout  & ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # 
// (\u0|mm_interconnect_0|cmd_mux|src_data [77]))) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0] & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|cmd_mux|src_data [77] & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data [77]),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 .lut_mask = 64'h0003000300CF00CF;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N59
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & (((!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] & \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN 
// [0])) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0 .lut_mask = 64'h0545054500000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0 .lut_mask = 64'h0FFF0FFF00000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0_combout  = ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0_combout  & !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0_combout ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0 .lut_mask = 64'h8000800000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3 .lut_mask = 64'h5500550000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4 .lut_mask = 64'h8888888800000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout  ) + ( VCC ) + ( !VCC ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~14  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~14  ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~10  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~14  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9 .lut_mask = 64'h0000000000005555;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9_sumout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]) # 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0_combout ) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0])) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9_sumout  & ( ((\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0_combout )) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0_combout ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1 .lut_mask = 64'h30FF30FFFCFFFCFF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] & !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1] & (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & (\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] & !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0 .lut_mask = 64'h020002000F000F00;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & ( 
// (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] & \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0_combout  = ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] & 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0_combout  & !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0_combout ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0 .lut_mask = 64'h8000800000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2 .lut_mask = 64'h2222222200000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3 .lut_mask = 64'hA0A0A0A000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3_combout  ) + ( VCC ) + ( !VCC ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~14  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13 .lut_mask = 64'h00000000000000FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~14  ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~10  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~14  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9 .lut_mask = 64'h0000000000005555;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0_combout ) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0]) ) 
// ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9_sumout ) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0]) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0_combout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1 .lut_mask = 64'h3F3F3F3FBBBBBBBB;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[71] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [71] = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1_combout  & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout )) # 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout 
// ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [71]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71] .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[71] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N5
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [71]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits [1] = ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [1] & !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] .lut_mask = 64'h3030303000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout  ) + ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [0]))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0])) ) + ( !VCC ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~18  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout  ) + ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [0]))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0])) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17 .lut_mask = 64'h0000FC30000000FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [0] & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout )))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0])))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout  ) + ( !VCC ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~18  = CARRY(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [0] & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout )))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0])))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout  ) + ( !VCC ))

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [0]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17 .lut_mask = 64'h0000FF0000000347;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [0]) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0] & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [0]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] & ( 
// (\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] & !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3])) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1 .lut_mask = 64'h40404040F0F0F0F0;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout  & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout ))) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0 .lut_mask = 64'h8000000000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0_combout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17_sumout  ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0_combout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout  ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0_combout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17_sumout  ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0_combout  & ( 
// (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout ))) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17_sumout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17_sumout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17_sumout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 .lut_mask = 64'h11DD0F0F00FF0F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N55
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits [1]))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1])) ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout  ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~18  ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~14  = CARRY(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits [1]))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1])) ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout  ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~18  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 .lut_mask = 64'h0000FF00000003CF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [1]))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1])) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout  ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~18  ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~14  = CARRY(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [1]))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1])) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout  ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~18  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 .lut_mask = 64'h0000FF00000003CF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13_sumout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout  ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13_sumout  & ( 
// ((\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0_combout )) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout ) ) ) ) # ( 
// \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13_sumout  & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout  ) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13_sumout  & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout  & 
// ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13_sumout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0_combout ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 .lut_mask = 64'h0C0F55553F0F5555;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N13
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1] & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [1]) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1] & ( 
// (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [1] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1 .lut_mask = 64'h3300330033FF33FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [1]) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [1]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 .lut_mask = 64'h0033003355775577;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0] & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (!\u0|mm_interconnect_0|cmd_mux|src_data [77] & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout )) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0] & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout  & ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # 
// (!\u0|mm_interconnect_0|cmd_mux|src_data [77]))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data [77]),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 .lut_mask = 64'h00FC00FC00300030;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N53
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [0]) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 .lut_mask = 64'h003300330F3F0F3F;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] & ( ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]) # 
// (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1])))) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] & (((!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1] & 
// \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0])) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1 .lut_mask = 64'h2F002F00D0FFD0FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1_combout  & ( ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13_sumout ) # 
// (\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1])) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0]) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1_combout  & ( ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13_sumout ))) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0_combout ))) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0]) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0_combout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13_sumout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0 .lut_mask = 64'h3BFB3BFB3FFF3FFF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13_sumout  ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13_sumout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]) # (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0_combout ) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & 
// ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13_sumout  ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13_sumout  & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0_combout ),
	.datad(gnd),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1 .lut_mask = 64'h3030FFFFFCFCFFFF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[70] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [70] = (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout )))) # 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout )) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0_combout )))

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [70]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[70] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[70] .lut_mask = 64'h0537053705370537;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[70] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N2
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [70]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout  = SUM(( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0] ) + ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0] ) + ( !VCC ))
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14  = CARRY(( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0] ) + ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0] ) + ( !VCC ))

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout ),
	.cout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2_combout  = ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5_combout  & (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]))) ) ) # ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5_combout  & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0_combout  & ((!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) # ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout )))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0_combout  & (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ((!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) # (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout 
// )))))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout ),
	.datae(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2 .extended_lut = "on";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2 .lut_mask = 64'h3030333030302220;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N37
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5_combout  = ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout  & ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0] & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout  & ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0] & ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  ) ) ) # ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout  & 
// ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0] & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout )))) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout )) ) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout  & ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0] & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout ),
	.datae(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 .lut_mask = 64'h000A111BAAAABBBB;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N7
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout  = SUM(( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] ) + ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1] ) + ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14  ))
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10  = CARRY(( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] ) + ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1] ) + ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1]),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout ),
	.cout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6_combout  = ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1] & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout )))) ) ) # ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout  & 
// ((!\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (((!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1_combout )))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout  & ((!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1_combout )))))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout ),
	.datae(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1_combout ),
	.datag(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6 .extended_lut = "on";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6 .lut_mask = 64'h00F000EE00F000E0;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N19
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout  & ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1] & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # 
// ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout  & \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout )) ) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout  & ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1] & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout  & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout )) ) ) ) # ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout  & ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1] & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1])) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout  & \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout )))) ) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout  & ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1] & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout  & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ),
	.datae(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout ),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 .lut_mask = 64'h00035053F0F3F0F3;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N44
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout  = SUM(( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [2] ) + ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] ) + ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10  ))
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6  = CARRY(( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [2] ) + ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] ) + ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ),
	.cout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .lut_mask = 64'h0000CCCC000000FF;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout  & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout ))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & 
// ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout ) # ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout )))) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0 .lut_mask = 64'hE0C0800000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2 .lut_mask = 64'h0F000F0000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout  ) + ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [2])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~14  ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~10  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout  ) + ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [2])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~14  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [2]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 .lut_mask = 64'h0000F3C0000000FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout  ) + ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [2])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~14  ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~10  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout  ) + ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [2])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~14  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [2]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 .lut_mask = 64'h0000F3C0000000FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9_sumout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout  & ( (((\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0_combout )) # 
// (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout ) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9_sumout  & 
// ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout  & ( ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout  & ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0_combout )))) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]) ) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9_sumout  & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & (((\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0_combout )) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9_sumout  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout  & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout  & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0_combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0_combout ),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9_sumout ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0 .lut_mask = 64'h405070504F5F7F5F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N49
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2] & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [2]) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2] & ( 
// (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [2] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [2]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1 .lut_mask = 64'h505050505F5F5F5F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout  & ( 
// ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [2])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout  
// & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [2]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [2]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 .lut_mask = 64'h0303030303FF03FF;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1 .lut_mask = 64'h0000000088888888;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~10  ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~6  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1_combout  & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0_combout  & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2_combout  & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] & !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]))) ) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0_combout  & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2_combout ) # (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0_combout  & 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2_combout  & !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1])))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0_combout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0 .lut_mask = 64'hE080000080000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0] & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout ) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1]))) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] 
// & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout )) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1 .lut_mask = 64'h80808080C4C4C4C4;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~10  ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~6  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout ) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]))) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] 
// & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout )) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0 .lut_mask = 64'h80808080A2A2A2A2;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[72] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [72] = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout ) ) ) # 
// ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout  & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout )) # (\u0|mm_interconnect_0|cmd_mux|saved_grant 
// [0]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [72]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72] .lut_mask = 64'h7575757530303030;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[72] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N47
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [72]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2] & ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2] & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2] & ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2] & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) ) ) # ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2] & ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2] & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2] & ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2] & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datae(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1 .lut_mask = 64'h00CC00CCFFCC00CC;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [2] = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout  & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1_combout )) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout  & ( (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1_combout  & 
// ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ))) ) ) ) # ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout  & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1_combout )) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((!\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout )))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout  & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout  & ( (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1_combout  & 
// ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # ((!\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] .lut_mask = 64'h2232227222332277;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N25
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [2]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2] & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2] & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout  & ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2])))) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout )))) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 .lut_mask = 64'h03470347CFCFCFCF;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N55
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [5] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~5 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N34
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N24
cyclonev_lcell_comb \u0|full|data_out[5]~feeder (
// Equation(s):
// \u0|full|data_out[5]~feeder_combout  = \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [5]

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|full|data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|full|data_out[5]~feeder .extended_lut = "off";
defparam \u0|full|data_out[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|full|data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N25
dffeas \u0|full|data_out[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|full|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|full|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|full|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|full|data_out[5] .is_wysiwyg = "true";
defparam \u0|full|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N33
cyclonev_lcell_comb \u0|full|readdata[5] (
// Equation(s):
// \u0|full|readdata [5] = ( \u0|full|data_out [5] & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(!\u0|full|data_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|full|readdata [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|full|readdata[5] .extended_lut = "off";
defparam \u0|full|readdata[5] .lut_mask = 64'h00000000AA00AA00;
defparam \u0|full|readdata[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N35
dffeas \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|full|readdata [5]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N59
dffeas \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~5 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~5_combout  = ( \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [5] & ( (!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][5]~q ) ) ) # ( !\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [5] & ( (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][5]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][5]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~5 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N20
dffeas \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~5_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [5] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~5 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N16
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N54
cyclonev_lcell_comb \u0|start_address|data_out[5]~feeder (
// Equation(s):
// \u0|start_address|data_out[5]~feeder_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|data_out[5]~feeder .extended_lut = "off";
defparam \u0|start_address|data_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|start_address|data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N56
dffeas \u0|start_address|data_out[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[5] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N45
cyclonev_lcell_comb \u0|start_address|readdata[5] (
// Equation(s):
// \u0|start_address|readdata [5] = ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & \u0|start_address|data_out [5]) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datab(gnd),
	.datac(!\u0|start_address|data_out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[5] .extended_lut = "off";
defparam \u0|start_address|readdata[5] .lut_mask = 64'h0A0A0A0A00000000;
defparam \u0|start_address|readdata[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N46
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [5]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N44
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~5 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~5_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [5] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][5]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [5] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][5]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][5]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~5 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N50
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~5_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][5]~q ))) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [5]))))

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [5]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10 .lut_mask = 64'h028A028A028A028A;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11_combout  = ( \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10_combout  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// ((!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][5]~q ))) # (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout  & 
// (\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [5])))) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [5]),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][5]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux_001|src_data[5]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11 .lut_mask = 64'h028A028AFFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[79] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [79] = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2])) # 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [79]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[79] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[79] .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[79] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[78] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [78] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1])) # 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [78]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[78] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[78] .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[78] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y23_N37
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux_001|src_data [79]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N32
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [78]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & 
// ( (!\u0|mm_interconnect_0|cmd_mux_001|src_data [79] & \u0|mm_interconnect_0|cmd_mux_001|src_data [78]) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2] & \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|src_data [79]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|src_data [78]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 .lut_mask = 64'h00F000F022222222;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N14
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [77]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y25_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0] & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ) 
// # (\u0|mm_interconnect_0|cmd_mux_001|src_data [77]))) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0] & ( (\u0|mm_interconnect_0|cmd_mux_001|src_data [77] & 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout  & \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q )) ) 
// )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|src_data [77]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 .lut_mask = 64'h000500050F050F05;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N20
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|src_data [78] & ( \u0|mm_interconnect_0|cmd_mux_001|src_data [79] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1] & (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q )) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|src_data [78] & ( \u0|mm_interconnect_0|cmd_mux_001|src_data [79] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1] & (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q )) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_001|src_data [78] & ( !\u0|mm_interconnect_0|cmd_mux_001|src_data [79] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1] & (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q )) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|src_data [78] & ( !\u0|mm_interconnect_0|cmd_mux_001|src_data [79] & ( 
// ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1] & !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2])) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ) ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [1]),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [2]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|src_data [78]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|src_data [79]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 .lut_mask = 64'h8F8F808080808080;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y25_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0] & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout  & ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ) 
// # (\u0|mm_interconnect_0|cmd_mux_001|src_data [77]))) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0] & ( (\u0|mm_interconnect_0|cmd_mux_001|src_data [77] & 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout  & \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q )) ) 
// )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|src_data [77]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 .lut_mask = 64'h000500050F050F05;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N47
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y25_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[70] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [70] = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout  & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0_combout 
// )) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout  & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [70]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[70] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[70] .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[70] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N50
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [70]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y25_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout  = ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout  & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  
// & ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]))) # (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|cmd_mux_001|src_data [77])) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|src_data [77]),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 .lut_mask = 64'h00000000CCAACCAA;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N43
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y25_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout  = SUM(( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0] ) + 
// ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0] ) + ( !VCC ))
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14  = CARRY(( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0] ) + ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout ),
	.cout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( ((\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [0] & 
// \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( 
// (\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [0] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [0]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~2_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N49
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [70]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y25_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2_combout  = ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  
// & ( (((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5_combout )))) ) ) # ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5_combout  & ((!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout ) # ((!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q )))) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0_combout  & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout ) # (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q )))))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5_combout ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0_combout ),
	.datag(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2 .extended_lut = "on";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2 .lut_mask = 64'h00F000FC00F000A8;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N25
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y25_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5_combout  = ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0] & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout  & 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0] ) 
// ) # ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [0] & ( (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout  & 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0] & 
// ( (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE_q  & \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout ) 
// ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~7_combout ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 .lut_mask = 64'h05050033FFFF0033;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N31
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y25_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout  = SUM(( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] ) + ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1] ) + ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14  ))
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10  = CARRY(( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] ) + ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1] ) + ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout ),
	.cout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 .lut_mask = 64'h0000F0F000003333;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( ((\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [1] & 
// \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( 
// (\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [1] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [1]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~1_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y25_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[71] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [71] = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1_combout  & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout )) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1_combout  & ( 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [71]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[71] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[71] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[71] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N52
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [71]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y25_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6_combout  = ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  
// & ( ((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout  & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]))) ) ) # ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout  & ((!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ((!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1_combout )))) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout  & 
// ((!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1_combout )))))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1_combout ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~1_combout ),
	.datag(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6 .extended_lut = "on";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6 .lut_mask = 64'h3030332230303020;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N55
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y25_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1] 
// & ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout  & \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout ) 
// ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1] & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout  & 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout ) ) ) ) # ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1] & ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  ) 
// ) # ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1] & ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout  & 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]) ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.datae(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 .lut_mask = 64'h0055FFFF03030303;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N37
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y25_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout  = SUM(( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [2] ) + 
// ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] ) + ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10  ))
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6  = CARRY(( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [2] ) + ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] ) + ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ),
	.cout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y25_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout  = SUM(( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] ) + ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [3] ) + ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6  ))

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [3]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .lut_mask = 64'h0000FF0000005555;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1 .lut_mask = 64'h0000000030303030;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [3])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]))) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout  ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~10  ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~6  = CARRY(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [3])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]))) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout  ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~10  ))

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [3]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 .lut_mask = 64'h0000FF0000004747;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & 
// (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout  & ( 
// (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]) # (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0_combout )))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0 .lut_mask = 64'hA080A08080008000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [3])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]))) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout  ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~10  ))
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~6  = CARRY(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [3])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]))) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout  ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~10  ))

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [3]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 .lut_mask = 64'h0000FF0000004747;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout  ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & 
// (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout )))) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout 
//  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout )) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout ))))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout )))) # 
// (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout )) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout  & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout ))))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5_sumout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1 .lut_mask = 64'h10DF000010DFFFFF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N25
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [3] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [3] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [3]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( ((\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [3] & 
// \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( 
// (\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [3] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [3]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y24_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout  & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout  & !\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0])) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout  & ( 
// (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0_combout ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0 .lut_mask = 64'hCF00CF0003000300;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[73] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [73] = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1_combout  & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1_combout  & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout )) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [73]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[73] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[73] .lut_mask = 64'h5F0F5F0F55005500;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[73] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y25_N53
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [73]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3] & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3])) # (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]))) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0 .lut_mask = 64'h5F0A5F0A55005500;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [3] = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout  & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout  & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1_combout ) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout  & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout  & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1_combout ) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0_combout )))) ) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout  & ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0_combout  
// ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout  & ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout ),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] .lut_mask = 64'h33333333002A003F;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y25_N38
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [3]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout  = ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( ((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout  & 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3])) # (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 .lut_mask = 64'h05FF05FF33333333;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y25_N7
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [4] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~4 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N4
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N3
cyclonev_lcell_comb \u0|start_address|data_out[4]~feeder (
// Equation(s):
// \u0|start_address|data_out[4]~feeder_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|data_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|data_out[4]~feeder .extended_lut = "off";
defparam \u0|start_address|data_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|start_address|data_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N5
dffeas \u0|start_address|data_out[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[4] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N30
cyclonev_lcell_comb \u0|start_address|readdata[4] (
// Equation(s):
// \u0|start_address|readdata [4] = (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & \u0|start_address|data_out [4]))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datad(!\u0|start_address|data_out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[4] .extended_lut = "off";
defparam \u0|start_address|readdata[4] .lut_mask = 64'h00C000C000C000C0;
defparam \u0|start_address|readdata[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N32
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [4]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N35
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~4 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~4_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][4]~q  ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [4]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][4]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~4 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N41
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~4_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [4] & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][4]~q ) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [4] & ( 
// (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][4]~q )) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][4]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8 .lut_mask = 64'h00A000A00AAA0AAA;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N56
dffeas \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [4] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~4 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N10
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N29
dffeas \u0|full|data_out[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|full|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|full|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|full|data_out[4] .is_wysiwyg = "true";
defparam \u0|full|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N51
cyclonev_lcell_comb \u0|full|readdata[4] (
// Equation(s):
// \u0|full|readdata [4] = ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & \u0|full|data_out [4]) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|full|data_out [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|full|readdata [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|full|readdata[4] .extended_lut = "off";
defparam \u0|full|readdata[4] .lut_mask = 64'h00AA00AA00000000;
defparam \u0|full|readdata[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N53
dffeas \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|full|readdata [4]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~4 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~4_combout  = ( \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [4] & ( (!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][4]~q ) ) ) # ( !\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [4] & ( (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][4]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][4]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~4 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N17
dffeas \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~4_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9_combout  = ( \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [4] & ( ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & ((\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][4]~q ) # 
// (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout )))) # (\u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8_combout ) ) ) # ( !\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [4] & ( 
// ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & (!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout  & \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][4]~q ))) # (\u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8_combout ) ) 
// )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_mux_001|src_data[4]~8_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][4]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9 .lut_mask = 64'h0F8F0F8F2FAF2FAF;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] & 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2_combout  & !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]))) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2] & 
// (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] & ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]) # (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2_combout )))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2_combout ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0 .lut_mask = 64'hA800A80080008000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] & !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0 .lut_mask = 64'h0000000030303030;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout  & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1] & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0] & 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0_combout )) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0] & ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1]) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0_combout ))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARBURST [0]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1 .lut_mask = 64'h88CC88CC00440044;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[73] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [73] = (!\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1_combout ))) # 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout ) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1_combout 
// ))))

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [73]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73] .lut_mask = 64'h7530753075307530;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[73] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N43
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [73]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [3]) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] 
// & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [3]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 .lut_mask = 64'h0033003355775577;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N1
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [3]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y22_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3] & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]~DUPLICATE_q )) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3] & \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]~DUPLICATE_q )) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3]),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0 .lut_mask = 64'h33F333F300C000C0;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [3] = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1_combout  & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0_combout ))) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout )) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1_combout  & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0_combout )))) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout  & ((!\u0|mm_interconnect_0|cmd_mux|saved_grant [0])))) ) ) ) # ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1_combout  & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0_combout  & ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout  & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1_combout  & ( (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0_combout  & 
// ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout  & 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [0])))) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] .lut_mask = 64'h3310331133503355;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N2
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [3]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0] & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout  & ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # 
// (\u0|mm_interconnect_0|cmd_mux|src_data [77]))) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0] & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|cmd_mux|src_data [77] & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [77]),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 .lut_mask = 64'h010101010B0B0B0B;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N20
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N50
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout  = SUM(( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [3] ) + ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] ) + ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6  ))

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .lut_mask = 64'h0000FF0000005555;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout  & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3])) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3]))) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout )))) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout  & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]))) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3]),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 .lut_mask = 64'h03CF03CF47CF47CF;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N49
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [3] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~3 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N32
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N18
cyclonev_lcell_comb \u0|full|data_out[3]~feeder (
// Equation(s):
// \u0|full|data_out[3]~feeder_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|full|data_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|full|data_out[3]~feeder .extended_lut = "off";
defparam \u0|full|data_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|full|data_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N19
dffeas \u0|full|data_out[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|full|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|full|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|full|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|full|data_out[3] .is_wysiwyg = "true";
defparam \u0|full|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N36
cyclonev_lcell_comb \u0|full|readdata[3] (
// Equation(s):
// \u0|full|readdata [3] = ( \u0|full|data_out [3] & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(!\u0|full|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|full|readdata [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|full|readdata[3] .extended_lut = "off";
defparam \u0|full|readdata[3] .lut_mask = 64'h00000000F000F000;
defparam \u0|full|readdata[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N37
dffeas \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|full|readdata [3]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N5
dffeas \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~3 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~3_combout  = (!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & (\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [3])) # 
// (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & ((\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][3]~q )))

	.dataa(!\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [3]),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~3 .lut_mask = 64'h4477447744774477;
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N14
dffeas \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~3_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [3] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~3 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N41
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N0
cyclonev_lcell_comb \u0|start_address|data_out[3]~feeder (
// Equation(s):
// \u0|start_address|data_out[3]~feeder_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|data_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|data_out[3]~feeder .extended_lut = "off";
defparam \u0|start_address|data_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|start_address|data_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N2
dffeas \u0|start_address|data_out[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[3] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N12
cyclonev_lcell_comb \u0|start_address|readdata[3] (
// Equation(s):
// \u0|start_address|readdata [3] = (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & \u0|start_address|data_out [3]))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datad(!\u0|start_address|data_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[3] .extended_lut = "off";
defparam \u0|start_address|readdata[3] .lut_mask = 64'h00C000C000C000C0;
defparam \u0|start_address|readdata[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N13
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[3]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [3]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N14
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [3]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N17
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~3 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~3_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][3]~q  ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [3]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][3]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~3 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N38
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~3_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6_combout  = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][3]~q ))) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[3]~DUPLICATE_q ))))

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[3]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6 .lut_mask = 64'h028A028A028A028A;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7_combout  = ( \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6_combout  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// ((!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][3]~q ))) # (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout  & 
// (\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [3])))) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [3]),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][3]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux_001|src_data[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7 .lut_mask = 64'h028A028AFFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~2 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N22
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N5
dffeas \u0|full|data_out[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|full|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|full|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|full|data_out[2] .is_wysiwyg = "true";
defparam \u0|full|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N0
cyclonev_lcell_comb \u0|full|readdata[2] (
// Equation(s):
// \u0|full|readdata [2] = ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & ( (\u0|full|data_out [2] & 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]) ) )

	.dataa(!\u0|full|data_out [2]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|full|readdata [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|full|readdata[2] .extended_lut = "off";
defparam \u0|full|readdata[2] .lut_mask = 64'h5050505000000000;
defparam \u0|full|readdata[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N8
dffeas \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|full|readdata [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N47
dffeas \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~2_combout  = (!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & (\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [2])) # 
// (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & ((\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][2]~q )))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [2]),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~2 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N53
dffeas \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~2_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N23
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [2] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~2 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N37
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N39
cyclonev_lcell_comb \u0|start_address|data_out[2]~feeder (
// Equation(s):
// \u0|start_address|data_out[2]~feeder_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|data_out[2]~feeder .extended_lut = "off";
defparam \u0|start_address|data_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|start_address|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N41
dffeas \u0|start_address|data_out[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[2] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N18
cyclonev_lcell_comb \u0|start_address|readdata[2] (
// Equation(s):
// \u0|start_address|readdata [2] = ( \u0|start_address|data_out [2] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|start_address|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[2] .extended_lut = "off";
defparam \u0|start_address|readdata[2] .lut_mask = 64'h00000000C0C0C0C0;
defparam \u0|start_address|readdata[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N19
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [2]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~2_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [2] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][2]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [2] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][2]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][2]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N11
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~2_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N20
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[2]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [2]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[2]~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][2]~q ) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[2]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][2]~q )) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][2]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4 .lut_mask = 64'h0088008822AA22AA;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5_combout  = ( \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4_combout  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// ((!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][2]~q ))) # (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout  & 
// (\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [2])))) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [2]),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][2]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux_001|src_data[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5 .lut_mask = 64'h028A028AFFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y25_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[77] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [77] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0])) # 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [77]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[77] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[77] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[77] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y25_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & 
// ( (!\u0|mm_interconnect_0|cmd_mux_001|src_data [77] & \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0] & 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|src_data [77]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg [0]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 .lut_mask = 64'h00F000F000AA00AA;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N23
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[72] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [72] = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout  & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout 
// ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout  & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout )) # 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [72]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[72] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[72] .lut_mask = 64'h7575757530303030;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[72] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y25_N44
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [72]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout  & ( 
// ((\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [2] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1])) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout  & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [2] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [2]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 .lut_mask = 64'h000F000F555F555F;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2])) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]))) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2] & ( (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1 .lut_mask = 64'h55005500F5A0F5A0;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [2] = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1_combout  & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout  & ((!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1_combout  & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout  & 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout  & ((!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout )))) ) ) ) # ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1_combout  & ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1_combout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1_combout ),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] .lut_mask = 64'h0000FFFF005100F3;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y25_N13
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [2]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2] 
// & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout 
// ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  
// & (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout  & (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]))) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout 
// )))) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 .lut_mask = 64'h101F101FF0FFF0FF;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y25_N56
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [1])

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~1 .lut_mask = 64'h0033003300330033;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N13
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N47
dffeas \u0|start_address|data_out[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[1] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N24
cyclonev_lcell_comb \u0|start_address|readdata[1] (
// Equation(s):
// \u0|start_address|readdata [1] = (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & \u0|start_address|data_out [1]))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datad(!\u0|start_address|data_out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[1] .extended_lut = "off";
defparam \u0|start_address|readdata[1] .lut_mask = 64'h00C000C000C000C0;
defparam \u0|start_address|readdata[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N25
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [1]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~1_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [1] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][1]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [1] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][1]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][1]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N8
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [1] & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][1]~q ) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [1] & ( 
// (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][1]~q )) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][1]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2 .lut_mask = 64'h0088008822AA22AA;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N9
cyclonev_lcell_comb \u0|full|readdata[1] (
// Equation(s):
// \u0|full|readdata [1] = (\u0|full|data_out [1] & (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]))

	.dataa(!\u0|full|data_out [1]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|full|readdata [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|full|readdata[1] .extended_lut = "off";
defparam \u0|full|readdata[1] .lut_mask = 64'h5000500050005000;
defparam \u0|full|readdata[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N10
dffeas \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|full|readdata [1]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N2
dffeas \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y22_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~1_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][1]~q  ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [1]),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][1]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~1 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N11
dffeas \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3_combout  = ( \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [1] & ( ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & ((\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][1]~q ) # 
// (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout )))) # (\u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2_combout ) ) ) # ( !\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [1] & ( 
// ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & (!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout  & \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][1]~q ))) # (\u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2_combout ) ) 
// )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_mux_001|src_data[1]~2_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][1]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3 .lut_mask = 64'h0F8F0F8F2FAF2FAF;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [3])) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & ((\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [3])) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [3]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3 .lut_mask = 64'h03F303F3F303F303;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout  ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N11
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN 
// [0] $ (((!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]))))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [4])))) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  
// & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [4])) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [4]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2 .lut_mask = 64'h03F303F353A353A3;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout  ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout  $ (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ) ) 
// )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2 .lut_mask = 64'h3C3C3C3C0F0F0F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N7
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N13
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0 .lut_mask = 64'h0000000011111111;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0_combout  & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// (\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [6]))) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0_combout  & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [6]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [6]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0 .lut_mask = 64'h003300330C3F0C3F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout  & ( ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout )) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout  & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout  & 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1 .lut_mask = 64'h20202020DFDFDFDF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N17
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0_combout  $ 
// (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5] & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0_combout  $ (!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1 .lut_mask = 64'h50A050A05FAF5FAF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  $ ((((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout 
// ) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout )) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0 .lut_mask = 64'h20DF20DF00FF00FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N5
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout  = ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [6] & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q  & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [3] & 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [4] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [2]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~q ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [3]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [4]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [2]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [6]),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 .lut_mask = 64'h4000000000000000;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout  & ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) ) # ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 .lut_mask = 64'hC0C0CCCCC0C0CCCC;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N31
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload[0] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload [0] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0]) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload[0] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload[0] .lut_mask = 64'h333333333F3F3F3F;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N35
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|src_payload [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q  & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) # ((!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout  & 
// ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ))) # (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout  & 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ))) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q  & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ((!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout  & 
// ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ))) # (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout  & 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q )))) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .lut_mask = 64'h01310131CDFDCDFD;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q )) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & 
// ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q )))) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & 
// (((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1])))) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .lut_mask = 64'h05DD05DD55DD55DD;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N41
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N22
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q  & 
// ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout  = ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]))) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q )) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] 
// ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 .lut_mask = 64'h00FF00FFEE44EE44;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y21_N56
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N2
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [4] & ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ) # 
// ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ) # 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )) ) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )) ) ) ) # ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ) # ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  
// & ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]))) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ))) ) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [4] & ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]))) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datae(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 .lut_mask = 64'h00E4FF4E0044FFEE;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout  = ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] 
// & !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4])) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 .lut_mask = 64'h3000300000000000;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y21_N35
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3_combout  = ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout  $ (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5])))) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5])))) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout  $ (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5])))) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & (((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5])) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3 .lut_mask = 64'h1BF51BF50AE40AE4;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y21_N49
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [6] & ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// (((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5])))) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )) ) 
// ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  
// & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout )) ) ) ) # ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & ( ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5])) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ) ) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & (((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout )))) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ),
	.datae(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4 .lut_mask = 64'h11B1FF5F00A0EE4E;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4_combout  ) # ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4_combout  & ( 
// (((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~1_combout ) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3_combout )) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout )) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~combout  & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .lut_mask = 64'h000000000CCC0CCC;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N37
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout )) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & 
// ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ) # (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout )))) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .lut_mask = 64'h2220222022002200;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ) # 
// ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  & (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ))) ) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  & (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout )) ) ) ) # ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ) ) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  & (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datae(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .lut_mask = 64'h0202FF0F0202FF02;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N56
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout  & ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  ) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout  & ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ) ) ) ) # ( 
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout  & ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ))) ) ) ) # ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout  & ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ))) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout ),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .lut_mask = 64'h08A80AAA8888AAAA;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & 
// ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .lut_mask = 64'h050505050F0F0F0F;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N53
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~0_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & ( (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][59]~q ) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & ( (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][59]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][59]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N32
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][59] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~0_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][59] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][59] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y23_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux|src1_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57]~q  & ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][112]~q  & ( (!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0] & 
// (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  & !\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) ) ) ) # ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57]~q  & ( 
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][112]~q  & ( ((!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0] & (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) # (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][59]~q ) ) ) ) # ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57]~q  & ( 
// !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][112]~q  & ( (!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0] & !\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57]~q  & ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][112]~q  & ( ((!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0] & 
// !\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][59]~q ) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0]),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][59]~q ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57]~q ),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux|src1_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux|src1_valid~0 .lut_mask = 64'hBB33AA00B333A000;
defparam \u0|mm_interconnect_0|rsp_demux|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [0] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~0 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N8
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N59
dffeas \u0|full|data_out[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|full|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|full|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|full|data_out[0] .is_wysiwyg = "true";
defparam \u0|full|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N48
cyclonev_lcell_comb \u0|full|readdata[0] (
// Equation(s):
// \u0|full|readdata [0] = ( \u0|full|data_out [0] & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|full|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|full|readdata [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|full|readdata[0] .extended_lut = "off";
defparam \u0|full|readdata[0] .lut_mask = 64'h00000000A0A0A0A0;
defparam \u0|full|readdata[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N49
dffeas \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|full|readdata [0]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N47
dffeas \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y22_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~0_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][0]~q  ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [0] ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[1][0]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~0 .lut_mask = 64'h5555555500FF00FF;
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N50
dffeas \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem~0_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N11
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [0] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~0 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N2
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N38
dffeas \u0|start_address|data_out[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[0] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N6
cyclonev_lcell_comb \u0|start_address|readdata[0] (
// Equation(s):
// \u0|start_address|readdata [0] = (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & \u0|start_address|data_out [0]))

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(!\u0|start_address|data_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|start_address|readdata [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|start_address|readdata[0] .extended_lut = "off";
defparam \u0|start_address|readdata[0] .lut_mask = 64'h0808080808080808;
defparam \u0|start_address|readdata[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N7
dffeas \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|readdata [0]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [0] & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][0]~q ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [0] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][0]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[1][0]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N5
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem~0_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [0] & ( (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][0]~q ) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [0] & ( 
// (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & (!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout  & \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][0]~q )) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem[0][0]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0 .lut_mask = 64'h0088008822AA22AA;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout  = ( \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// ((!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][0]~q ))) # (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout  & 
// (\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [0])))) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_translator|av_readdata_pre [0]),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem[0][0]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1 .lut_mask = 64'h028A028AFFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[99] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [99] = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( ((\u0|hps_0|fpga_interfaces|h2f_lw_ARID [11] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1])) # 
// (\u0|hps_0|fpga_interfaces|h2f_lw_AWID [11]) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARID [11] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [11]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [11]),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [99]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[99] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[99] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[99] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N58
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [99]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~19 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~19_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][99]~q  & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99] ) ) # ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][99]~q  & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99] & ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  ) ) ) # ( 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][99]~q  & ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99] & ( 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][99]~q ),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [99]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~19 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N32
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][99] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~19_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][99]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][99] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][99] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[99] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [99] = ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & ( ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][99]~q )) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][99]~q ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & ( (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][99]~q ) ) 
// )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][99]~q ),
	.datac(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][99]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [99]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[99] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[99] .lut_mask = 64'h000F000F333F333F;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[99] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[98] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [98] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [10])) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARID [10]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [10]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [10]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [98]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[98] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[98] .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[98] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N49
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [98]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [98]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~18 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~18_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [98] & ( (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][98]~q ) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [98] & ( (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][98]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][98]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [98]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~18 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N17
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][98] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~18_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][98]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][98] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][98] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[98] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [98] = ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & ( ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][98]~q )) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][98]~q ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & ( (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][98]~q ) ) 
// )

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][98]~q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][98]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [98]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[98] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[98] .lut_mask = 64'h0505050505FF05FF;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[98] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[97] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [97] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [9] & ( ((\u0|hps_0|fpga_interfaces|h2f_lw_AWID [9] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q )) # 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARID [9] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWID [9] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [9]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [97]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[97] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[97] .lut_mask = 64'h000F000F333F333F;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[97] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N34
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [97]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [97]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~17 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~17_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [97] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][97]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [97] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][97]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][97]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [97]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~17 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N52
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][97] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~17_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][97]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][97] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][97] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[97] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [97] = (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & ((\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][97]~q )))) # 
// (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & (((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][97]~q )) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][97]~q )))

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][97]~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][97]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [97]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[97] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[97] .lut_mask = 64'h0537053705370537;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[97] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[96] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [96] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [8] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [8])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_ARID [8] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [8]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [96]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[96] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[96] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[96] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N25
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [96]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [96]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N41
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][96] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][96]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][96] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][96] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~16 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~16_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][96]~q  ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [96] ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [96]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][96]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~16 .lut_mask = 64'h5555555500FF00FF;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N44
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][96] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~16_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][96]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][96] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][96] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[96] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [96] = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][96]~q  & ( ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][96]~q )) # 
// (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][96]~q  & ( (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][96]~q ) ) 
// )

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][96]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][96]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [96]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[96] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[96] .lut_mask = 64'h0033003355775577;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[96] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[95] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [95] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [7] & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [7])) # 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARID [7] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [7]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [7]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [95]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[95] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[95] .lut_mask = 64'h0055005533773377;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[95] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N46
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [95]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [95]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~15 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~15_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][95]~q  & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [95] ) ) # ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][95]~q  & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [95] & ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  ) ) ) # ( 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][95]~q  & ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [95] & ( 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][95]~q ),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [95]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~15 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N59
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][95] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~15_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][95]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][95] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][95] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[95] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [95] = (!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][95]~q ))) # 
// (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][95]~q )) # (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][95]~q )))

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][95]~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][95]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [95]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[95] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[95] .lut_mask = 64'h0357035703570357;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[95] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[94] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [94] = (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\u0|hps_0|fpga_interfaces|h2f_lw_ARID [6])))) # 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [6])) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWID [6])))

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [6]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [94]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[94] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[94] .lut_mask = 64'h0537053705370537;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[94] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N43
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [94]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [94]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~14 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~14_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [94] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][94]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [94] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][94]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][94]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [94]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~14 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N56
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][94] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~14_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][94]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][94] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][94] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[94] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [94] = ( \u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & ( ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][94]~q )) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][94]~q ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & ( (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][94]~q ) ) 
// )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][94]~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][94]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [94]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[94] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[94] .lut_mask = 64'h0303030303FF03FF;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[94] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[93] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [93] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [5] & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [5])) # 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARID [5] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [5]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [93]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[93] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[93] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[93] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N10
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [93]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N26
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][93] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][93]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][93] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][93] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~13 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~13_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][93]~q  & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93]) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][93]~q  & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][93]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~13 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N47
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][93] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~13_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][93]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][93] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[93] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [93] = (!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][93]~q ))) # 
// (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][93]~q )) # (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][93]~q )))

	.dataa(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][93]~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][93]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [93]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[93] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[93] .lut_mask = 64'h0357035703570357;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[93] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[92] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [92] = (!\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ((\u0|hps_0|fpga_interfaces|h2f_lw_ARID [4])))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [4])) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWID [4])))

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [4]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [92]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[92] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[92] .lut_mask = 64'h0537053705370537;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[92] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N49
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [92]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~12 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~12_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92] & ( (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][92]~q ) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92] & ( (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][92]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][92]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~12 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N50
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][92] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~12_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][92]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][92] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][92] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y22_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[92] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [92] = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][92]~q  & ( ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][92]~q )) # 
// (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][92]~q  & ( (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][92]~q ) ) 
// )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datac(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][92]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][92]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [92]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[92] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[92] .lut_mask = 64'h000F000F333F333F;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[92] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[91] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [91] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [3] & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [3])) # 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARID [3] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [3]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [91]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[91] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[91] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[91] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N22
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [91]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N8
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][91] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][91]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][91] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][91] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~11 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~11_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][91]~q  & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91]) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][91]~q  & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][91]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~11 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N5
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][91] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~11_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][91]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][91] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[91] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [91] = ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & ( ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][91]~q )) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][91]~q ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & ( (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][91]~q ) ) 
// )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][91]~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][91]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [91]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[91] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[91] .lut_mask = 64'h000F000F555F555F;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[91] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout ) # ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 .lut_mask = 64'h0A0A0A0ACECECECE;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9_combout  = ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8_combout  & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] $ 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2])) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8_combout  & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] $ (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]))) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9 .lut_mask = 64'h50A050A05FAF5FAF;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y21_N47
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1] $ (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0])))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1] $ (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0 .lut_mask = 64'h006600660F6F0F6F;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~1_combout  = ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0_combout  & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] $ 
// (((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2])))) 
// # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0_combout  & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] $ 
// (((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]))))) 
// ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~1 .lut_mask = 64'h20D020D02FDF2FDF;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]) # (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]))) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1] & (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6 .lut_mask = 64'h0005000500FA00FA;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y21_N20
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4] & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2] & 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3])) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4] & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ) # ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2])) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .lut_mask = 64'hCFFFCFFF30003000;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout  & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6_combout ))) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout  & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7 .lut_mask = 64'hCFDFCFDF03130313;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] $ (((!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]) # (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN 
// [0]))) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1 .lut_mask = 64'h0F0F0F0F1E1E1E1E;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout  & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4 .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y21_N8
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout  = ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4] & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2] & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3])) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 .lut_mask = 64'h2200220000000000;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout  & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]))) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4_combout )) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout  & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]))) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4_combout )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5 .lut_mask = 64'h03CF03CFCF03CF03;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3] & (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1])) 
// ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [3]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0 .lut_mask = 64'h0000000000050005;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~2 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~2_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout  & ( 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout  & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~2 .lut_mask = 64'h000033330F0F3F3F;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y21_N11
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5] & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6]))) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~2_combout )) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5] & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout  $ (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6])))) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~2_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~2_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3 .lut_mask = 64'h1DD11DD111DD11DD;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5_combout  & ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3_combout  & ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout  ) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5_combout  & ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3_combout  & ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout  ) ) ) # ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5_combout  & ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3_combout  & ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout  ) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5_combout  & ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3_combout  & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ) # 
// ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9_combout  & 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~1_combout  & 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~1_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~7_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ),
	.datae(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5_combout ),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .lut_mask = 64'hFF40FF00FF00FF00;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y21_N14
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N5
dffeas \u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y22_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|cp_ready~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|cp_ready~1_combout  = ( \u0|mm_interconnect_0|full_s1_agent|local_write~combout  & ( (!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [1] & (!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter 
// [0] & \u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~q )) ) ) # ( !\u0|mm_interconnect_0|full_s1_agent|local_write~combout  & ( (!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [1] & 
// (\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [0] & \u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~q )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [1]),
	.datac(!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [0]),
	.datad(!\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent|local_write~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|cp_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|cp_ready~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|cp_ready~1 .lut_mask = 64'h000C000C00C000C0;
defparam \u0|mm_interconnect_0|full_s1_agent|cp_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout  = (!\u0|mm_interconnect_0|cmd_mux|src_data [78] & !\u0|mm_interconnect_0|cmd_mux|src_data [79])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data [78]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [79]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 .lut_mask = 64'hF000F000F000F000;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y23_N44
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[33] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [33] = ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [1])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1])

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[33] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[33] .lut_mask = 64'h3377337733773377;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[33] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y23_N29
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [33]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[35] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [35] = ( \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [3] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [3] & ( 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[35] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[35] .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[35] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y23_N47
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [35]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[32] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [32] = ( \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [0] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [0] & ( 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[32] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[32] .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[32] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y23_N23
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [32]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|cp_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|cp_ready~0_combout  = (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1] & 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3] & (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2] & 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0])))

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1]),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3]),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2]),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|cp_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|cp_ready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|cp_ready~0 .lut_mask = 64'h8000800080008000;
defparam \u0|mm_interconnect_0|full_s1_agent|cp_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|cp_ready~2 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|cp_ready~2_combout  = ( \u0|mm_interconnect_0|full_s1_agent|cp_ready~0_combout  & ( (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ) # (\u0|mm_interconnect_0|full_s1_agent|cp_ready~1_combout ))) ) ) # ( !\u0|mm_interconnect_0|full_s1_agent|cp_ready~0_combout  & ( 
// (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & \u0|mm_interconnect_0|full_s1_agent|cp_ready~1_combout ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent|cp_ready~1_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent|cp_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|cp_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|cp_ready~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|cp_ready~2 .lut_mask = 64'h0C0C0C0CCC0CCC0C;
defparam \u0|mm_interconnect_0|full_s1_agent|cp_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q  & ( 
// ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// \u0|mm_interconnect_0|full_s1_agent|cp_ready~2_combout ))) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q  & ( ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # (!\u0|mm_interconnect_0|full_s1_agent|cp_ready~2_combout )))) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent|cp_ready~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .lut_mask = 64'h3F2F3F2F0F2F0F2F;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N22
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout  = (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .lut_mask = 64'hCCFFCCFFCCFFCCFF;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N26
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & 
// ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) # (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .lut_mask = 64'h3232323230303030;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~2_combout  & 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q  & !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~2_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .lut_mask = 64'h0000000005000500;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout  = ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~combout  & ((((!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout )) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ))) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~combout  & 
// (((!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout )))))) ) ) # ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// ((((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q  & \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout )) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout )))) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~combout ),
	.datae(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ),
	.datag(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .extended_lut = "on";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .lut_mask = 64'h5F000404DFCCCCCC;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N25
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y21_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~1_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [2] & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & (((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3])))) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]))) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q )))) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [2] & ( (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & 
// (((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3])))) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  & ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]))) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// (!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q )))) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~1 .lut_mask = 64'h0EF40EF404FE04FE;
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y21_N59
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y23_N47
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][66] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][66]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][66] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~7 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~7_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3])) # (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][66]~q ))) ) ) # 
// ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][66]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][66]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~7 .lut_mask = 64'h003300330C3F0C3F;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N23
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~7_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N26
dffeas \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_busy (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_busy .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_busy .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N56
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][67] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][67] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][67] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y23_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~6 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~6_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( 
// (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ((\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][67]~q ))) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][67]~q 
// ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][67]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~6 .lut_mask = 64'h000F000F303F303F;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N29
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][67] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~6_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][67]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][67] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][67] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N5
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][69] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][69]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][69] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][69] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y23_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~4 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~4_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( 
// (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ((\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][69]~q ))) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][69]~q 
// ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][69]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~4 .lut_mask = 64'h005500550A5F0A5F;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N50
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][69] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~4_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][69]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][69] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][69] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N59
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][68] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][68]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][68] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][68] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y23_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~5 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~5_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( 
// (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ((\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][68]~q ))) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][68]~q 
// ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][68]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~5 .lut_mask = 64'h0055005522772277;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N53
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][68] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~5_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][68]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][68] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][68] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y23_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~1_combout  = ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][69]~q  & ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][68]~q  & ( 
// (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE_q  & (!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_busy~q  & !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][67]~q )) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][69]~q ),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][68]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~1 .lut_mask = 64'h8080000000000000;
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N44
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][65] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][65]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][65] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~3 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~3_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2])) # (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][65]~q ))) ) ) # 
// ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q )) # (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][65]~q ))) ) 
// )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][65]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~3 .lut_mask = 64'h447744770C3F0C3F;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N47
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~3_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y23_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~5 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q  & ( (\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// (\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout  & ((!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_busy~q ) # (!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2])))) ) ) # 
// ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q  & ( (\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout  & ((!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_busy~q ) # 
// (!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2]))) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~5 .lut_mask = 64'h3330333011101110;
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N14
dffeas \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N22
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~7_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y23_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~4 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout  = ( \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~q  & ( 
// (\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout  & ((!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q )) # 
// (\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2]))))) ) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~q  & ( (\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q )) # (\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// ((!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2]))))) ) ) ) # ( \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~q  & ( 
// (\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout  & ((!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q )) # 
// (\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2]))))) ) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~q  & ( (\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// ((!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q )) # (\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// ((!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2]))))) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datae(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~4 .lut_mask = 64'h3120203113020213;
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N50
dffeas \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y23_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~2 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~2_combout  = ( \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [4] & ( (!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & 
// !\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [3]) ) ) # ( !\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [4] & ( 
// (\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [3]) # (\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datac(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~2 .lut_mask = 64'h3F3F3F3FC0C0C0C0;
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y23_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~3 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE_q  & ( \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout  & ( 
// (!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][67]~q ))) # (\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// (!\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~2_combout )) ) ) ) # ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE_q  & ( \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout  & ( 
// (!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q  $ (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][67]~q )))) # 
// (\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~2_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~2_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datae(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~3 .lut_mask = 64'h00000000E44E44EE;
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N32
dffeas \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y23_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~0_combout  = ( !\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [5] & ( (!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & 
// (!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & !\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [4])) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datab(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datac(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~0 .lut_mask = 64'h8080808000000000;
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y23_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~0_combout  = ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][68]~q  & ( (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q  & !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][67]~q )) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][68]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~0 .lut_mask = 64'h8800880000000000;
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N8
dffeas \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y23_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout  = ( \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & ( 
// \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout  & ( (!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((!\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~0_combout  $ 
// (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][69]~q )))) # (\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (!\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~0_combout )) ) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [6] & ( \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout  & ( 
// (!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & ((!\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~0_combout  $ (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][69]~q )))) # 
// (\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~0_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~0_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~0_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][69]~q ),
	.datae(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~1 .lut_mask = 64'h000000001BB14EE4;
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N7
dffeas \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y23_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~3 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~3_combout  = ( !\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [5] & ( (!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & 
// (!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [4] & !\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE_q )) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datad(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~3 .lut_mask = 64'hA000A00000000000;
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y23_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~6 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][69]~q  & ( \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout  & ( 
// (\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~0_combout  & !\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [6])) ) ) ) # 
// ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][69]~q  & ( \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout  & ( (!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & 
// (((\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~0_combout )))) # (\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  & (\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~0_combout  & 
// ((!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [6])))) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~0_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~0_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.datae(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][69]~q ),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~6 .lut_mask = 64'h000000001B0A1100;
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N2
dffeas \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y23_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  = ( \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_busy~q  & ( ((!\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~3_combout ) # 
// (\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [7])) # (\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datac(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~3_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0 .lut_mask = 64'h00000000F3FFF3FF;
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y23_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~1_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][68]~q  & ( (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q  & (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][67]~q  
// & !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE_q )) ) ) # ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][68]~q  & ( ((\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][67]~q )) # (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][67]~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][68]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~1 .lut_mask = 64'h5FFF5FFFA000A000;
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y23_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~1_combout  = ( \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & ( !\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [5] ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & ( !\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [5] $ 
// (((!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [4] & !\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [3]))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datac(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datad(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~1 .lut_mask = 64'h3FC03FC0FF00FF00;
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y23_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout  = ( \u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~1_combout  & ( (!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  
// & (!\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~1_combout  & \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout )) ) ) # ( !\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~1_combout  & ( 
// (\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout  & ((!\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~1_combout ) # (\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add1~1_combout ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|Add0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~2 .lut_mask = 64'h00F500F500A000A0;
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N17
dffeas \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y23_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~0_combout  = ( !\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & ( (\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_busy~q  & (!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [5] & 
// (!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & !\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [4]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datac(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datad(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datae(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~0 .lut_mask = 64'h0000000040000000;
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y23_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout  = ( !\u0|mm_interconnect_0|full_s1_agent|comb~0_combout  & ( \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~0_combout  & ( 
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57]~q  ) ) ) # ( \u0|mm_interconnect_0|full_s1_agent|comb~0_combout  & ( !\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~0_combout  & ( 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57]~q  & ((!\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~1_combout ) # (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_agent|comb~0_combout  & ( !\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~0_combout  & ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57]~q  ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~1_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datae(!\u0|mm_interconnect_0|full_s1_agent|comb~0_combout ),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2 .lut_mask = 64'h0F0F0F0A0F0F0000;
defparam \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~1_combout  & ( 
// ((!\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout )) # (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ) ) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~1_combout  & ( (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  & 
// ((!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout ) # (\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout ))) ) ) ) # ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [1] & ( 
// !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~1_combout  & ( (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout ) # (\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|read~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000F5F531313B3B;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N31
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N11
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][90] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][90]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][90] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][90] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[90] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [90] = (!\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ((\u0|hps_0|fpga_interfaces|h2f_lw_ARID [2])))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_lw_ARID [2])) # (\u0|hps_0|fpga_interfaces|h2f_lw_AWID [2])))

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [2]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [90]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[90] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[90] .lut_mask = 64'h0537053705370537;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[90] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N37
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [90]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [90]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~10 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~10_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [90] & ( (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][90]~q ) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [90] & ( (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][90]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][90]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [90]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~10 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N20
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][90] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~10_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][90]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][90] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][90] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[90] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [90] = (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][90]~q ))) # 
// (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & (((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][90]~q )) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][90]~q )))

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][90]~q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][90]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [90]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[90] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[90] .lut_mask = 64'h0357035703570357;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[90] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[89] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [89] = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARID [1] & ( ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [1])) # 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARID [1] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_AWID [1]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWID [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARID [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [89]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[89] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[89] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[89] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y22_N58
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [89]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [89]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~9 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~9_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][89]~q  & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [89] ) ) # ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][89]~q  & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [89] & ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  ) ) ) # ( 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][89]~q  & ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [89] & ( 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][89]~q ),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [89]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~9 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N2
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][89] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~9_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][89]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][89] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][89] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[89] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [89] = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][89]~q  & ( ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][89]~q )) # 
// (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ) ) ) # ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][89]~q  & ( (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][89]~q ) ) 
// )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datac(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][89]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][89]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [89]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[89] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[89] .lut_mask = 64'h000F000F333F333F;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[89] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [2] ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4 .lut_mask = 64'h0F0F0F0FFF00FF00;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout  & \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & ( 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout  & \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q )) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 .lut_mask = 64'h0FCF0FCF00CC00CC;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y25_N22
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9_combout  = ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]))) # (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8_combout )) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]))) # (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9 .lut_mask = 64'h05AF05AFAF05AF05;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y25_N32
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout  & ( 
// ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1] $ (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0])))) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout  & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1] $ (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 .lut_mask = 64'h006600660F6F0F6F;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y25_N35
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout  = ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2] $ 
// (((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]))))) # (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  
// & (((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_combout )))) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2] & ( (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]))) # (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 .lut_mask = 64'h05AF05AF8D278D27;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// ((!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]) # (!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]))) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1] & (\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0] & 
// \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1])) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [0]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_ARLEN [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 .lut_mask = 64'h0011001100EE00EE;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y25_N2
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] & ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4] ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] & ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4] $ 
// (((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2] & \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg 
// [2]))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [2]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .lut_mask = 64'hF30CF30CFF00FF00;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout 
//  & ( (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout )) # (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4_combout ))) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout  & ( ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # 
// ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ))) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5 .lut_mask = 64'hF3F7F3F703070307;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout  = ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4] & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] & 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q )) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 .lut_mask = 64'h00A000A000000000;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y25_N28
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( 
// ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout  & \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q )) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout  & \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1_combout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y25_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout  = ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2_combout  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout  $ (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5])) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2_combout  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout  $ 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]))) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 .lut_mask = 64'h50A050A05FAF5FAF;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout ) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  ) ) ) # ( 
// \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 .lut_mask = 64'h00000F0F33333F3F;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y25_N26
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y25_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1_combout  = ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6]))) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0_combout )) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout  $ 
// (((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6]))))) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q  & 
// (((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0_combout )))) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 .lut_mask = 64'h478B478B03CF03CF;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y25_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout  = ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout  & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1_combout  ) ) # ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout  & ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1_combout  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout  & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5_combout  & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout  & 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9_combout ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout  & ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1_combout  ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9_combout ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .lut_mask = 64'hFFFF0080FFFF0000;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y25_N25
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N52
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux_001|src_payload [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0_combout  & (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q )) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0_combout  & ((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ))) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q  ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .lut_mask = 64'h0F0F0F0F55335533;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  = ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ) # 
// ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q )))) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .lut_mask = 64'h3222322200000000;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & 
// ((!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) # ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1])))) ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout )) ) ) ) # ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .lut_mask = 64'h0022FFFF002200F2;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N14
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0_combout  & 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q )) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  
// & ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .lut_mask = 64'h3333333300030003;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y22_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|update_grant~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & 
// ((!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q ))) # (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & (\u0|mm_interconnect_0|cmd_mux_001|src_payload [0])) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & (((!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q )))) # 
// (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & (\u0|mm_interconnect_0|cmd_mux_001|src_payload [0] & ((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout )))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|src_payload [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|update_grant~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|update_grant~0 .lut_mask = 64'hC0D1C0D1D1D1D1D1;
defparam \u0|mm_interconnect_0|cmd_mux_001|update_grant~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y22_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout  = ( !\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y22_N35
dffeas \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~1_combout  & ( (!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~1_combout  & ( !\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  ) )

	.dataa(!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 .lut_mask = 64'hAAAAAAAAA0A0A0A0;
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y22_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout  & ((!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  
// & (!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q )) # (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & ((\u0|mm_interconnect_0|cmd_mux_001|src_payload [0]))))) ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & 
// ( (!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout  & ((!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & (!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q )) # (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & 
// ((\u0|mm_interconnect_0|cmd_mux_001|src_payload [0]))))) ) ) ) # ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout  & ((!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  
// & (!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q )) # (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & ((\u0|mm_interconnect_0|cmd_mux_001|src_payload [0]))))) ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & 
// ( (!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q  & (!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout  & !\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|src_payload [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 .lut_mask = 64'h8800880C880C880C;
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y22_N56
dffeas \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y22_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout  = !\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y22_N58
dffeas \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y22_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0] & ( (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0] & ( (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~0_combout ) # 
// (\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0 .lut_mask = 64'h3303330303030303;
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y22_N38
dffeas \u0|mm_interconnect_0|cmd_mux_001|saved_grant[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|saved_grant[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_001|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[34] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [34] = ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [2])) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1])

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[34] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[34] .lut_mask = 64'h0F3F0F3F0F3F0F3F;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[34] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y23_N13
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [34]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y25_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[35] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [35] = ( \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [3] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [3] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[35] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[35] .lut_mask = 64'h3333333377777777;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[35] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N16
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [35]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[32] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [32] = ( \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [0] & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [0] & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[32] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[32] .lut_mask = 64'h5555555577777777;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[32] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y23_N55
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [32]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[33] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [33] = ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [1])) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[33] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[33] .lut_mask = 64'h5577557755775577;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[33] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y23_N58
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [33]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y26_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout  = (!\u0|mm_interconnect_0|cmd_mux_001|src_data [79] & !\u0|mm_interconnect_0|cmd_mux_001|src_data [78])

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|src_data [79]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|src_data [78]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 .lut_mask = 64'h8888888888888888;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N49
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|WideOr0~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1] & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q  ) ) # ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1] & ( 
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q  & ( (((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0])) # (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3])) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2]) ) ) ) # ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1] & ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q  ) ) # ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1] & ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q  & ( ((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3])) # (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2]) ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2]),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1]),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|WideOr0~0 .lut_mask = 64'h7F7FFFFF7FFFFFFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N50
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][112] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][112]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][112] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][112] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~20 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~20_combout  = ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1] & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ((!\u0|mm_interconnect_0|start_address_s1_agent|WideOr0~0_combout  & 
// (((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59])) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]))) # (\u0|mm_interconnect_0|start_address_s1_agent|WideOr0~0_combout  & 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59])))))) ) ) 
// # ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1] & ( (((\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][112]~q ))) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent|WideOr0~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][112]~q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.datag(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~20 .extended_lut = "on";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~20 .lut_mask = 64'h000A0F0F003B0F0F;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N28
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][112] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~20_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][112]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][112] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][112] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N32
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][59] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][59] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][59]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59] & ( (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][59]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][59]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y24_N26
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][59] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~0_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][59] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux_001|src0_valid (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][59]~q  & ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][57]~q  & ( 
// (((\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  & \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][112]~q )) # (\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0])) # 
// (\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0]),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][59]~q ),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux_001|src0_valid .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux_001|src0_valid .lut_mask = 64'h00001FFF00000000;
defparam \u0|mm_interconnect_0|rsp_demux_001|src0_valid .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[88] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [88] = (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][88]~q ))) # 
// (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & (((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][88]~q )) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][88]~q )))

	.dataa(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][88]~q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][88]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [88]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[88] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_data[88] .lut_mask = 64'h0357035703570357;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[88] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4] & ( 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & 
// ((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ) # (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout 
// )))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & ((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ) # 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout )))) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]),
	.datab(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 64'h0111000001110333;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) ) # ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout )) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 64'h000C000A0C0C0A0A;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout  & (((\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout )) # (\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout  & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q  & ((\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ) # 
// (\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout )))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout ),
	.datab(!\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ),
	.datad(!\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1 .lut_mask = 64'h000032FA000032FA;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & \u0|hps_0|fpga_interfaces|h2f_lw_ARVALID [0]) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & (\u0|hps_0|fpga_interfaces|h2f_lw_ARVALID [0] & 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~DUPLICATE_q )) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_ARVALID [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 .lut_mask = 64'h1010101011111111;
defparam \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y22_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout  = ( \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0] & ( (!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~0_combout  & \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1])) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0] & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~0_combout  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[1]~0_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1 .lut_mask = 64'h0F0F0F0F000C000C;
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N55
dffeas \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout  & ( 
// !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] ) ) # ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 .lut_mask = 64'hA0A0A0A0F0F0F0F0;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N28
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|cp_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|cp_ready~0_combout  = ( !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1] & (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2])) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|cp_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|cp_ready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|cp_ready~0 .lut_mask = 64'hC000C00000000000;
defparam \u0|mm_interconnect_0|start_address_s1_agent|cp_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|cp_ready~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|cp_ready~1_combout  = ( !\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [1] & ( (\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|start_address_s1_agent|local_write~combout  $ (!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent|local_write~combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|cp_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|cp_ready~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|cp_ready~1 .lut_mask = 64'h1212121200000000;
defparam \u0|mm_interconnect_0|start_address_s1_agent|cp_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent|cp_ready~2 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent|cp_ready~2_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent|cp_ready~1_combout  & ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent|cp_ready~1_combout  & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q  & \u0|mm_interconnect_0|start_address_s1_agent|cp_ready~0_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent|cp_ready~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent|cp_ready~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent|cp_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent|cp_ready~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent|cp_ready~2 .lut_mask = 64'h00A000A0AAAAAAAA;
defparam \u0|mm_interconnect_0|start_address_s1_agent|cp_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ( (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|start_address_s1_agent|cp_ready~2_combout  & (!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q )) # 
// (\u0|mm_interconnect_0|start_address_s1_agent|cp_ready~2_combout  & ((!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ))))) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent|cp_ready~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .lut_mask = 64'h0A0C0A0CFFFFFFFF;
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N34
dffeas \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~1_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0_combout  & ( 
// (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q  & (((\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  
// & \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59])) # (\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]))) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [59]),
	.datad(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~1 .lut_mask = 64'h0000000001550155;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [0] & ( \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [0] & ( \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~1_combout  ) ) ) # ( 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [0] & ( !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout ) # 
// (((\u0|mm_interconnect_0|start_address_s1_agent|rp_valid~combout ) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~1_combout )) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q )) ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [0] & ( !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~1_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~1_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent|rp_valid~combout ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0F0FBFFF0F0FFFFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N7
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  = ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][57]~q  & ( \u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0] & ( 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][59]~q  ) ) ) # ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][57]~q  & ( !\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0] & ( 
// (!\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ) # (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][112]~q ))) ) ) 
// ) # ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][57]~q  & ( !\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0] & ( ((!\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ) # (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][112]~q )))) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][59]~q ) ) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][59]~q ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][57]~q ),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rdata_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0 .lut_mask = 64'hF3B3F0A033330000;
defparam \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|WideOr1~combout  = ( \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  ) ) # ( !\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|WideOr1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|WideOr1 .lut_mask = 64'hFFFFF0F0FFFFF0F0;
defparam \u0|mm_interconnect_0|rsp_mux_001|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y23_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][59]~q  & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][57]~q  & (\u0|hps_0|fpga_interfaces|h2f_lw_BREADY [0])) # 
// (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][57]~q  & ((\u0|hps_0|fpga_interfaces|h2f_lw_RREADY [0]))) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][59]~q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_RREADY [0] ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_BREADY [0]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_RREADY [0]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][59]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux_001|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0 .lut_mask = 64'h3333333353535353;
defparam \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y23_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout  = ( \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0_combout  & ( \u0|mm_interconnect_0|start_address_s1_agent|comb~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|rsp_demux_001|WideOr0~0_combout ),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y24_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~1_combout  & ( (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout  & 
// (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [0])) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout  & ((!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// ((\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1]))) # (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [0])))) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~1_combout  & ( (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1] & ((!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout ) # 
// (\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|read~0_combout ),
	.datab(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00AF00AF23732373;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N44
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N50
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][113] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][113]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][113] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][113] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y23_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~2_combout  = ( \u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( 
// (!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][113]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][113]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[1][113]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N7
dffeas \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][113] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem~2_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][113]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][113] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][113] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N38
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][113] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][113]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][113] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][113] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~2_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][113]~q  & ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][113]~q  & ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  ) 
// ) ) # ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][113]~q  & ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( 
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[1][113]~q ),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~2 .lut_mask = 64'h00003333CCCCFFFF;
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N44
dffeas \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][113] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem~2_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][113]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][113] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][113] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y23_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][113]~q  & ( \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~0_combout  & ( 
// (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57]~q ) # (\u0|mm_interconnect_0|full_s1_agent|comb~0_combout ) ) ) ) # ( \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][113]~q  & ( 
// !\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~0_combout  & ( (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57]~q ) # ((\u0|mm_interconnect_0|full_s1_agent|comb~0_combout  & 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q  & \u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~1_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent|comb~0_combout ),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][65]~q ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~1_combout ),
	.datae(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][113]~q ),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 .lut_mask = 64'h0000F0F10000F5F5;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload[0] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload [0] = ( \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) # ((\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][113]~q  & 
// (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout ))) ) ) # ( !\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & ( 
// (\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][113]~q  & (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][113]~q ),
	.datab(!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload[0] .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload[0] .lut_mask = 64'h40404040FF40FF40;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WVALID [0] & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWVALID [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWVALID [0]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WVALID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0 .lut_mask = 64'h0000000000FF00FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y22_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout  = ( !\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ) # 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~3_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 .lut_mask = 64'hEEEEEEEE00000000;
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y22_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|WideOr1~combout  = ( \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ( ((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~3_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( !\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & 
// ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~3_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~3_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|WideOr1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|WideOr1 .lut_mask = 64'h0101010101FF01FF;
defparam \u0|mm_interconnect_0|cmd_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y22_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|update_grant~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & ( (\u0|mm_interconnect_0|cmd_mux|src_payload [0] & 
// ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ))) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & ( !\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q  ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_payload [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|update_grant~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|update_grant~0 .lut_mask = 64'hCCCCCCCC005F005F;
defparam \u0|mm_interconnect_0|cmd_mux|update_grant~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y22_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout  = ( !\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y22_N47
dffeas \u0|mm_interconnect_0|cmd_mux|packet_in_progress (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y22_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( \u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & ( 
// (!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout  & \u0|mm_interconnect_0|cmd_mux|src_payload [0]) ) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( 
// \u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & ( (!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout  & (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & 
// \u0|mm_interconnect_0|cmd_mux|src_payload [0])) ) ) ) # ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( !\u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & ( 
// (!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout  & !\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ) ) ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ( 
// !\u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & ( (!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout  & !\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_payload [0]),
	.datae(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 .lut_mask = 64'h88888888000A00AA;
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N26
dffeas \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y22_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout  = !\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N28
dffeas \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y22_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0] & ( (\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1] & \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0] & ( (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~2_combout ) # 
// (\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~2_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.datad(!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0 .lut_mask = 64'h00AF00AF000F000F;
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N56
dffeas \u0|mm_interconnect_0|cmd_mux|saved_grant[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|saved_grant[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[34] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [34] = ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [2])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1])

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_WSTRB [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[34] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[34] .lut_mask = 64'h3377337733773377;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[34] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y23_N26
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [34]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y23_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|WideOr0~0_combout  = ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1] & ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q  ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1] & ( 
// \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q  & ( (((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0])) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3])) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2]) ) ) ) # ( \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1] & ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q  ) ) # ( !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1] & ( 
// !\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q  & ( ((\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3])) # (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2]) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [2]),
	.datab(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [3]),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datae(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [1]),
	.dataf(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|WideOr0~0 .lut_mask = 64'h7F7FFFFF7FFFFFFF;
defparam \u0|mm_interconnect_0|full_s1_agent|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent|m0_write (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent|m0_write~combout  = ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|full_s1_agent|WideOr0~0_combout  & \u0|mm_interconnect_0|full_s1_agent|local_write~combout ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_agent|WideOr0~0_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent|local_write~combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent|m0_write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent|m0_write .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent|m0_write .lut_mask = 64'h0303000003030000;
defparam \u0|mm_interconnect_0|full_s1_agent|m0_write .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N23
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~0_combout  = ( \u0|mm_interconnect_0|full_s1_agent|WideOr0~0_combout  & ( (!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60] & \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [60]),
	.datad(!\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h00000000000C000C;
defparam \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter[1]~0_combout  = ( \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~0_combout  & ( \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [1] & ( 
// \u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q  ) ) ) # ( !\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~0_combout  & ( \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [1] & ( 
// (\u0|mm_interconnect_0|full_s1_agent|m0_write~combout  & \u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q ) ) ) ) # ( \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~0_combout  & ( 
// !\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [1] & ( (\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q  & (!\u0|mm_interconnect_0|full_s1_agent|m0_write~combout  $ 
// (\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [0]))) ) ) ) # ( !\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~0_combout  & ( !\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [1] & ( 
// (\u0|mm_interconnect_0|full_s1_agent|m0_write~combout  & (\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q  & \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [0])) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent|m0_write~combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [0]),
	.datae(!\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter[1]~0 .lut_mask = 64'h00050A0505050F0F;
defparam \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y21_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter~2_combout  = ( !\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [0] & ( \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [0]),
	.dataf(!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter~2 .lut_mask = 64'h00000000FFFF0000;
defparam \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N1
dffeas \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y22_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~1_combout  = ( \u0|mm_interconnect_0|full_s1_agent|m0_write~combout  & ( (!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [0] & 
// (\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~0_combout  & (\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~q  & !\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [1]))) ) ) # ( 
// !\u0|mm_interconnect_0|full_s1_agent|m0_write~combout  & ( (\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [0] & (\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~0_combout  & 
// (\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~q  & !\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [1]))) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [0]),
	.datab(!\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\u0|mm_interconnect_0|full_s1_translator|waitrequest_reset_override~q ),
	.datad(!\u0|mm_interconnect_0|full_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent|m0_write~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0100010002000200;
defparam \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N38
dffeas \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y22_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[0]~0_combout  = ( \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|read~0_combout  & ( ((\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0])) # (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [1]) ) ) # ( !\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|read~0_combout  & ( 
// ((\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg [0] & !\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [1])) # (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0]) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[0]~0 .lut_mask = 64'h50FF50FF0F5F0F5F;
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N19
dffeas \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y23_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux|src0_valid (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux|src0_valid~combout  = ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57]~q  & ( \u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][59]~q  ) ) ) # ( !\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57]~q  & ( !\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][59]~q  & (((\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][112]~q  & \u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q )) # 
// (\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|full_s1_agent_rdata_fifo|mem_used [0]),
	.datab(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][112]~q ),
	.datac(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][59]~q ),
	.datae(!\u0|mm_interconnect_0|full_s1_agent_rsp_fifo|mem[0][57]~q ),
	.dataf(!\u0|mm_interconnect_0|full_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux|src0_valid .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux|src0_valid .lut_mask = 64'h0057000000FF0000;
defparam \u0|mm_interconnect_0|rsp_demux|src0_valid .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|WideOr1~combout  = ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  ) # ( !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout  & ( \u0|mm_interconnect_0|rsp_demux|src0_valid~combout  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1 .lut_mask = 64'h33333333FFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y21_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0_combout  = !\u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N1
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & ( (\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0 .lut_mask = 64'h4444444400000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4])) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0_combout  ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~6  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0_combout ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 .lut_mask = 64'h0000F0F0000011DD;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout  & (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout ))) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & 
// ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2] & ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout ) # ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout )))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1] & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]) # 
// ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0] & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout  & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout ))) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [0]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [2]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1_combout ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_AWSIZE [1]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0 .lut_mask = 64'hF8F0E0C080000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ((\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4])) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0_combout  ) + ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~6  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0_combout ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 .lut_mask = 64'h0000F0F0000011DD;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & 
// (((\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1] & !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0_combout )) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0_combout ))) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout  & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0] & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0_combout  & 
// ((!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0_combout )))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0 .lut_mask = 64'h008A008A20AA20AA;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y23_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0_combout  & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4]) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0_combout  & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout  & 
// (((\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4])))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout  & 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout  & (\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1_sumout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_AWBURST [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1 .lut_mask = 64'h01CD01CD33FF33FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N37
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & ( (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4] & 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N41
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~0_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0] $ (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4]) ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( \u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0] ) ) ) # ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0] $ 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4]) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( !\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed .lut_mask = 64'h0F0F0FF0F0F00FF0;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & ( \u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0] & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout  & (((\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout )) # (\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout  & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q  & ((\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ) # 
// (\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|stage1_dest_changed~combout ),
	.datab(!\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ),
	.datad(!\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0 .lut_mask = 64'h00000000000032FA;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & 
// (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q  & ((\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ) # (\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout )))) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & 
// (((\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ) # (\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout )))) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & 
// (((\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ) # (\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout )))) # (\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4] & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q  & 
// ((\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ) # (\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout )))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_ARADDR [4]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~q ),
	.datac(!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0 .lut_mask = 64'h0EEE0EEE0DDD0DDD;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y23_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout  = ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][113]~q  & ( \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & 
// ( (\u0|hps_0|fpga_interfaces|h2f_lw_BREADY [0] & (\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & \u0|mm_interconnect_0|rsp_demux|src0_valid~combout )) ) ) ) # ( !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][113]~q  & ( 
// \u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & ( (\u0|hps_0|fpga_interfaces|h2f_lw_BREADY [0] & (\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & \u0|mm_interconnect_0|rsp_demux|src0_valid~combout )) ) ) 
// ) # ( \u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][113]~q  & ( !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & ( (\u0|hps_0|fpga_interfaces|h2f_lw_BREADY [0] & 
// (((\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & \u0|mm_interconnect_0|rsp_demux|src0_valid~combout )) # (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][113]~q  & ( !\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout  & ( (\u0|hps_0|fpga_interfaces|h2f_lw_BREADY [0] & 
// (\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout  & \u0|mm_interconnect_0|rsp_demux|src0_valid~combout )) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_lw_BREADY [0]),
	.datab(!\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datac(!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.datad(!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.datae(!\u0|mm_interconnect_0|start_address_s1_agent_rsp_fifo|mem[0][113]~q ),
	.dataf(!\u0|mm_interconnect_0|start_address_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0 .lut_mask = 64'h0101015501010101;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1_combout  = !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0_combout  = ( \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout  $ 
// (((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0_combout ) # (!\u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0]))) ) ) # ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout  $ (((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0_combout ) # ((!\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # 
// (!\u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0])))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_lw_WLAST [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0 .lut_mask = 64'h01FE01FE05FA05FA;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N46
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [0] & ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout 
//  $ (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [1]) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [0] & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout  $ (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N44
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0_combout  & ( 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout  & (!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [1] & 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [0]))) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0_combout  & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q  & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout ) # ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [0]) # 
// (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [1])))) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0_combout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0 .lut_mask = 64'h00FB00FB80FF80FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y23_N2
dffeas \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~2_combout  = ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel [0])))) ) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel [0]))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q  & 
// ( !\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4] & ( (!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4] & (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout  & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ) # (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel [0])))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~q ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_lw_AWADDR [4]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel [0]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~2 .lut_mask = 64'h080C0A0F080C0000;
defparam \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y22_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout  = ( \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0] & ( (\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~2_combout  & 
// (!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1])) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0] & ( 
// \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~2_combout  ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~2_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1 .lut_mask = 64'h5555555500500050;
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y23_N13
dffeas \u0|mm_interconnect_0|cmd_mux|saved_grant[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|saved_grant[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y21_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_lw_WDATA [1] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(gnd),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_lw_WDATA [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~1 .lut_mask = 64'h00000F0F00000F0F;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N55
dffeas \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N2
dffeas \u0|full|data_out[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|full_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|full|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|full|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|full|data_out[1] .is_wysiwyg = "true";
defparam \u0|full|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N6
cyclonev_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = (!\u0|full|data_out [1] & \u0|full|data_out [2])

	.dataa(!\u0|full|data_out [1]),
	.datab(gnd),
	.datac(!\u0|full|data_out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~1 .extended_lut = "off";
defparam \Equal4~1 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N0
cyclonev_lcell_comb \Add15~13 (
// Equation(s):
// \Add15~13_sumout  = SUM(( np[0] ) + ( VCC ) + ( !VCC ))
// \Add15~14  = CARRY(( np[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!np[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~13_sumout ),
	.cout(\Add15~14 ),
	.shareout());
// synopsys translate_off
defparam \Add15~13 .extended_lut = "off";
defparam \Add15~13 .lut_mask = 64'h0000000000000F0F;
defparam \Add15~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N48
cyclonev_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = ( !np[5] & ( (!np[3] & (!np[4] & (!np[1] & !np[2]))) ) )

	.dataa(!np[3]),
	.datab(!np[4]),
	.datac(!np[1]),
	.datad(!np[2]),
	.datae(gnd),
	.dataf(!np[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~1 .extended_lut = "off";
defparam \Equal5~1 .lut_mask = 64'h8000800000000000;
defparam \Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N42
cyclonev_lcell_comb \np[0]~0 (
// Equation(s):
// \np[0]~0_combout  = ( \Equal5~1_combout  & ( \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0] & ( (!st[0] & (st[2] & !st[1])) ) ) ) # ( !\Equal5~1_combout  & ( \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0] & ( (!st[0] & (st[2] & !st[1])) ) 
// ) ) # ( \Equal5~1_combout  & ( !\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0] & ( (\Equal5~0_combout  & (!st[0] & (st[2] & !st[1]))) ) ) )

	.dataa(!\Equal5~0_combout ),
	.datab(!st[0]),
	.datac(!st[2]),
	.datad(!st[1]),
	.datae(!\Equal5~1_combout ),
	.dataf(!\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\np[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \np[0]~0 .extended_lut = "off";
defparam \np[0]~0 .lut_mask = 64'h000004000C000C00;
defparam \np[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N2
dffeas \np[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add15~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0]),
	.sload(gnd),
	.ena(\np[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(np[0]),
	.prn(vcc));
// synopsys translate_off
defparam \np[0] .is_wysiwyg = "true";
defparam \np[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N3
cyclonev_lcell_comb \Add15~41 (
// Equation(s):
// \Add15~41_sumout  = SUM(( np[1] ) + ( GND ) + ( \Add15~14  ))
// \Add15~42  = CARRY(( np[1] ) + ( GND ) + ( \Add15~14  ))

	.dataa(!np[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~41_sumout ),
	.cout(\Add15~42 ),
	.shareout());
// synopsys translate_off
defparam \Add15~41 .extended_lut = "off";
defparam \Add15~41 .lut_mask = 64'h0000FFFF00005555;
defparam \Add15~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N5
dffeas \np[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add15~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0]),
	.sload(gnd),
	.ena(\np[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(np[1]),
	.prn(vcc));
// synopsys translate_off
defparam \np[1] .is_wysiwyg = "true";
defparam \np[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N6
cyclonev_lcell_comb \Add15~37 (
// Equation(s):
// \Add15~37_sumout  = SUM(( np[2] ) + ( GND ) + ( \Add15~42  ))
// \Add15~38  = CARRY(( np[2] ) + ( GND ) + ( \Add15~42  ))

	.dataa(gnd),
	.datab(!np[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~37_sumout ),
	.cout(\Add15~38 ),
	.shareout());
// synopsys translate_off
defparam \Add15~37 .extended_lut = "off";
defparam \Add15~37 .lut_mask = 64'h0000FFFF00003333;
defparam \Add15~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N8
dffeas \np[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add15~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0]),
	.sload(gnd),
	.ena(\np[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(np[2]),
	.prn(vcc));
// synopsys translate_off
defparam \np[2] .is_wysiwyg = "true";
defparam \np[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N9
cyclonev_lcell_comb \Add15~33 (
// Equation(s):
// \Add15~33_sumout  = SUM(( np[3] ) + ( GND ) + ( \Add15~38  ))
// \Add15~34  = CARRY(( np[3] ) + ( GND ) + ( \Add15~38  ))

	.dataa(!np[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~33_sumout ),
	.cout(\Add15~34 ),
	.shareout());
// synopsys translate_off
defparam \Add15~33 .extended_lut = "off";
defparam \Add15~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Add15~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N11
dffeas \np[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add15~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0]),
	.sload(gnd),
	.ena(\np[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(np[3]),
	.prn(vcc));
// synopsys translate_off
defparam \np[3] .is_wysiwyg = "true";
defparam \np[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N12
cyclonev_lcell_comb \Add15~29 (
// Equation(s):
// \Add15~29_sumout  = SUM(( np[4] ) + ( GND ) + ( \Add15~34  ))
// \Add15~30  = CARRY(( np[4] ) + ( GND ) + ( \Add15~34  ))

	.dataa(gnd),
	.datab(!np[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~29_sumout ),
	.cout(\Add15~30 ),
	.shareout());
// synopsys translate_off
defparam \Add15~29 .extended_lut = "off";
defparam \Add15~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Add15~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N14
dffeas \np[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add15~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0]),
	.sload(gnd),
	.ena(\np[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(np[4]),
	.prn(vcc));
// synopsys translate_off
defparam \np[4] .is_wysiwyg = "true";
defparam \np[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N15
cyclonev_lcell_comb \Add15~25 (
// Equation(s):
// \Add15~25_sumout  = SUM(( np[5] ) + ( GND ) + ( \Add15~30  ))
// \Add15~26  = CARRY(( np[5] ) + ( GND ) + ( \Add15~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!np[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~25_sumout ),
	.cout(\Add15~26 ),
	.shareout());
// synopsys translate_off
defparam \Add15~25 .extended_lut = "off";
defparam \Add15~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add15~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N17
dffeas \np[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add15~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0]),
	.sload(gnd),
	.ena(\np[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(np[5]),
	.prn(vcc));
// synopsys translate_off
defparam \np[5] .is_wysiwyg = "true";
defparam \np[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N18
cyclonev_lcell_comb \Add15~21 (
// Equation(s):
// \Add15~21_sumout  = SUM(( np[6] ) + ( GND ) + ( \Add15~26  ))
// \Add15~22  = CARRY(( np[6] ) + ( GND ) + ( \Add15~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!np[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~21_sumout ),
	.cout(\Add15~22 ),
	.shareout());
// synopsys translate_off
defparam \Add15~21 .extended_lut = "off";
defparam \Add15~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add15~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N20
dffeas \np[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add15~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0]),
	.sload(gnd),
	.ena(\np[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(np[6]),
	.prn(vcc));
// synopsys translate_off
defparam \np[6] .is_wysiwyg = "true";
defparam \np[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N21
cyclonev_lcell_comb \Add15~17 (
// Equation(s):
// \Add15~17_sumout  = SUM(( np[7] ) + ( GND ) + ( \Add15~22  ))
// \Add15~18  = CARRY(( np[7] ) + ( GND ) + ( \Add15~22  ))

	.dataa(!np[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~17_sumout ),
	.cout(\Add15~18 ),
	.shareout());
// synopsys translate_off
defparam \Add15~17 .extended_lut = "off";
defparam \Add15~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Add15~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N23
dffeas \np[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add15~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0]),
	.sload(gnd),
	.ena(\np[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(np[7]),
	.prn(vcc));
// synopsys translate_off
defparam \np[7] .is_wysiwyg = "true";
defparam \np[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N24
cyclonev_lcell_comb \Add15~9 (
// Equation(s):
// \Add15~9_sumout  = SUM(( np[8] ) + ( GND ) + ( \Add15~18  ))
// \Add15~10  = CARRY(( np[8] ) + ( GND ) + ( \Add15~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!np[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~9_sumout ),
	.cout(\Add15~10 ),
	.shareout());
// synopsys translate_off
defparam \Add15~9 .extended_lut = "off";
defparam \Add15~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add15~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N26
dffeas \np[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add15~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0]),
	.sload(gnd),
	.ena(\np[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(np[8]),
	.prn(vcc));
// synopsys translate_off
defparam \np[8] .is_wysiwyg = "true";
defparam \np[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N27
cyclonev_lcell_comb \Add15~5 (
// Equation(s):
// \Add15~5_sumout  = SUM(( np[9] ) + ( GND ) + ( \Add15~10  ))
// \Add15~6  = CARRY(( np[9] ) + ( GND ) + ( \Add15~10  ))

	.dataa(!np[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~5_sumout ),
	.cout(\Add15~6 ),
	.shareout());
// synopsys translate_off
defparam \Add15~5 .extended_lut = "off";
defparam \Add15~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add15~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N29
dffeas \np[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add15~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0]),
	.sload(gnd),
	.ena(\np[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(np[9]),
	.prn(vcc));
// synopsys translate_off
defparam \np[9] .is_wysiwyg = "true";
defparam \np[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N30
cyclonev_lcell_comb \Add15~1 (
// Equation(s):
// \Add15~1_sumout  = SUM(( np[10] ) + ( GND ) + ( \Add15~6  ))

	.dataa(gnd),
	.datab(!np[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add15~1 .extended_lut = "off";
defparam \Add15~1 .lut_mask = 64'h0000FFFF00003333;
defparam \Add15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N32
dffeas \np[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add15~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0]),
	.sload(gnd),
	.ena(\np[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(np[10]),
	.prn(vcc));
// synopsys translate_off
defparam \np[10] .is_wysiwyg = "true";
defparam \np[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N54
cyclonev_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = ( !np[7] & ( !np[6] & ( (!np[8] & (np[10] & (!np[9] & !np[0]))) ) ) )

	.dataa(!np[8]),
	.datab(!np[10]),
	.datac(!np[9]),
	.datad(!np[0]),
	.datae(!np[7]),
	.dataf(!np[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~0 .extended_lut = "off";
defparam \Equal5~0 .lut_mask = 64'h2000000000000000;
defparam \Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N6
cyclonev_lcell_comb \Equal8~3 (
// Equation(s):
// \Equal8~3_combout  = ( st[0] & ( (!st[2] & !st[1]) ) )

	.dataa(gnd),
	.datab(!st[2]),
	.datac(!st[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!st[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~3 .extended_lut = "off";
defparam \Equal8~3 .lut_mask = 64'h00000000C0C0C0C0;
defparam \Equal8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N54
cyclonev_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = ( !\u0|full|data_out [6] & ( \u0|full|data_out [7] & ( (!\u0|full|data_out [4] & (\u0|full|data_out [0] & (!\u0|full|data_out [3] & \u0|full|data_out [5]))) ) ) )

	.dataa(!\u0|full|data_out [4]),
	.datab(!\u0|full|data_out [0]),
	.datac(!\u0|full|data_out [3]),
	.datad(!\u0|full|data_out [5]),
	.datae(!\u0|full|data_out [6]),
	.dataf(!\u0|full|data_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~0 .extended_lut = "off";
defparam \Equal4~0 .lut_mask = 64'h0000000000200000;
defparam \Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N21
cyclonev_lcell_comb \Selector30~2 (
// Equation(s):
// \Selector30~2_combout  = ( !\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0] & ( (st[2] & (!st[0] & !st[1])) ) )

	.dataa(!st[2]),
	.datab(gnd),
	.datac(!st[0]),
	.datad(!st[1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~2 .extended_lut = "off";
defparam \Selector30~2 .lut_mask = 64'h5000500000000000;
defparam \Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N42
cyclonev_lcell_comb \size[16]~0 (
// Equation(s):
// \size[16]~0_combout  = ( \Equal4~0_combout  & ( \Selector30~2_combout  & ( (!\Equal4~1_combout  & (\Equal5~0_combout  & ((\Equal5~1_combout )))) # (\Equal4~1_combout  & (((\Equal5~0_combout  & \Equal5~1_combout )) # (\Equal8~3_combout ))) ) ) ) # ( 
// !\Equal4~0_combout  & ( \Selector30~2_combout  & ( (\Equal5~0_combout  & \Equal5~1_combout ) ) ) ) # ( \Equal4~0_combout  & ( !\Selector30~2_combout  & ( (\Equal4~1_combout  & \Equal8~3_combout ) ) ) )

	.dataa(!\Equal4~1_combout ),
	.datab(!\Equal5~0_combout ),
	.datac(!\Equal8~3_combout ),
	.datad(!\Equal5~1_combout ),
	.datae(!\Equal4~0_combout ),
	.dataf(!\Selector30~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\size[16]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \size[16]~0 .extended_lut = "off";
defparam \size[16]~0 .lut_mask = 64'h0000050500330537;
defparam \size[16]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N32
dffeas \size[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add16~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal8~2_combout ),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[10]),
	.prn(vcc));
// synopsys translate_off
defparam \size[10] .is_wysiwyg = "true";
defparam \size[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N33
cyclonev_lcell_comb \Add16~13 (
// Equation(s):
// \Add16~13_sumout  = SUM(( size[11] ) + ( VCC ) + ( \Add16~34  ))
// \Add16~14  = CARRY(( size[11] ) + ( VCC ) + ( \Add16~34  ))

	.dataa(!size[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~13_sumout ),
	.cout(\Add16~14 ),
	.shareout());
// synopsys translate_off
defparam \Add16~13 .extended_lut = "off";
defparam \Add16~13 .lut_mask = 64'h0000000000005555;
defparam \Add16~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N35
dffeas \size[11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add16~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal8~2_combout ),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[11]),
	.prn(vcc));
// synopsys translate_off
defparam \size[11] .is_wysiwyg = "true";
defparam \size[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N36
cyclonev_lcell_comb \Add16~17 (
// Equation(s):
// \Add16~17_sumout  = SUM(( size[12] ) + ( VCC ) + ( \Add16~14  ))
// \Add16~18  = CARRY(( size[12] ) + ( VCC ) + ( \Add16~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!size[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~17_sumout ),
	.cout(\Add16~18 ),
	.shareout());
// synopsys translate_off
defparam \Add16~17 .extended_lut = "off";
defparam \Add16~17 .lut_mask = 64'h0000000000000F0F;
defparam \Add16~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N38
dffeas \size[12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add16~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal8~2_combout ),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[12]),
	.prn(vcc));
// synopsys translate_off
defparam \size[12] .is_wysiwyg = "true";
defparam \size[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N39
cyclonev_lcell_comb \Add16~49 (
// Equation(s):
// \Add16~49_sumout  = SUM(( !size[13] ) + ( VCC ) + ( \Add16~18  ))
// \Add16~50  = CARRY(( !size[13] ) + ( VCC ) + ( \Add16~18  ))

	.dataa(!size[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~49_sumout ),
	.cout(\Add16~50 ),
	.shareout());
// synopsys translate_off
defparam \Add16~49 .extended_lut = "off";
defparam \Add16~49 .lut_mask = 64'h000000000000AAAA;
defparam \Add16~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N27
cyclonev_lcell_comb \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = ( !\Add16~49_sumout  & ( !\Equal8~2_combout  ) )

	.dataa(!\Equal8~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add16~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~0 .extended_lut = "off";
defparam \Selector50~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N29
dffeas \size[13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[13]),
	.prn(vcc));
// synopsys translate_off
defparam \size[13] .is_wysiwyg = "true";
defparam \size[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N42
cyclonev_lcell_comb \Add16~53 (
// Equation(s):
// \Add16~53_sumout  = SUM(( !size[14] ) + ( VCC ) + ( \Add16~50  ))
// \Add16~54  = CARRY(( !size[14] ) + ( VCC ) + ( \Add16~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!size[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~53_sumout ),
	.cout(\Add16~54 ),
	.shareout());
// synopsys translate_off
defparam \Add16~53 .extended_lut = "off";
defparam \Add16~53 .lut_mask = 64'h000000000000F0F0;
defparam \Add16~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N21
cyclonev_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = ( !\Equal8~2_combout  & ( !\Add16~53_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add16~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~0 .extended_lut = "off";
defparam \Selector49~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N23
dffeas \size[14] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[14]),
	.prn(vcc));
// synopsys translate_off
defparam \size[14] .is_wysiwyg = "true";
defparam \size[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N45
cyclonev_lcell_comb \Add16~21 (
// Equation(s):
// \Add16~21_sumout  = SUM(( size[15] ) + ( VCC ) + ( \Add16~54  ))
// \Add16~22  = CARRY(( size[15] ) + ( VCC ) + ( \Add16~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!size[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~21_sumout ),
	.cout(\Add16~22 ),
	.shareout());
// synopsys translate_off
defparam \Add16~21 .extended_lut = "off";
defparam \Add16~21 .lut_mask = 64'h0000000000000F0F;
defparam \Add16~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N47
dffeas \size[15] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add16~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal8~2_combout ),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[15]),
	.prn(vcc));
// synopsys translate_off
defparam \size[15] .is_wysiwyg = "true";
defparam \size[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N48
cyclonev_lcell_comb \Add16~57 (
// Equation(s):
// \Add16~57_sumout  = SUM(( !size[16] ) + ( VCC ) + ( \Add16~22  ))
// \Add16~58  = CARRY(( !size[16] ) + ( VCC ) + ( \Add16~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!size[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~57_sumout ),
	.cout(\Add16~58 ),
	.shareout());
// synopsys translate_off
defparam \Add16~57 .extended_lut = "off";
defparam \Add16~57 .lut_mask = 64'h000000000000F0F0;
defparam \Add16~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N0
cyclonev_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = ( !\Add16~57_sumout  & ( !\Equal8~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal8~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add16~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~0 .extended_lut = "off";
defparam \Selector47~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N2
dffeas \size[16] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[16]),
	.prn(vcc));
// synopsys translate_off
defparam \size[16] .is_wysiwyg = "true";
defparam \size[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N51
cyclonev_lcell_comb \Add16~9 (
// Equation(s):
// \Add16~9_sumout  = SUM(( size[17] ) + ( VCC ) + ( \Add16~58  ))
// \Add16~10  = CARRY(( size[17] ) + ( VCC ) + ( \Add16~58  ))

	.dataa(!size[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~9_sumout ),
	.cout(\Add16~10 ),
	.shareout());
// synopsys translate_off
defparam \Add16~9 .extended_lut = "off";
defparam \Add16~9 .lut_mask = 64'h0000000000005555;
defparam \Add16~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N53
dffeas \size[17] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add16~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal8~2_combout ),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[17]),
	.prn(vcc));
// synopsys translate_off
defparam \size[17] .is_wysiwyg = "true";
defparam \size[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N54
cyclonev_lcell_comb \Add16~45 (
// Equation(s):
// \Add16~45_sumout  = SUM(( size[18] ) + ( VCC ) + ( \Add16~10  ))
// \Add16~46  = CARRY(( size[18] ) + ( VCC ) + ( \Add16~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!size[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~45_sumout ),
	.cout(\Add16~46 ),
	.shareout());
// synopsys translate_off
defparam \Add16~45 .extended_lut = "off";
defparam \Add16~45 .lut_mask = 64'h0000000000000F0F;
defparam \Add16~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N56
dffeas \size[18] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add16~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal8~2_combout ),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[18]),
	.prn(vcc));
// synopsys translate_off
defparam \size[18] .is_wysiwyg = "true";
defparam \size[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N57
cyclonev_lcell_comb \Add16~61 (
// Equation(s):
// \Add16~61_sumout  = SUM(( !size[19] ) + ( VCC ) + ( \Add16~46  ))
// \Add16~62  = CARRY(( !size[19] ) + ( VCC ) + ( \Add16~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!size[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~61_sumout ),
	.cout(\Add16~62 ),
	.shareout());
// synopsys translate_off
defparam \Add16~61 .extended_lut = "off";
defparam \Add16~61 .lut_mask = 64'h000000000000F0F0;
defparam \Add16~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N9
cyclonev_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = ( !\Add16~61_sumout  & ( !\Equal8~2_combout  ) )

	.dataa(!\Equal8~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add16~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~0 .extended_lut = "off";
defparam \Selector44~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N11
dffeas \size[19] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[19]),
	.prn(vcc));
// synopsys translate_off
defparam \size[19] .is_wysiwyg = "true";
defparam \size[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N0
cyclonev_lcell_comb \Add16~41 (
// Equation(s):
// \Add16~41_sumout  = SUM(( size[20] ) + ( VCC ) + ( \Add16~62  ))
// \Add16~42  = CARRY(( size[20] ) + ( VCC ) + ( \Add16~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!size[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~41_sumout ),
	.cout(\Add16~42 ),
	.shareout());
// synopsys translate_off
defparam \Add16~41 .extended_lut = "off";
defparam \Add16~41 .lut_mask = 64'h0000000000000F0F;
defparam \Add16~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N2
dffeas \size[20] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add16~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal8~2_combout ),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[20]),
	.prn(vcc));
// synopsys translate_off
defparam \size[20] .is_wysiwyg = "true";
defparam \size[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N3
cyclonev_lcell_comb \Add16~37 (
// Equation(s):
// \Add16~37_sumout  = SUM(( size[21] ) + ( VCC ) + ( \Add16~42  ))
// \Add16~38  = CARRY(( size[21] ) + ( VCC ) + ( \Add16~42  ))

	.dataa(!size[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~37_sumout ),
	.cout(\Add16~38 ),
	.shareout());
// synopsys translate_off
defparam \Add16~37 .extended_lut = "off";
defparam \Add16~37 .lut_mask = 64'h0000000000005555;
defparam \Add16~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N5
dffeas \size[21] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add16~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal8~2_combout ),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[21]),
	.prn(vcc));
// synopsys translate_off
defparam \size[21] .is_wysiwyg = "true";
defparam \size[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N6
cyclonev_lcell_comb \Add16~65 (
// Equation(s):
// \Add16~65_sumout  = SUM(( size[22] ) + ( VCC ) + ( \Add16~38  ))
// \Add16~66  = CARRY(( size[22] ) + ( VCC ) + ( \Add16~38  ))

	.dataa(gnd),
	.datab(!size[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~65_sumout ),
	.cout(\Add16~66 ),
	.shareout());
// synopsys translate_off
defparam \Add16~65 .extended_lut = "off";
defparam \Add16~65 .lut_mask = 64'h0000000000003333;
defparam \Add16~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N8
dffeas \size[22] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add16~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal8~2_combout ),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[22]),
	.prn(vcc));
// synopsys translate_off
defparam \size[22] .is_wysiwyg = "true";
defparam \size[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N9
cyclonev_lcell_comb \Add16~73 (
// Equation(s):
// \Add16~73_sumout  = SUM(( size[23] ) + ( VCC ) + ( \Add16~66  ))
// \Add16~74  = CARRY(( size[23] ) + ( VCC ) + ( \Add16~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!size[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~73_sumout ),
	.cout(\Add16~74 ),
	.shareout());
// synopsys translate_off
defparam \Add16~73 .extended_lut = "off";
defparam \Add16~73 .lut_mask = 64'h0000000000000F0F;
defparam \Add16~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N11
dffeas \size[23] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add16~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal8~2_combout ),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[23]),
	.prn(vcc));
// synopsys translate_off
defparam \size[23] .is_wysiwyg = "true";
defparam \size[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N12
cyclonev_lcell_comb \Add16~77 (
// Equation(s):
// \Add16~77_sumout  = SUM(( size[24] ) + ( VCC ) + ( \Add16~74  ))
// \Add16~78  = CARRY(( size[24] ) + ( VCC ) + ( \Add16~74  ))

	.dataa(gnd),
	.datab(!size[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~77_sumout ),
	.cout(\Add16~78 ),
	.shareout());
// synopsys translate_off
defparam \Add16~77 .extended_lut = "off";
defparam \Add16~77 .lut_mask = 64'h0000000000003333;
defparam \Add16~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N14
dffeas \size[24] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add16~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal8~2_combout ),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[24]),
	.prn(vcc));
// synopsys translate_off
defparam \size[24] .is_wysiwyg = "true";
defparam \size[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N15
cyclonev_lcell_comb \Add16~81 (
// Equation(s):
// \Add16~81_sumout  = SUM(( size[25] ) + ( VCC ) + ( \Add16~78  ))
// \Add16~82  = CARRY(( size[25] ) + ( VCC ) + ( \Add16~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!size[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~81_sumout ),
	.cout(\Add16~82 ),
	.shareout());
// synopsys translate_off
defparam \Add16~81 .extended_lut = "off";
defparam \Add16~81 .lut_mask = 64'h0000000000000F0F;
defparam \Add16~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N17
dffeas \size[25] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add16~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal8~2_combout ),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[25]),
	.prn(vcc));
// synopsys translate_off
defparam \size[25] .is_wysiwyg = "true";
defparam \size[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N18
cyclonev_lcell_comb \Add16~85 (
// Equation(s):
// \Add16~85_sumout  = SUM(( size[26] ) + ( VCC ) + ( \Add16~82  ))
// \Add16~86  = CARRY(( size[26] ) + ( VCC ) + ( \Add16~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!size[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~85_sumout ),
	.cout(\Add16~86 ),
	.shareout());
// synopsys translate_off
defparam \Add16~85 .extended_lut = "off";
defparam \Add16~85 .lut_mask = 64'h0000000000000F0F;
defparam \Add16~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N20
dffeas \size[26] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add16~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal8~2_combout ),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[26]),
	.prn(vcc));
// synopsys translate_off
defparam \size[26] .is_wysiwyg = "true";
defparam \size[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N21
cyclonev_lcell_comb \Add16~5 (
// Equation(s):
// \Add16~5_sumout  = SUM(( size[27] ) + ( VCC ) + ( \Add16~86  ))
// \Add16~6  = CARRY(( size[27] ) + ( VCC ) + ( \Add16~86  ))

	.dataa(!size[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~5_sumout ),
	.cout(\Add16~6 ),
	.shareout());
// synopsys translate_off
defparam \Add16~5 .extended_lut = "off";
defparam \Add16~5 .lut_mask = 64'h0000000000005555;
defparam \Add16~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N23
dffeas \size[27] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add16~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal8~2_combout ),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[27]),
	.prn(vcc));
// synopsys translate_off
defparam \size[27] .is_wysiwyg = "true";
defparam \size[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N24
cyclonev_lcell_comb \Add16~25 (
// Equation(s):
// \Add16~25_sumout  = SUM(( size[28] ) + ( VCC ) + ( \Add16~6  ))
// \Add16~26  = CARRY(( size[28] ) + ( VCC ) + ( \Add16~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!size[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~25_sumout ),
	.cout(\Add16~26 ),
	.shareout());
// synopsys translate_off
defparam \Add16~25 .extended_lut = "off";
defparam \Add16~25 .lut_mask = 64'h0000000000000F0F;
defparam \Add16~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N26
dffeas \size[28] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add16~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal8~2_combout ),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[28]),
	.prn(vcc));
// synopsys translate_off
defparam \size[28] .is_wysiwyg = "true";
defparam \size[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N27
cyclonev_lcell_comb \Add16~69 (
// Equation(s):
// \Add16~69_sumout  = SUM(( size[29] ) + ( VCC ) + ( \Add16~26  ))
// \Add16~70  = CARRY(( size[29] ) + ( VCC ) + ( \Add16~26  ))

	.dataa(!size[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~69_sumout ),
	.cout(\Add16~70 ),
	.shareout());
// synopsys translate_off
defparam \Add16~69 .extended_lut = "off";
defparam \Add16~69 .lut_mask = 64'h0000000000005555;
defparam \Add16~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N29
dffeas \size[29] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add16~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal8~2_combout ),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[29]),
	.prn(vcc));
// synopsys translate_off
defparam \size[29] .is_wysiwyg = "true";
defparam \size[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N30
cyclonev_lcell_comb \Add16~29 (
// Equation(s):
// \Add16~29_sumout  = SUM(( size[30] ) + ( VCC ) + ( \Add16~70  ))
// \Add16~30  = CARRY(( size[30] ) + ( VCC ) + ( \Add16~70  ))

	.dataa(gnd),
	.datab(!size[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~29_sumout ),
	.cout(\Add16~30 ),
	.shareout());
// synopsys translate_off
defparam \Add16~29 .extended_lut = "off";
defparam \Add16~29 .lut_mask = 64'h0000000000003333;
defparam \Add16~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N32
dffeas \size[30] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add16~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal8~2_combout ),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[30]),
	.prn(vcc));
// synopsys translate_off
defparam \size[30] .is_wysiwyg = "true";
defparam \size[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N33
cyclonev_lcell_comb \Add16~1 (
// Equation(s):
// \Add16~1_sumout  = SUM(( size[31] ) + ( VCC ) + ( \Add16~30  ))

	.dataa(!size[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add16~1 .extended_lut = "off";
defparam \Add16~1 .lut_mask = 64'h0000000000005555;
defparam \Add16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N35
dffeas \size[31] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add16~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal8~2_combout ),
	.sload(gnd),
	.ena(\size[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(size[31]),
	.prn(vcc));
// synopsys translate_off
defparam \size[31] .is_wysiwyg = "true";
defparam \size[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N24
cyclonev_lcell_comb \st~0 (
// Equation(s):
// \st~0_combout  = ( !size[17] & ( (!size[15] & (!size[11] & !size[12])) ) )

	.dataa(gnd),
	.datab(!size[15]),
	.datac(!size[11]),
	.datad(!size[12]),
	.datae(gnd),
	.dataf(!size[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\st~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \st~0 .extended_lut = "off";
defparam \st~0 .lut_mask = 64'hC000C00000000000;
defparam \st~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N54
cyclonev_lcell_comb \st~3 (
// Equation(s):
// \st~3_combout  = ( !size[25] & ( (!size[26] & (!size[24] & (!size[23] & !size[29]))) ) )

	.dataa(!size[26]),
	.datab(!size[24]),
	.datac(!size[23]),
	.datad(!size[29]),
	.datae(gnd),
	.dataf(!size[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\st~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \st~3 .extended_lut = "off";
defparam \st~3 .lut_mask = 64'h8000800000000000;
defparam \st~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N36
cyclonev_lcell_comb \st~1 (
// Equation(s):
// \st~1_combout  = ( !size[20] & ( !size[18] & ( (!size[28] & (!size[30] & (!size[21] & !size[10]))) ) ) )

	.dataa(!size[28]),
	.datab(!size[30]),
	.datac(!size[21]),
	.datad(!size[10]),
	.datae(!size[20]),
	.dataf(!size[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\st~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \st~1 .extended_lut = "off";
defparam \st~1 .lut_mask = 64'h8000000000000000;
defparam \st~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N18
cyclonev_lcell_comb \st~2 (
// Equation(s):
// \st~2_combout  = ( !size[22] & ( (size[16] & (size[19] & (size[13] & size[14]))) ) )

	.dataa(!size[16]),
	.datab(!size[19]),
	.datac(!size[13]),
	.datad(!size[14]),
	.datae(gnd),
	.dataf(!size[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\st~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \st~2 .extended_lut = "off";
defparam \st~2 .lut_mask = 64'h0001000100000000;
defparam \st~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N48
cyclonev_lcell_comb \st~4 (
// Equation(s):
// \st~4_combout  = ( \st~1_combout  & ( \st~2_combout  & ( (!size[31] & (\st~0_combout  & (!size[27] & \st~3_combout ))) ) ) )

	.dataa(!size[31]),
	.datab(!\st~0_combout ),
	.datac(!size[27]),
	.datad(!\st~3_combout ),
	.datae(!\st~1_combout ),
	.dataf(!\st~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\st~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \st~4 .extended_lut = "off";
defparam \st~4 .lut_mask = 64'h0000000000000020;
defparam \st~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N21
cyclonev_lcell_comb \Equal8~1 (
// Equation(s):
// \Equal8~1_combout  = ( !st[1] & ( (st[2] & st[0]) ) )

	.dataa(gnd),
	.datab(!st[2]),
	.datac(!st[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!st[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~1 .extended_lut = "off";
defparam \Equal8~1 .lut_mask = 64'h0303030300000000;
defparam \Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N39
cyclonev_lcell_comb \Selector90~0 (
// Equation(s):
// \Selector90~0_combout  = ( \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0] & ( (!st[0] & (!st[1] $ (!st[2]))) ) ) # ( !\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0] & ( (st[1] & (!st[2] & !st[0])) ) )

	.dataa(!st[1]),
	.datab(gnd),
	.datac(!st[2]),
	.datad(!st[0]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector90~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector90~0 .extended_lut = "off";
defparam \Selector90~0 .lut_mask = 64'h500050005A005A00;
defparam \Selector90~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N0
cyclonev_lcell_comb \Add14~1 (
// Equation(s):
// \Add14~1_sumout  = SUM(( n[0] ) + ( VCC ) + ( !VCC ))
// \Add14~2  = CARRY(( n[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~1_sumout ),
	.cout(\Add14~2 ),
	.shareout());
// synopsys translate_off
defparam \Add14~1 .extended_lut = "off";
defparam \Add14~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N36
cyclonev_lcell_comb \Selector91~0 (
// Equation(s):
// \Selector91~0_combout  = ( \fb_mem~0_combout  & ( ((!\Selector90~0_combout  & n[0])) # (\Add14~1_sumout ) ) ) # ( !\fb_mem~0_combout  & ( (!\Selector90~0_combout  & n[0]) ) )

	.dataa(gnd),
	.datab(!\Selector90~0_combout ),
	.datac(!\Add14~1_sumout ),
	.datad(!n[0]),
	.datae(gnd),
	.dataf(!\fb_mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector91~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector91~0 .extended_lut = "off";
defparam \Selector91~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \Selector91~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N38
dffeas \n[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Selector91~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n[0]),
	.prn(vcc));
// synopsys translate_off
defparam \n[0] .is_wysiwyg = "true";
defparam \n[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N3
cyclonev_lcell_comb \Add14~5 (
// Equation(s):
// \Add14~5_sumout  = SUM(( n[1] ) + ( GND ) + ( \Add14~2  ))
// \Add14~6  = CARRY(( n[1] ) + ( GND ) + ( \Add14~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~5_sumout ),
	.cout(\Add14~6 ),
	.shareout());
// synopsys translate_off
defparam \Add14~5 .extended_lut = "off";
defparam \Add14~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N57
cyclonev_lcell_comb \Selector90~1 (
// Equation(s):
// \Selector90~1_combout  = ( \Add14~5_sumout  & ( ((!\Selector90~0_combout  & n[1])) # (\fb_mem~0_combout ) ) ) # ( !\Add14~5_sumout  & ( (!\Selector90~0_combout  & n[1]) ) )

	.dataa(!\fb_mem~0_combout ),
	.datab(!\Selector90~0_combout ),
	.datac(gnd),
	.datad(!n[1]),
	.datae(gnd),
	.dataf(!\Add14~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector90~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector90~1 .extended_lut = "off";
defparam \Selector90~1 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \Selector90~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N59
dffeas \n[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Selector90~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n[1]),
	.prn(vcc));
// synopsys translate_off
defparam \n[1] .is_wysiwyg = "true";
defparam \n[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N6
cyclonev_lcell_comb \Add14~9 (
// Equation(s):
// \Add14~9_sumout  = SUM(( n[2] ) + ( GND ) + ( \Add14~6  ))
// \Add14~10  = CARRY(( n[2] ) + ( GND ) + ( \Add14~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~9_sumout ),
	.cout(\Add14~10 ),
	.shareout());
// synopsys translate_off
defparam \Add14~9 .extended_lut = "off";
defparam \Add14~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N27
cyclonev_lcell_comb \Selector89~0 (
// Equation(s):
// \Selector89~0_combout  = ( \fb_mem~0_combout  & ( ((!\Selector90~0_combout  & n[2])) # (\Add14~9_sumout ) ) ) # ( !\fb_mem~0_combout  & ( (!\Selector90~0_combout  & n[2]) ) )

	.dataa(gnd),
	.datab(!\Selector90~0_combout ),
	.datac(!\Add14~9_sumout ),
	.datad(!n[2]),
	.datae(gnd),
	.dataf(!\fb_mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector89~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector89~0 .extended_lut = "off";
defparam \Selector89~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \Selector89~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N29
dffeas \n[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Selector89~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n[2]),
	.prn(vcc));
// synopsys translate_off
defparam \n[2] .is_wysiwyg = "true";
defparam \n[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N9
cyclonev_lcell_comb \Add14~13 (
// Equation(s):
// \Add14~13_sumout  = SUM(( n[3] ) + ( GND ) + ( \Add14~10  ))
// \Add14~14  = CARRY(( n[3] ) + ( GND ) + ( \Add14~10  ))

	.dataa(!n[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~13_sumout ),
	.cout(\Add14~14 ),
	.shareout());
// synopsys translate_off
defparam \Add14~13 .extended_lut = "off";
defparam \Add14~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add14~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N54
cyclonev_lcell_comb \Selector88~0 (
// Equation(s):
// \Selector88~0_combout  = ( \Add14~13_sumout  & ( ((!\Selector90~0_combout  & n[3])) # (\fb_mem~0_combout ) ) ) # ( !\Add14~13_sumout  & ( (!\Selector90~0_combout  & n[3]) ) )

	.dataa(!\fb_mem~0_combout ),
	.datab(!\Selector90~0_combout ),
	.datac(gnd),
	.datad(!n[3]),
	.datae(gnd),
	.dataf(!\Add14~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector88~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector88~0 .extended_lut = "off";
defparam \Selector88~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \Selector88~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N56
dffeas \n[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Selector88~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n[3]),
	.prn(vcc));
// synopsys translate_off
defparam \n[3] .is_wysiwyg = "true";
defparam \n[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N12
cyclonev_lcell_comb \Add14~17 (
// Equation(s):
// \Add14~17_sumout  = SUM(( n[4] ) + ( GND ) + ( \Add14~14  ))
// \Add14~18  = CARRY(( n[4] ) + ( GND ) + ( \Add14~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~17_sumout ),
	.cout(\Add14~18 ),
	.shareout());
// synopsys translate_off
defparam \Add14~17 .extended_lut = "off";
defparam \Add14~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N33
cyclonev_lcell_comb \Selector87~0 (
// Equation(s):
// \Selector87~0_combout  = ( \fb_mem~0_combout  & ( ((!\Selector90~0_combout  & n[4])) # (\Add14~17_sumout ) ) ) # ( !\fb_mem~0_combout  & ( (!\Selector90~0_combout  & n[4]) ) )

	.dataa(gnd),
	.datab(!\Selector90~0_combout ),
	.datac(!\Add14~17_sumout ),
	.datad(!n[4]),
	.datae(gnd),
	.dataf(!\fb_mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector87~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector87~0 .extended_lut = "off";
defparam \Selector87~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \Selector87~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N35
dffeas \n[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Selector87~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n[4]),
	.prn(vcc));
// synopsys translate_off
defparam \n[4] .is_wysiwyg = "true";
defparam \n[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N15
cyclonev_lcell_comb \Add14~21 (
// Equation(s):
// \Add14~21_sumout  = SUM(( n[5] ) + ( GND ) + ( \Add14~18  ))
// \Add14~22  = CARRY(( n[5] ) + ( GND ) + ( \Add14~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~21_sumout ),
	.cout(\Add14~22 ),
	.shareout());
// synopsys translate_off
defparam \Add14~21 .extended_lut = "off";
defparam \Add14~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add14~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N30
cyclonev_lcell_comb \Selector86~0 (
// Equation(s):
// \Selector86~0_combout  = ( \Add14~21_sumout  & ( ((!\Selector90~0_combout  & n[5])) # (\fb_mem~0_combout ) ) ) # ( !\Add14~21_sumout  & ( (!\Selector90~0_combout  & n[5]) ) )

	.dataa(!\fb_mem~0_combout ),
	.datab(!\Selector90~0_combout ),
	.datac(gnd),
	.datad(!n[5]),
	.datae(gnd),
	.dataf(!\Add14~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector86~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector86~0 .extended_lut = "off";
defparam \Selector86~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \Selector86~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N32
dffeas \n[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Selector86~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n[5]),
	.prn(vcc));
// synopsys translate_off
defparam \n[5] .is_wysiwyg = "true";
defparam \n[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N48
cyclonev_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = ( !n[3] & ( !n[4] & ( (!n[0] & (!n[5] & (!n[2] & !n[1]))) ) ) )

	.dataa(!n[0]),
	.datab(!n[5]),
	.datac(!n[2]),
	.datad(!n[1]),
	.datae(!n[3]),
	.dataf(!n[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~0 .extended_lut = "off";
defparam \Equal6~0 .lut_mask = 64'h8000000000000000;
defparam \Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N18
cyclonev_lcell_comb \Add14~25 (
// Equation(s):
// \Add14~25_sumout  = SUM(( n[6] ) + ( GND ) + ( \Add14~22  ))
// \Add14~26  = CARRY(( n[6] ) + ( GND ) + ( \Add14~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~25_sumout ),
	.cout(\Add14~26 ),
	.shareout());
// synopsys translate_off
defparam \Add14~25 .extended_lut = "off";
defparam \Add14~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add14~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N24
cyclonev_lcell_comb \Selector85~0 (
// Equation(s):
// \Selector85~0_combout  = ( \fb_mem~0_combout  & ( ((!\Selector90~0_combout  & n[6])) # (\Add14~25_sumout ) ) ) # ( !\fb_mem~0_combout  & ( (!\Selector90~0_combout  & n[6]) ) )

	.dataa(gnd),
	.datab(!\Selector90~0_combout ),
	.datac(!\Add14~25_sumout ),
	.datad(!n[6]),
	.datae(gnd),
	.dataf(!\fb_mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector85~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector85~0 .extended_lut = "off";
defparam \Selector85~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \Selector85~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N26
dffeas \n[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Selector85~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n[6]),
	.prn(vcc));
// synopsys translate_off
defparam \n[6] .is_wysiwyg = "true";
defparam \n[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N21
cyclonev_lcell_comb \Add14~29 (
// Equation(s):
// \Add14~29_sumout  = SUM(( n[7] ) + ( GND ) + ( \Add14~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add14~29 .extended_lut = "off";
defparam \Add14~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add14~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N45
cyclonev_lcell_comb \Selector84~0 (
// Equation(s):
// \Selector84~0_combout  = ( \fb_mem~0_combout  & ( ((!\Selector90~0_combout  & n[7])) # (\Add14~29_sumout ) ) ) # ( !\fb_mem~0_combout  & ( (!\Selector90~0_combout  & n[7]) ) )

	.dataa(!\Add14~29_sumout ),
	.datab(gnd),
	.datac(!\Selector90~0_combout ),
	.datad(!n[7]),
	.datae(gnd),
	.dataf(!\fb_mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector84~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector84~0 .extended_lut = "off";
defparam \Selector84~0 .lut_mask = 64'h00F000F055F555F5;
defparam \Selector84~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N47
dffeas \n[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Selector84~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n[7]),
	.prn(vcc));
// synopsys translate_off
defparam \n[7] .is_wysiwyg = "true";
defparam \n[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N42
cyclonev_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = (n[7] & !n[6])

	.dataa(gnd),
	.datab(!n[7]),
	.datac(!n[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~1 .extended_lut = "off";
defparam \Equal6~1 .lut_mask = 64'h3030303030303030;
defparam \Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N6
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( !\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0] & ( \Equal6~1_combout  & ( (!\Equal8~2_combout  & (((\Equal5~0_combout  & \Equal5~1_combout )) # (\Equal6~0_combout ))) ) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0] & ( !\Equal6~1_combout  & ( (\Equal5~0_combout  & (!\Equal8~2_combout  & \Equal5~1_combout )) ) ) )

	.dataa(!\Equal5~0_combout ),
	.datab(!\Equal8~2_combout ),
	.datac(!\Equal6~0_combout ),
	.datad(!\Equal5~1_combout ),
	.datae(!\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0]),
	.dataf(!\Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h004400000C4C0000;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N33
cyclonev_lcell_comb \addr[0]~feeder (
// Equation(s):
// \addr[0]~feeder_combout  = ( \u0|start_address|data_out [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|start_address|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr[0]~feeder .extended_lut = "off";
defparam \addr[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N12
cyclonev_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = ( \Equal8~3_combout  & ( (\Equal4~0_combout  & \Equal4~1_combout ) ) )

	.dataa(!\Equal4~0_combout ),
	.datab(!\Equal4~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~1 .extended_lut = "off";
defparam \Selector30~1 .lut_mask = 64'h0000000011111111;
defparam \Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N34
dffeas \addr[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[0] .is_wysiwyg = "true";
defparam \addr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y26_N36
cyclonev_lcell_comb \address[0]~feeder (
// Equation(s):
// \address[0]~feeder_combout  = ( addr[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!addr[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[0]~feeder .extended_lut = "off";
defparam \address[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \address[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N51
cyclonev_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = ( st[1] & ( (!st[0] & !st[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!st[0]),
	.datad(!st[2]),
	.datae(gnd),
	.dataf(!st[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~0 .extended_lut = "off";
defparam \Equal8~0 .lut_mask = 64'h00000000F000F000;
defparam \Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N37
dffeas \address[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\address[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[0]),
	.prn(vcc));
// synopsys translate_off
defparam \address[0] .is_wysiwyg = "true";
defparam \address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N1
dffeas \u0|start_address|data_out[3]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|start_address|data_out[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N46
dffeas \addr[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|start_address|data_out[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[1] .is_wysiwyg = "true";
defparam \addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N10
dffeas \address[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[1]),
	.prn(vcc));
// synopsys translate_off
defparam \address[1] .is_wysiwyg = "true";
defparam \address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N25
dffeas \addr[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|start_address|data_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[2] .is_wysiwyg = "true";
defparam \addr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y26_N3
cyclonev_lcell_comb \address[2]~feeder (
// Equation(s):
// \address[2]~feeder_combout  = ( addr[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!addr[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[2]~feeder .extended_lut = "off";
defparam \address[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \address[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N4
dffeas \address[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\address[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[2]),
	.prn(vcc));
// synopsys translate_off
defparam \address[2] .is_wysiwyg = "true";
defparam \address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N23
dffeas \addr[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|start_address|data_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[3] .is_wysiwyg = "true";
defparam \addr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y26_N33
cyclonev_lcell_comb \address[3]~feeder (
// Equation(s):
// \address[3]~feeder_combout  = ( addr[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!addr[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[3]~feeder .extended_lut = "off";
defparam \address[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \address[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N34
dffeas \address[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\address[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[3]),
	.prn(vcc));
// synopsys translate_off
defparam \address[3] .is_wysiwyg = "true";
defparam \address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N19
dffeas \addr[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|start_address|data_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[4] .is_wysiwyg = "true";
defparam \addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N49
dffeas \address[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[4]),
	.prn(vcc));
// synopsys translate_off
defparam \address[4] .is_wysiwyg = "true";
defparam \address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N30
cyclonev_lcell_comb \addr[5]~feeder (
// Equation(s):
// \addr[5]~feeder_combout  = ( \u0|start_address|data_out [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|start_address|data_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr[5]~feeder .extended_lut = "off";
defparam \addr[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N31
dffeas \addr[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[5] .is_wysiwyg = "true";
defparam \addr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y26_N42
cyclonev_lcell_comb \address[5]~feeder (
// Equation(s):
// \address[5]~feeder_combout  = ( addr[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!addr[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[5]~feeder .extended_lut = "off";
defparam \address[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \address[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N43
dffeas \address[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\address[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[5]),
	.prn(vcc));
// synopsys translate_off
defparam \address[5] .is_wysiwyg = "true";
defparam \address[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N47
dffeas \u0|start_address|data_out[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [8]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[8] .is_wysiwyg = "true";
defparam \u0|start_address|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N16
dffeas \addr[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|start_address|data_out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector30~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[6] .is_wysiwyg = "true";
defparam \addr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N52
dffeas \address[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[6]),
	.prn(vcc));
// synopsys translate_off
defparam \address[6] .is_wysiwyg = "true";
defparam \address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N30
cyclonev_lcell_comb \Add13~1 (
// Equation(s):
// \Add13~1_sumout  = SUM(( addr[7] ) + ( VCC ) + ( !VCC ))
// \Add13~2  = CARRY(( addr[7] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!addr[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~1_sumout ),
	.cout(\Add13~2 ),
	.shareout());
// synopsys translate_off
defparam \Add13~1 .extended_lut = "off";
defparam \Add13~1 .lut_mask = 64'h0000000000003333;
defparam \Add13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N39
cyclonev_lcell_comb \Equal8~4 (
// Equation(s):
// \Equal8~4_combout  = ( st[0] & ( (!st[2]) # (!st[1]) ) ) # ( !st[0] )

	.dataa(!st[2]),
	.datab(gnd),
	.datac(!st[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!st[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~4 .extended_lut = "off";
defparam \Equal8~4 .lut_mask = 64'hFFFFFFFFFAFAFAFA;
defparam \Equal8~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N15
cyclonev_lcell_comb \addr[19]~0 (
// Equation(s):
// \addr[19]~0_combout  = ( st[1] & ( (st[2] & st[0]) ) ) # ( !st[1] & ( (\Equal4~0_combout  & (\Equal4~1_combout  & (!st[2] & st[0]))) ) )

	.dataa(!\Equal4~0_combout ),
	.datab(!\Equal4~1_combout ),
	.datac(!st[2]),
	.datad(!st[0]),
	.datae(gnd),
	.dataf(!st[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr[19]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr[19]~0 .extended_lut = "off";
defparam \addr[19]~0 .lut_mask = 64'h00100010000F000F;
defparam \addr[19]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N32
dffeas \addr[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~1_sumout ),
	.asdata(\u0|start_address|data_out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[7] .is_wysiwyg = "true";
defparam \addr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N29
dffeas \address[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[7]),
	.prn(vcc));
// synopsys translate_off
defparam \address[7] .is_wysiwyg = "true";
defparam \address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N33
cyclonev_lcell_comb \Add13~5 (
// Equation(s):
// \Add13~5_sumout  = SUM(( addr[8] ) + ( GND ) + ( \Add13~2  ))
// \Add13~6  = CARRY(( addr[8] ) + ( GND ) + ( \Add13~2  ))

	.dataa(!addr[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~5_sumout ),
	.cout(\Add13~6 ),
	.shareout());
// synopsys translate_off
defparam \Add13~5 .extended_lut = "off";
defparam \Add13~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add13~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N37
dffeas \u0|start_address|data_out[10]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[10]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|start_address|data_out[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N35
dffeas \addr[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~5_sumout ),
	.asdata(\u0|start_address|data_out[10]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[8] .is_wysiwyg = "true";
defparam \addr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N7
dffeas \address[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[8]),
	.prn(vcc));
// synopsys translate_off
defparam \address[8] .is_wysiwyg = "true";
defparam \address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N36
cyclonev_lcell_comb \Add13~9 (
// Equation(s):
// \Add13~9_sumout  = SUM(( addr[9] ) + ( GND ) + ( \Add13~6  ))
// \Add13~10  = CARRY(( addr[9] ) + ( GND ) + ( \Add13~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!addr[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~9_sumout ),
	.cout(\Add13~10 ),
	.shareout());
// synopsys translate_off
defparam \Add13~9 .extended_lut = "off";
defparam \Add13~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add13~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N38
dffeas \addr[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~9_sumout ),
	.asdata(\u0|start_address|data_out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[9] .is_wysiwyg = "true";
defparam \addr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N1
dffeas \address[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[9]),
	.prn(vcc));
// synopsys translate_off
defparam \address[9] .is_wysiwyg = "true";
defparam \address[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N39
cyclonev_lcell_comb \Add13~13 (
// Equation(s):
// \Add13~13_sumout  = SUM(( addr[10] ) + ( GND ) + ( \Add13~10  ))
// \Add13~14  = CARRY(( addr[10] ) + ( GND ) + ( \Add13~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!addr[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~13_sumout ),
	.cout(\Add13~14 ),
	.shareout());
// synopsys translate_off
defparam \Add13~13 .extended_lut = "off";
defparam \Add13~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add13~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N31
dffeas \u0|start_address|data_out[12]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[12]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|start_address|data_out[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N41
dffeas \addr[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~13_sumout ),
	.asdata(\u0|start_address|data_out[12]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[10] .is_wysiwyg = "true";
defparam \addr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N25
dffeas \address[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[10]),
	.prn(vcc));
// synopsys translate_off
defparam \address[10] .is_wysiwyg = "true";
defparam \address[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N42
cyclonev_lcell_comb \Add13~17 (
// Equation(s):
// \Add13~17_sumout  = SUM(( addr[11] ) + ( GND ) + ( \Add13~14  ))
// \Add13~18  = CARRY(( addr[11] ) + ( GND ) + ( \Add13~14  ))

	.dataa(gnd),
	.datab(!addr[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~17_sumout ),
	.cout(\Add13~18 ),
	.shareout());
// synopsys translate_off
defparam \Add13~17 .extended_lut = "off";
defparam \Add13~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add13~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y26_N34
dffeas \u0|start_address|data_out[13]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u0|start_address|data_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[13]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|start_address|data_out[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N44
dffeas \addr[11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~17_sumout ),
	.asdata(\u0|start_address|data_out[13]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[11] .is_wysiwyg = "true";
defparam \addr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N22
dffeas \address[11] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[11]),
	.prn(vcc));
// synopsys translate_off
defparam \address[11] .is_wysiwyg = "true";
defparam \address[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N45
cyclonev_lcell_comb \Add13~21 (
// Equation(s):
// \Add13~21_sumout  = SUM(( addr[12] ) + ( GND ) + ( \Add13~18  ))
// \Add13~22  = CARRY(( addr[12] ) + ( GND ) + ( \Add13~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!addr[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~21_sumout ),
	.cout(\Add13~22 ),
	.shareout());
// synopsys translate_off
defparam \Add13~21 .extended_lut = "off";
defparam \Add13~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add13~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N47
dffeas \addr[12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~21_sumout ),
	.asdata(\u0|start_address|data_out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[12] .is_wysiwyg = "true";
defparam \addr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N17
dffeas \address[12] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[12]),
	.prn(vcc));
// synopsys translate_off
defparam \address[12] .is_wysiwyg = "true";
defparam \address[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N48
cyclonev_lcell_comb \Add13~25 (
// Equation(s):
// \Add13~25_sumout  = SUM(( addr[13] ) + ( GND ) + ( \Add13~22  ))
// \Add13~26  = CARRY(( addr[13] ) + ( GND ) + ( \Add13~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!addr[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~25_sumout ),
	.cout(\Add13~26 ),
	.shareout());
// synopsys translate_off
defparam \Add13~25 .extended_lut = "off";
defparam \Add13~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add13~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N50
dffeas \addr[13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~25_sumout ),
	.asdata(\u0|start_address|data_out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[13] .is_wysiwyg = "true";
defparam \addr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N13
dffeas \address[13] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[13]),
	.prn(vcc));
// synopsys translate_off
defparam \address[13] .is_wysiwyg = "true";
defparam \address[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N51
cyclonev_lcell_comb \Add13~29 (
// Equation(s):
// \Add13~29_sumout  = SUM(( addr[14] ) + ( GND ) + ( \Add13~26  ))
// \Add13~30  = CARRY(( addr[14] ) + ( GND ) + ( \Add13~26  ))

	.dataa(!addr[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~29_sumout ),
	.cout(\Add13~30 ),
	.shareout());
// synopsys translate_off
defparam \Add13~29 .extended_lut = "off";
defparam \Add13~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add13~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N53
dffeas \addr[14] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~29_sumout ),
	.asdata(\u0|start_address|data_out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[14] .is_wysiwyg = "true";
defparam \addr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N5
dffeas \address[14] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[14]),
	.prn(vcc));
// synopsys translate_off
defparam \address[14] .is_wysiwyg = "true";
defparam \address[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N54
cyclonev_lcell_comb \Add13~33 (
// Equation(s):
// \Add13~33_sumout  = SUM(( addr[15] ) + ( GND ) + ( \Add13~30  ))
// \Add13~34  = CARRY(( addr[15] ) + ( GND ) + ( \Add13~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!addr[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~33_sumout ),
	.cout(\Add13~34 ),
	.shareout());
// synopsys translate_off
defparam \Add13~33 .extended_lut = "off";
defparam \Add13~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add13~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y28_N56
dffeas \addr[15] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~33_sumout ),
	.asdata(\u0|start_address|data_out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[15]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[15] .is_wysiwyg = "true";
defparam \addr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N10
dffeas \address[15] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[15]),
	.prn(vcc));
// synopsys translate_off
defparam \address[15] .is_wysiwyg = "true";
defparam \address[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N57
cyclonev_lcell_comb \Add13~37 (
// Equation(s):
// \Add13~37_sumout  = SUM(( addr[16] ) + ( GND ) + ( \Add13~34  ))
// \Add13~38  = CARRY(( addr[16] ) + ( GND ) + ( \Add13~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!addr[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~37_sumout ),
	.cout(\Add13~38 ),
	.shareout());
// synopsys translate_off
defparam \Add13~37 .extended_lut = "off";
defparam \Add13~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add13~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N10
dffeas \u0|start_address|data_out[18]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [18]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[18]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|start_address|data_out[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N59
dffeas \addr[16] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~37_sumout ),
	.asdata(\u0|start_address|data_out[18]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[16]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[16] .is_wysiwyg = "true";
defparam \addr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N20
dffeas \address[16] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[16]),
	.prn(vcc));
// synopsys translate_off
defparam \address[16] .is_wysiwyg = "true";
defparam \address[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N0
cyclonev_lcell_comb \Add13~41 (
// Equation(s):
// \Add13~41_sumout  = SUM(( addr[17] ) + ( GND ) + ( \Add13~38  ))
// \Add13~42  = CARRY(( addr[17] ) + ( GND ) + ( \Add13~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!addr[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~41_sumout ),
	.cout(\Add13~42 ),
	.shareout());
// synopsys translate_off
defparam \Add13~41 .extended_lut = "off";
defparam \Add13~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add13~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y27_N2
dffeas \addr[17] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~41_sumout ),
	.asdata(\u0|start_address|data_out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[17]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[17] .is_wysiwyg = "true";
defparam \addr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N55
dffeas \address[17] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[17]),
	.prn(vcc));
// synopsys translate_off
defparam \address[17] .is_wysiwyg = "true";
defparam \address[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N5
dffeas \addr[18]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~45_sumout ),
	.asdata(\u0|start_address|data_out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[18]~DUPLICATE .is_wysiwyg = "true";
defparam \addr[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N3
cyclonev_lcell_comb \Add13~45 (
// Equation(s):
// \Add13~45_sumout  = SUM(( \addr[18]~DUPLICATE_q  ) + ( GND ) + ( \Add13~42  ))
// \Add13~46  = CARRY(( \addr[18]~DUPLICATE_q  ) + ( GND ) + ( \Add13~42  ))

	.dataa(!\addr[18]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~45_sumout ),
	.cout(\Add13~46 ),
	.shareout());
// synopsys translate_off
defparam \Add13~45 .extended_lut = "off";
defparam \Add13~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add13~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y27_N4
dffeas \addr[18] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~45_sumout ),
	.asdata(\u0|start_address|data_out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[18]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[18] .is_wysiwyg = "true";
defparam \addr[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N1
dffeas \address[18] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[18]),
	.prn(vcc));
// synopsys translate_off
defparam \address[18] .is_wysiwyg = "true";
defparam \address[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N6
cyclonev_lcell_comb \Add13~49 (
// Equation(s):
// \Add13~49_sumout  = SUM(( addr[19] ) + ( GND ) + ( \Add13~46  ))
// \Add13~50  = CARRY(( addr[19] ) + ( GND ) + ( \Add13~46  ))

	.dataa(gnd),
	.datab(!addr[19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~49_sumout ),
	.cout(\Add13~50 ),
	.shareout());
// synopsys translate_off
defparam \Add13~49 .extended_lut = "off";
defparam \Add13~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Add13~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y27_N8
dffeas \addr[19] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~49_sumout ),
	.asdata(\u0|start_address|data_out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[19]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[19] .is_wysiwyg = "true";
defparam \addr[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N44
dffeas \address[19] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[19]),
	.prn(vcc));
// synopsys translate_off
defparam \address[19] .is_wysiwyg = "true";
defparam \address[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N11
dffeas \addr[20]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~53_sumout ),
	.asdata(\u0|start_address|data_out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[20]~DUPLICATE .is_wysiwyg = "true";
defparam \addr[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N9
cyclonev_lcell_comb \Add13~53 (
// Equation(s):
// \Add13~53_sumout  = SUM(( \addr[20]~DUPLICATE_q  ) + ( GND ) + ( \Add13~50  ))
// \Add13~54  = CARRY(( \addr[20]~DUPLICATE_q  ) + ( GND ) + ( \Add13~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~53_sumout ),
	.cout(\Add13~54 ),
	.shareout());
// synopsys translate_off
defparam \Add13~53 .extended_lut = "off";
defparam \Add13~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add13~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y27_N10
dffeas \addr[20] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~53_sumout ),
	.asdata(\u0|start_address|data_out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[20]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[20] .is_wysiwyg = "true";
defparam \addr[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N31
dffeas \address[20] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[20]),
	.prn(vcc));
// synopsys translate_off
defparam \address[20] .is_wysiwyg = "true";
defparam \address[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N12
cyclonev_lcell_comb \Add13~57 (
// Equation(s):
// \Add13~57_sumout  = SUM(( addr[21] ) + ( GND ) + ( \Add13~54  ))
// \Add13~58  = CARRY(( addr[21] ) + ( GND ) + ( \Add13~54  ))

	.dataa(gnd),
	.datab(!addr[21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~57_sumout ),
	.cout(\Add13~58 ),
	.shareout());
// synopsys translate_off
defparam \Add13~57 .extended_lut = "off";
defparam \Add13~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add13~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N53
dffeas \u0|start_address|data_out[23]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|start_address_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [23]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|start_address|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|start_address|data_out[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|start_address|data_out[23]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|start_address|data_out[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N14
dffeas \addr[21] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~57_sumout ),
	.asdata(\u0|start_address|data_out[23]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[21]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[21] .is_wysiwyg = "true";
defparam \addr[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N52
dffeas \address[21] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[21]),
	.prn(vcc));
// synopsys translate_off
defparam \address[21] .is_wysiwyg = "true";
defparam \address[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N15
cyclonev_lcell_comb \Add13~61 (
// Equation(s):
// \Add13~61_sumout  = SUM(( addr[22] ) + ( GND ) + ( \Add13~58  ))
// \Add13~62  = CARRY(( addr[22] ) + ( GND ) + ( \Add13~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!addr[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~61_sumout ),
	.cout(\Add13~62 ),
	.shareout());
// synopsys translate_off
defparam \Add13~61 .extended_lut = "off";
defparam \Add13~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add13~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y27_N17
dffeas \addr[22] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~61_sumout ),
	.asdata(\u0|start_address|data_out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[22]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[22] .is_wysiwyg = "true";
defparam \addr[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N46
dffeas \address[22] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[22]),
	.prn(vcc));
// synopsys translate_off
defparam \address[22] .is_wysiwyg = "true";
defparam \address[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N20
dffeas \addr[23]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~65_sumout ),
	.asdata(\u0|start_address|data_out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[23]~DUPLICATE .is_wysiwyg = "true";
defparam \addr[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N18
cyclonev_lcell_comb \Add13~65 (
// Equation(s):
// \Add13~65_sumout  = SUM(( \addr[23]~DUPLICATE_q  ) + ( GND ) + ( \Add13~62  ))
// \Add13~66  = CARRY(( \addr[23]~DUPLICATE_q  ) + ( GND ) + ( \Add13~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~65_sumout ),
	.cout(\Add13~66 ),
	.shareout());
// synopsys translate_off
defparam \Add13~65 .extended_lut = "off";
defparam \Add13~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add13~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y27_N19
dffeas \addr[23] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~65_sumout ),
	.asdata(\u0|start_address|data_out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[23]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[23] .is_wysiwyg = "true";
defparam \addr[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N24
cyclonev_lcell_comb \address[23]~feeder (
// Equation(s):
// \address[23]~feeder_combout  = ( addr[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!addr[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[23]~feeder .extended_lut = "off";
defparam \address[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \address[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y27_N25
dffeas \address[23] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\address[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[23]),
	.prn(vcc));
// synopsys translate_off
defparam \address[23] .is_wysiwyg = "true";
defparam \address[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N21
cyclonev_lcell_comb \Add13~69 (
// Equation(s):
// \Add13~69_sumout  = SUM(( addr[24] ) + ( GND ) + ( \Add13~66  ))
// \Add13~70  = CARRY(( addr[24] ) + ( GND ) + ( \Add13~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!addr[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~69_sumout ),
	.cout(\Add13~70 ),
	.shareout());
// synopsys translate_off
defparam \Add13~69 .extended_lut = "off";
defparam \Add13~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add13~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y27_N22
dffeas \addr[24] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~69_sumout ),
	.asdata(\u0|start_address|data_out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[24]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[24] .is_wysiwyg = "true";
defparam \addr[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N9
cyclonev_lcell_comb \address[24]~feeder (
// Equation(s):
// \address[24]~feeder_combout  = ( addr[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!addr[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[24]~feeder .extended_lut = "off";
defparam \address[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \address[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y27_N11
dffeas \address[24] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\address[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[24]),
	.prn(vcc));
// synopsys translate_off
defparam \address[24] .is_wysiwyg = "true";
defparam \address[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N24
cyclonev_lcell_comb \Add13~73 (
// Equation(s):
// \Add13~73_sumout  = SUM(( addr[25] ) + ( GND ) + ( \Add13~70  ))
// \Add13~74  = CARRY(( addr[25] ) + ( GND ) + ( \Add13~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!addr[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~73_sumout ),
	.cout(\Add13~74 ),
	.shareout());
// synopsys translate_off
defparam \Add13~73 .extended_lut = "off";
defparam \Add13~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add13~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y27_N26
dffeas \addr[25] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~73_sumout ),
	.asdata(\u0|start_address|data_out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[25]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[25] .is_wysiwyg = "true";
defparam \addr[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N13
dffeas \address[25] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[25]),
	.prn(vcc));
// synopsys translate_off
defparam \address[25] .is_wysiwyg = "true";
defparam \address[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N27
cyclonev_lcell_comb \Add13~77 (
// Equation(s):
// \Add13~77_sumout  = SUM(( addr[26] ) + ( GND ) + ( \Add13~74  ))
// \Add13~78  = CARRY(( addr[26] ) + ( GND ) + ( \Add13~74  ))

	.dataa(!addr[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~77_sumout ),
	.cout(\Add13~78 ),
	.shareout());
// synopsys translate_off
defparam \Add13~77 .extended_lut = "off";
defparam \Add13~77 .lut_mask = 64'h0000FFFF00005555;
defparam \Add13~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y27_N29
dffeas \addr[26] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~77_sumout ),
	.asdata(\u0|start_address|data_out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[26]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[26] .is_wysiwyg = "true";
defparam \addr[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N41
dffeas \address[26] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[26]),
	.prn(vcc));
// synopsys translate_off
defparam \address[26] .is_wysiwyg = "true";
defparam \address[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N30
cyclonev_lcell_comb \Add13~81 (
// Equation(s):
// \Add13~81_sumout  = SUM(( addr[27] ) + ( GND ) + ( \Add13~78  ))
// \Add13~82  = CARRY(( addr[27] ) + ( GND ) + ( \Add13~78  ))

	.dataa(gnd),
	.datab(!addr[27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~81_sumout ),
	.cout(\Add13~82 ),
	.shareout());
// synopsys translate_off
defparam \Add13~81 .extended_lut = "off";
defparam \Add13~81 .lut_mask = 64'h0000FFFF00003333;
defparam \Add13~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y27_N32
dffeas \addr[27] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Add13~81_sumout ),
	.asdata(\u0|start_address|data_out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal8~4_combout ),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[27]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[27] .is_wysiwyg = "true";
defparam \addr[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N50
dffeas \address[27] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[27]),
	.prn(vcc));
// synopsys translate_off
defparam \address[27] .is_wysiwyg = "true";
defparam \address[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N59
dffeas \addr[28]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[28]~DUPLICATE .is_wysiwyg = "true";
defparam \addr[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N33
cyclonev_lcell_comb \Add13~85 (
// Equation(s):
// \Add13~85_sumout  = SUM(( \addr[28]~DUPLICATE_q  ) + ( GND ) + ( \Add13~82  ))
// \Add13~86  = CARRY(( \addr[28]~DUPLICATE_q  ) + ( GND ) + ( \Add13~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr[28]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~85_sumout ),
	.cout(\Add13~86 ),
	.shareout());
// synopsys translate_off
defparam \Add13~85 .extended_lut = "off";
defparam \Add13~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add13~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N57
cyclonev_lcell_comb \Selector55~0 (
// Equation(s):
// \Selector55~0_combout  = ( \Add13~85_sumout  & ( !\Equal8~4_combout  ) )

	.dataa(!\Equal8~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add13~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~0 .extended_lut = "off";
defparam \Selector55~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Selector55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y27_N58
dffeas \addr[28] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[28]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[28] .is_wysiwyg = "true";
defparam \addr[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N42
cyclonev_lcell_comb \address[28]~feeder (
// Equation(s):
// \address[28]~feeder_combout  = ( addr[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!addr[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[28]~feeder .extended_lut = "off";
defparam \address[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \address[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y27_N43
dffeas \address[28] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\address[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[28]),
	.prn(vcc));
// synopsys translate_off
defparam \address[28] .is_wysiwyg = "true";
defparam \address[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N36
cyclonev_lcell_comb \Add13~89 (
// Equation(s):
// \Add13~89_sumout  = SUM(( addr[29] ) + ( GND ) + ( \Add13~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!addr[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~89_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add13~89 .extended_lut = "off";
defparam \Add13~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add13~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N54
cyclonev_lcell_comb \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = (!\Equal8~4_combout  & \Add13~89_sumout )

	.dataa(!\Equal8~4_combout ),
	.datab(gnd),
	.datac(!\Add13~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~0 .extended_lut = "off";
defparam \Selector54~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \Selector54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y27_N56
dffeas \addr[29] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr[19]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[29]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[29] .is_wysiwyg = "true";
defparam \addr[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y27_N15
cyclonev_lcell_comb \address[29]~feeder (
// Equation(s):
// \address[29]~feeder_combout  = ( addr[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!addr[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[29]~feeder .extended_lut = "off";
defparam \address[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \address[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y27_N16
dffeas \address[29] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\address[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address[29]),
	.prn(vcc));
// synopsys translate_off
defparam \address[29] .is_wysiwyg = "true";
defparam \address[29] .power_up = "low";
// synopsys translate_on

// Location: HPSINTERFACEFPGA2SDRAM_X32_Y27_N111
cyclonev_hps_interface_fpga2sdram \u0|hps_0|fpga_interfaces|f2sdram (
	.cmd_port_clk_0(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.cmd_port_clk_1(gnd),
	.cmd_port_clk_2(gnd),
	.cmd_port_clk_3(gnd),
	.cmd_port_clk_4(gnd),
	.cmd_port_clk_5(gnd),
	.cmd_valid_0(\read~q ),
	.cmd_valid_1(gnd),
	.cmd_valid_2(gnd),
	.cmd_valid_3(gnd),
	.cmd_valid_4(gnd),
	.cmd_valid_5(gnd),
	.rd_clk_0(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.rd_clk_1(gnd),
	.rd_clk_2(gnd),
	.rd_clk_3(gnd),
	.rd_ready_0(vcc),
	.rd_ready_1(gnd),
	.rd_ready_2(gnd),
	.rd_ready_3(gnd),
	.wr_clk_0(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.wr_clk_1(gnd),
	.wr_clk_2(gnd),
	.wr_clk_3(gnd),
	.wr_valid_0(gnd),
	.wr_valid_1(gnd),
	.wr_valid_2(gnd),
	.wr_valid_3(gnd),
	.wrack_ready_0(vcc),
	.wrack_ready_1(gnd),
	.wrack_ready_2(gnd),
	.wrack_ready_3(gnd),
	.wrack_ready_4(gnd),
	.wrack_ready_5(gnd),
	.cfg_axi_mm_select({gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_cport_rfifo_map({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_cport_type({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc}),
	.cfg_cport_wfifo_map({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_port_width({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_rfifo_cport_map({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_wfifo_cport_map({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cmd_data_0({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,address[29],address[28],address[27],address[26],address[25],address[24],address[23],address[22],address[21],address[20],address[19],address[18],address[17],address[16],address[15],address[14],address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],
address[5],address[4],address[3],address[2],address[1],address[0],gnd,\read~q }),
	.cmd_data_1(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_2(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_3(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_4(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_5(60'b000000000000000000000000000000000000000000000000000000000000),
	.wr_data_0({gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.wr_data_1(90'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.wr_data_2(90'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.wr_data_3(90'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.cmd_ready_0(\u0|hps_0|fpga_interfaces|intermediate [1]),
	.cmd_ready_1(),
	.cmd_ready_2(),
	.cmd_ready_3(),
	.cmd_ready_4(),
	.cmd_ready_5(),
	.rd_valid_0(\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0]),
	.rd_valid_1(),
	.rd_valid_2(),
	.rd_valid_3(),
	.wr_ready_0(),
	.wr_ready_1(),
	.wr_ready_2(),
	.wr_ready_3(),
	.wrack_valid_0(),
	.wrack_valid_1(),
	.wrack_valid_2(),
	.wrack_valid_3(),
	.wrack_valid_4(),
	.wrack_valid_5(),
	.bonding_out_1(\u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus ),
	.bonding_out_2(),
	.rd_data_0(\u0|hps_0|fpga_interfaces|f2sdram_RD_DATA_0_bus ),
	.rd_data_1(),
	.rd_data_2(),
	.rd_data_3(),
	.wrack_data_0(),
	.wrack_data_1(),
	.wrack_data_2(),
	.wrack_data_3(),
	.wrack_data_4(),
	.wrack_data_5());

// Location: MLABCELL_X19_Y6_N54
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( st[1] & ( !\u0|hps_0|fpga_interfaces|intermediate [1] & ( (st[0] & !st[2]) ) ) )

	.dataa(gnd),
	.datab(!st[0]),
	.datac(!st[2]),
	.datad(gnd),
	.datae(!st[1]),
	.dataf(!\u0|hps_0|fpga_interfaces|intermediate [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "off";
defparam \Selector31~2 .lut_mask = 64'h0000303000000000;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N3
cyclonev_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = ( !\Selector31~2_combout  & ( (!\Equal8~3_combout ) # ((\Equal4~0_combout  & \Equal4~1_combout )) ) )

	.dataa(!\Equal4~0_combout ),
	.datab(!\Equal8~3_combout ),
	.datac(!\Equal4~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~3 .extended_lut = "off";
defparam \Selector31~3 .lut_mask = 64'hCDCDCDCD00000000;
defparam \Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N35
dffeas \x[7]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\x~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(state[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\x[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \x[7]~DUPLICATE .is_wysiwyg = "true";
defparam \x[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N27
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( x[9] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( x[9] ) + ( GND ) + ( \Add0~38  ))

	.dataa(!x[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N30
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( x[10] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(!x[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N0
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( x[0] ) + ( VCC ) + ( !VCC ))
// \Add0~14  = CARRY(( x[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!x[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N35
dffeas \x[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(state[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[0]),
	.prn(vcc));
// synopsys translate_off
defparam \x[0] .is_wysiwyg = "true";
defparam \x[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N3
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \x[1]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \x[1]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\x[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N59
dffeas \x[1]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(state[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\x[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \x[1]~DUPLICATE .is_wysiwyg = "true";
defparam \x[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N6
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( x[2] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( x[2] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(!x[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N8
dffeas \x[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[2]),
	.prn(vcc));
// synopsys translate_off
defparam \x[2] .is_wysiwyg = "true";
defparam \x[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N48
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( x[2] & ( (x[0] & \x[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!x[0]),
	.datad(!\x[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!x[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h00000000000F000F;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N24
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( x[6] & ( (x[10] & (\Equal1~1_combout  & (\x[7]~DUPLICATE_q  & \Equal1~0_combout ))) ) )

	.dataa(!x[10]),
	.datab(!\Equal1~1_combout ),
	.datac(!\x[7]~DUPLICATE_q ),
	.datad(!\Equal1~0_combout ),
	.datae(gnd),
	.dataf(!x[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'h0000000000010001;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N18
cyclonev_lcell_comb \x~3 (
// Equation(s):
// \x~3_combout  = ( !\Equal1~2_combout  & ( \Add0~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x~3 .extended_lut = "off";
defparam \x~3 .lut_mask = 64'h0F0F0F0F00000000;
defparam \x~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N19
dffeas \x[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\x~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[10]),
	.prn(vcc));
// synopsys translate_off
defparam \x[10] .is_wysiwyg = "true";
defparam \x[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N9
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \x[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~22  ))
// \Add0~10  = CARRY(( \x[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~22  ))

	.dataa(!\x[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N45
cyclonev_lcell_comb \x~0 (
// Equation(s):
// \x~0_combout  = ( \Equal1~1_combout  & ( \Add0~9_sumout  & ( (!x[7]) # ((!x[6]) # ((!x[10]) # (!\Equal1~0_combout ))) ) ) ) # ( !\Equal1~1_combout  & ( \Add0~9_sumout  ) )

	.dataa(!x[7]),
	.datab(!x[6]),
	.datac(!x[10]),
	.datad(!\Equal1~0_combout ),
	.datae(!\Equal1~1_combout ),
	.dataf(!\Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x~0 .extended_lut = "off";
defparam \x~0 .lut_mask = 64'h00000000FFFFFFFE;
defparam \x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N37
dffeas \x[3]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\x~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(state[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\x[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \x[3]~DUPLICATE .is_wysiwyg = "true";
defparam \x[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N12
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( x[4] ) + ( GND ) + ( \Add0~10  ))
// \Add0~2  = CARRY(( x[4] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(!x[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N10
dffeas \x[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(state[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[4]),
	.prn(vcc));
// synopsys translate_off
defparam \x[4] .is_wysiwyg = "true";
defparam \x[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N15
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( x[5] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( x[5] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!x[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \x[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[5]),
	.prn(vcc));
// synopsys translate_off
defparam \x[5] .is_wysiwyg = "true";
defparam \x[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N18
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( x[6] ) + ( GND ) + ( \Add0~6  ))
// \Add0~30  = CARRY(( x[6] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!x[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N39
cyclonev_lcell_comb \x~2 (
// Equation(s):
// \x~2_combout  = ( \Equal1~0_combout  & ( \Equal1~1_combout  & ( (\Add0~29_sumout  & ((!\x[7]~DUPLICATE_q ) # ((!x[6]) # (!x[10])))) ) ) ) # ( !\Equal1~0_combout  & ( \Equal1~1_combout  & ( \Add0~29_sumout  ) ) ) # ( \Equal1~0_combout  & ( 
// !\Equal1~1_combout  & ( \Add0~29_sumout  ) ) ) # ( !\Equal1~0_combout  & ( !\Equal1~1_combout  & ( \Add0~29_sumout  ) ) )

	.dataa(!\x[7]~DUPLICATE_q ),
	.datab(!\Add0~29_sumout ),
	.datac(!x[6]),
	.datad(!x[10]),
	.datae(!\Equal1~0_combout ),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x~2 .extended_lut = "off";
defparam \x~2 .lut_mask = 64'h3333333333333332;
defparam \x~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N14
dffeas \x[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\x~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(state[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[6]),
	.prn(vcc));
// synopsys translate_off
defparam \x[6] .is_wysiwyg = "true";
defparam \x[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N21
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( x[7] ) + ( GND ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( x[7] ) + ( GND ) + ( \Add0~30  ))

	.dataa(!x[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N42
cyclonev_lcell_comb \x~1 (
// Equation(s):
// \x~1_combout  = ( \Equal1~1_combout  & ( \Add0~25_sumout  & ( (!x[7]) # ((!x[6]) # ((!\Equal1~0_combout ) # (!x[10]))) ) ) ) # ( !\Equal1~1_combout  & ( \Add0~25_sumout  ) )

	.dataa(!x[7]),
	.datab(!x[6]),
	.datac(!\Equal1~0_combout ),
	.datad(!x[10]),
	.datae(!\Equal1~1_combout ),
	.dataf(!\Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x~1 .extended_lut = "off";
defparam \x~1 .lut_mask = 64'h00000000FFFFFFFE;
defparam \x~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N34
dffeas \x[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\x~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(state[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[7]),
	.prn(vcc));
// synopsys translate_off
defparam \x[7] .is_wysiwyg = "true";
defparam \x[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N24
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( x[8] ) + ( GND ) + ( \Add0~26  ))
// \Add0~38  = CARRY(( x[8] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!x[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N26
dffeas \x[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[8]),
	.prn(vcc));
// synopsys translate_off
defparam \x[8] .is_wysiwyg = "true";
defparam \x[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N29
dffeas \x[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[9]),
	.prn(vcc));
// synopsys translate_off
defparam \x[9] .is_wysiwyg = "true";
defparam \x[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N38
dffeas \x[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\x~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(state[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[3]),
	.prn(vcc));
// synopsys translate_off
defparam \x[3] .is_wysiwyg = "true";
defparam \x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N11
dffeas \x[4]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(state[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\x[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \x[4]~DUPLICATE .is_wysiwyg = "true";
defparam \x[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N12
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( !\x[4]~DUPLICATE_q  & ( (!x[9] & (!x[8] & (!x[5] & !x[3]))) ) )

	.dataa(!x[9]),
	.datab(!x[8]),
	.datac(!x[5]),
	.datad(!x[3]),
	.datae(gnd),
	.dataf(!\x[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h8000800000000000;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N58
dffeas \x[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(state[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[1]),
	.prn(vcc));
// synopsys translate_off
defparam \x[1] .is_wysiwyg = "true";
defparam \x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N42
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( !\x[7]~DUPLICATE_q  & ( (!x[1] & (!x[6] & (!x[0] & !x[2]))) ) )

	.dataa(!x[1]),
	.datab(!x[6]),
	.datac(!x[0]),
	.datad(!x[2]),
	.datae(gnd),
	.dataf(!\x[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h8000800000000000;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N27
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( x[10] & ( (!\Equal1~1_combout ) # (!\LessThan1~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Equal1~1_combout ),
	.datac(!\LessThan1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'h00000000FCFCFCFC;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N48
cyclonev_lcell_comb \Selector31~4 (
// Equation(s):
// \Selector31~4_combout  = ( \Selector31~3_combout  & ( \Selector30~0_combout  & ( (((!\st~4_combout  & \Equal8~1_combout )) # (\Selector31~0_combout )) # (\Selector31~1_combout ) ) ) ) # ( !\Selector31~3_combout  & ( \Selector30~0_combout  ) ) # ( 
// \Selector31~3_combout  & ( !\Selector30~0_combout  & ( ((\Selector31~0_combout ) # (\Equal8~1_combout )) # (\Selector31~1_combout ) ) ) ) # ( !\Selector31~3_combout  & ( !\Selector30~0_combout  ) )

	.dataa(!\Selector31~1_combout ),
	.datab(!\st~4_combout ),
	.datac(!\Equal8~1_combout ),
	.datad(!\Selector31~0_combout ),
	.datae(!\Selector31~3_combout ),
	.dataf(!\Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~4 .extended_lut = "off";
defparam \Selector31~4 .lut_mask = 64'hFFFF5FFFFFFF5DFF;
defparam \Selector31~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N50
dffeas \st[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Selector31~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[0]),
	.prn(vcc));
// synopsys translate_off
defparam \st[0] .is_wysiwyg = "true";
defparam \st[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N36
cyclonev_lcell_comb \Selector92~0 (
// Equation(s):
// \Selector92~0_combout  = ( \read~q  & ( \u0|hps_0|fpga_interfaces|intermediate [1] & ( (!st[0]) # ((!st[1]) # (st[2])) ) ) ) # ( !\read~q  & ( \u0|hps_0|fpga_interfaces|intermediate [1] & ( (!st[0] & (!st[2] & st[1])) ) ) ) # ( \read~q  & ( 
// !\u0|hps_0|fpga_interfaces|intermediate [1] ) ) # ( !\read~q  & ( !\u0|hps_0|fpga_interfaces|intermediate [1] & ( (!st[0] & (!st[2] & st[1])) ) ) )

	.dataa(gnd),
	.datab(!st[0]),
	.datac(!st[2]),
	.datad(!st[1]),
	.datae(!\read~q ),
	.dataf(!\u0|hps_0|fpga_interfaces|intermediate [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector92~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector92~0 .extended_lut = "off";
defparam \Selector92~0 .lut_mask = 64'h00C0FFFF00C0FFCF;
defparam \Selector92~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N38
dffeas read(
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Selector92~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\read~q ),
	.prn(vcc));
// synopsys translate_off
defparam read.is_wysiwyg = "true";
defparam read.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N45
cyclonev_lcell_comb \Equal6~2 (
// Equation(s):
// \Equal6~2_combout  = (\Equal6~0_combout  & \Equal6~1_combout )

	.dataa(!\Equal6~0_combout ),
	.datab(gnd),
	.datac(!\Equal6~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~2 .extended_lut = "off";
defparam \Equal6~2 .lut_mask = 64'h0505050505050505;
defparam \Equal6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N36
cyclonev_lcell_comb \st[10]~5 (
// Equation(s):
// \st[10]~5_combout  = ( st[0] & ( !st[2] $ (!st[1]) ) )

	.dataa(!st[2]),
	.datab(!st[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!st[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\st[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \st[10]~5 .extended_lut = "off";
defparam \st[10]~5 .lut_mask = 64'h0000000066666666;
defparam \st[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N12
cyclonev_lcell_comb \st[10]~6 (
// Equation(s):
// \st[10]~6_combout  = ( \st[10]~5_combout  & ( !\Equal8~2_combout  & ( \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0] ) ) ) # ( !\st[10]~5_combout  & ( !\Equal8~2_combout  & ( ((!\Equal6~2_combout  & ((!\Equal5~0_combout ) # (!\Equal5~1_combout 
// )))) # (\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0]) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0]),
	.datab(!\Equal6~2_combout ),
	.datac(!\Equal5~0_combout ),
	.datad(!\Equal5~1_combout ),
	.datae(!\st[10]~5_combout ),
	.dataf(!\Equal8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\st[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \st[10]~6 .extended_lut = "off";
defparam \st[10]~6 .lut_mask = 64'hDDD5555500000000;
defparam \st[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N42
cyclonev_lcell_comb \st[2]~9 (
// Equation(s):
// \st[2]~9_combout  = ( \Equal8~2_combout  & ( !\st[10]~5_combout  ) )

	.dataa(gnd),
	.datab(!\st[10]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\st[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \st[2]~9 .extended_lut = "off";
defparam \st[2]~9 .lut_mask = 64'h00000000CCCCCCCC;
defparam \st[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N6
cyclonev_lcell_comb \st[10]~8 (
// Equation(s):
// \st[10]~8_combout  = ( !st[1] & ( \Equal1~1_combout  & ( (st[0] & (st[2] & ((!x[10]) # (\LessThan1~0_combout )))) ) ) ) # ( !st[1] & ( !\Equal1~1_combout  & ( (!x[10] & (st[0] & st[2])) ) ) )

	.dataa(!x[10]),
	.datab(!st[0]),
	.datac(!st[2]),
	.datad(!\LessThan1~0_combout ),
	.datae(!st[1]),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\st[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \st[10]~8 .extended_lut = "off";
defparam \st[10]~8 .lut_mask = 64'h0202000002030000;
defparam \st[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N18
cyclonev_lcell_comb \st[10]~7 (
// Equation(s):
// \st[10]~7_combout  = ( !st[0] & ( (st[2] & (st[1] & ((!\Equal7~1_combout ) # (!\Equal7~0_combout )))) ) )

	.dataa(!st[2]),
	.datab(!\Equal7~1_combout ),
	.datac(!\Equal7~0_combout ),
	.datad(!st[1]),
	.datae(gnd),
	.dataf(!st[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\st[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \st[10]~7 .extended_lut = "off";
defparam \st[10]~7 .lut_mask = 64'h0054005400000000;
defparam \st[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N0
cyclonev_lcell_comb \st[2]~10 (
// Equation(s):
// \st[2]~10_combout  = ( st[2] & ( \st[10]~7_combout  ) ) # ( st[2] & ( !\st[10]~7_combout  & ( ((!\st[2]~9_combout ) # ((!\Selector31~3_combout ) # (\st[10]~8_combout ))) # (\st[10]~6_combout ) ) ) ) # ( !st[2] & ( !\st[10]~7_combout  & ( 
// (!\st[10]~6_combout  & (!\st[2]~9_combout  & (\Selector31~3_combout  & !\st[10]~8_combout ))) ) ) )

	.dataa(!\st[10]~6_combout ),
	.datab(!\st[2]~9_combout ),
	.datac(!\Selector31~3_combout ),
	.datad(!\st[10]~8_combout ),
	.datae(!st[2]),
	.dataf(!\st[10]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\st[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \st[2]~10 .extended_lut = "off";
defparam \st[2]~10 .lut_mask = 64'h0800FDFF0000FFFF;
defparam \st[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N2
dffeas \st[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\st[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[2]),
	.prn(vcc));
// synopsys translate_off
defparam \st[2] .is_wysiwyg = "true";
defparam \st[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N30
cyclonev_lcell_comb \state[0]~0 (
// Equation(s):
// \state[0]~0_combout  = ( st[1] & ( state[0] ) ) # ( !st[1] & ( ((st[2] & st[0])) # (state[0]) ) )

	.dataa(gnd),
	.datab(!st[2]),
	.datac(!st[0]),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!st[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[0]~0 .extended_lut = "off";
defparam \state[0]~0 .lut_mask = 64'h03FF03FF00FF00FF;
defparam \state[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N32
dffeas \state[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\state[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \state[0] .is_wysiwyg = "true";
defparam \state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N57
cyclonev_lcell_comb \y[0]~0 (
// Equation(s):
// \y[0]~0_combout  = ( \Equal1~2_combout  & ( state[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[0]~0 .extended_lut = "off";
defparam \y[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N32
dffeas \y[10]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add9~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal7~2_combout ),
	.sload(gnd),
	.ena(\y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[10]~DUPLICATE .is_wysiwyg = "true";
defparam \y[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N18
cyclonev_lcell_comb \Add9~1 (
// Equation(s):
// \Add9~1_sumout  = SUM(( y[6] ) + ( GND ) + ( \Add9~6  ))
// \Add9~2  = CARRY(( y[6] ) + ( GND ) + ( \Add9~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!y[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~1_sumout ),
	.cout(\Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \Add9~1 .extended_lut = "off";
defparam \Add9~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N21
cyclonev_lcell_comb \Add9~33 (
// Equation(s):
// \Add9~33_sumout  = SUM(( \y[7]~DUPLICATE_q  ) + ( GND ) + ( \Add9~2  ))
// \Add9~34  = CARRY(( \y[7]~DUPLICATE_q  ) + ( GND ) + ( \Add9~2  ))

	.dataa(!\y[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~33_sumout ),
	.cout(\Add9~34 ),
	.shareout());
// synopsys translate_off
defparam \Add9~33 .extended_lut = "off";
defparam \Add9~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Add9~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N23
dffeas \y[7]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add9~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal7~2_combout ),
	.sload(gnd),
	.ena(\y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[7]~DUPLICATE .is_wysiwyg = "true";
defparam \y[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N24
cyclonev_lcell_comb \Add9~29 (
// Equation(s):
// \Add9~29_sumout  = SUM(( \y[8]~DUPLICATE_q  ) + ( GND ) + ( \Add9~34  ))
// \Add9~30  = CARRY(( \y[8]~DUPLICATE_q  ) + ( GND ) + ( \Add9~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\y[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~29_sumout ),
	.cout(\Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \Add9~29 .extended_lut = "off";
defparam \Add9~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N26
dffeas \y[8]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add9~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal7~2_combout ),
	.sload(gnd),
	.ena(\y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[8]~DUPLICATE .is_wysiwyg = "true";
defparam \y[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N27
cyclonev_lcell_comb \Add9~41 (
// Equation(s):
// \Add9~41_sumout  = SUM(( y[9] ) + ( GND ) + ( \Add9~30  ))
// \Add9~42  = CARRY(( y[9] ) + ( GND ) + ( \Add9~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!y[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~41_sumout ),
	.cout(\Add9~42 ),
	.shareout());
// synopsys translate_off
defparam \Add9~41 .extended_lut = "off";
defparam \Add9~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add9~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N28
dffeas \y[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add9~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal7~2_combout ),
	.sload(gnd),
	.ena(\y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[9]),
	.prn(vcc));
// synopsys translate_off
defparam \y[9] .is_wysiwyg = "true";
defparam \y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N30
cyclonev_lcell_comb \Add9~37 (
// Equation(s):
// \Add9~37_sumout  = SUM(( \y[10]~DUPLICATE_q  ) + ( GND ) + ( \Add9~42  ))

	.dataa(gnd),
	.datab(!\y[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add9~37 .extended_lut = "off";
defparam \Add9~37 .lut_mask = 64'h0000FFFF00003333;
defparam \Add9~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N31
dffeas \y[10] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add9~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal7~2_combout ),
	.sload(gnd),
	.ena(\y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[10]),
	.prn(vcc));
// synopsys translate_off
defparam \y[10] .is_wysiwyg = "true";
defparam \y[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N36
cyclonev_lcell_comb \Equal7~1 (
// Equation(s):
// \Equal7~1_combout  = ( y[9] & ( (y[1] & (!y[2] & (!y[10] & \y[0]~DUPLICATE_q ))) ) )

	.dataa(!y[1]),
	.datab(!y[2]),
	.datac(!y[10]),
	.datad(!\y[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!y[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~1 .extended_lut = "off";
defparam \Equal7~1 .lut_mask = 64'h0000000000400040;
defparam \Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N45
cyclonev_lcell_comb \Equal7~2 (
// Equation(s):
// \Equal7~2_combout  = ( \Equal7~0_combout  & ( \Equal7~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal7~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~2 .extended_lut = "off";
defparam \Equal7~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \Equal7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N2
dffeas \y[0]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add9~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal7~2_combout ),
	.sload(gnd),
	.ena(\y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[0]~DUPLICATE .is_wysiwyg = "true";
defparam \y[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N3
cyclonev_lcell_comb \Add9~13 (
// Equation(s):
// \Add9~13_sumout  = SUM(( y[1] ) + ( GND ) + ( \Add9~18  ))
// \Add9~14  = CARRY(( y[1] ) + ( GND ) + ( \Add9~18  ))

	.dataa(!y[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~13_sumout ),
	.cout(\Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \Add9~13 .extended_lut = "off";
defparam \Add9~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N5
dffeas \y[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add9~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal7~2_combout ),
	.sload(gnd),
	.ena(\y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[1]),
	.prn(vcc));
// synopsys translate_off
defparam \y[1] .is_wysiwyg = "true";
defparam \y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N6
cyclonev_lcell_comb \Add9~9 (
// Equation(s):
// \Add9~9_sumout  = SUM(( y[2] ) + ( GND ) + ( \Add9~14  ))
// \Add9~10  = CARRY(( y[2] ) + ( GND ) + ( \Add9~14  ))

	.dataa(gnd),
	.datab(!y[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~9_sumout ),
	.cout(\Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \Add9~9 .extended_lut = "off";
defparam \Add9~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N8
dffeas \y[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add9~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal7~2_combout ),
	.sload(gnd),
	.ena(\y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[2]),
	.prn(vcc));
// synopsys translate_off
defparam \y[2] .is_wysiwyg = "true";
defparam \y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N9
cyclonev_lcell_comb \Add9~25 (
// Equation(s):
// \Add9~25_sumout  = SUM(( y[3] ) + ( GND ) + ( \Add9~10  ))
// \Add9~26  = CARRY(( y[3] ) + ( GND ) + ( \Add9~10  ))

	.dataa(!y[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~25_sumout ),
	.cout(\Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \Add9~25 .extended_lut = "off";
defparam \Add9~25 .lut_mask = 64'h0000FFFF00005555;
defparam \Add9~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N10
dffeas \y[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add9~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal7~2_combout ),
	.sload(gnd),
	.ena(\y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[3]),
	.prn(vcc));
// synopsys translate_off
defparam \y[3] .is_wysiwyg = "true";
defparam \y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N12
cyclonev_lcell_comb \Add9~21 (
// Equation(s):
// \Add9~21_sumout  = SUM(( y[4] ) + ( GND ) + ( \Add9~26  ))
// \Add9~22  = CARRY(( y[4] ) + ( GND ) + ( \Add9~26  ))

	.dataa(gnd),
	.datab(!y[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~21_sumout ),
	.cout(\Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \Add9~21 .extended_lut = "off";
defparam \Add9~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N14
dffeas \y[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add9~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal7~2_combout ),
	.sload(gnd),
	.ena(\y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[4]),
	.prn(vcc));
// synopsys translate_off
defparam \y[4] .is_wysiwyg = "true";
defparam \y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N15
cyclonev_lcell_comb \Add9~5 (
// Equation(s):
// \Add9~5_sumout  = SUM(( y[5] ) + ( GND ) + ( \Add9~22  ))
// \Add9~6  = CARRY(( y[5] ) + ( GND ) + ( \Add9~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!y[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add9~5_sumout ),
	.cout(\Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \Add9~5 .extended_lut = "off";
defparam \Add9~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N17
dffeas \y[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add9~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal7~2_combout ),
	.sload(gnd),
	.ena(\y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[5]),
	.prn(vcc));
// synopsys translate_off
defparam \y[5] .is_wysiwyg = "true";
defparam \y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N20
dffeas \y[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add9~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal7~2_combout ),
	.sload(gnd),
	.ena(\y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[6]),
	.prn(vcc));
// synopsys translate_off
defparam \y[6] .is_wysiwyg = "true";
defparam \y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N42
cyclonev_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = ( !\y[7]~DUPLICATE_q  & ( \y[8]~DUPLICATE_q  & ( (!y[6] & (y[4] & (!y[3] & y[5]))) ) ) )

	.dataa(!y[6]),
	.datab(!y[4]),
	.datac(!y[3]),
	.datad(!y[5]),
	.datae(!\y[7]~DUPLICATE_q ),
	.dataf(!\y[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~0 .extended_lut = "off";
defparam \Equal7~0 .lut_mask = 64'h0000000000200000;
defparam \Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N36
cyclonev_lcell_comb \Selector30~3 (
// Equation(s):
// \Selector30~3_combout  = ( \Selector30~2_combout  & ( !\Selector31~2_combout  & ( (!\Equal6~0_combout ) # ((!\Equal6~1_combout ) # ((\Equal5~0_combout  & \Equal5~1_combout ))) ) ) ) # ( !\Selector30~2_combout  & ( !\Selector31~2_combout  ) )

	.dataa(!\Equal5~0_combout ),
	.datab(!\Equal5~1_combout ),
	.datac(!\Equal6~0_combout ),
	.datad(!\Equal6~1_combout ),
	.datae(!\Selector30~2_combout ),
	.dataf(!\Selector31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~3 .extended_lut = "off";
defparam \Selector30~3 .lut_mask = 64'hFFFFFFF100000000;
defparam \Selector30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N30
cyclonev_lcell_comb \Selector30~4 (
// Equation(s):
// \Selector30~4_combout  = ( !\Selector30~1_combout  & ( x[10] & ( (\Selector30~3_combout  & ((!\Equal8~1_combout ) # ((\LessThan1~0_combout  & \Equal1~1_combout )))) ) ) ) # ( !\Selector30~1_combout  & ( !x[10] & ( \Selector30~3_combout  ) ) )

	.dataa(!\Equal8~1_combout ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\Selector30~3_combout ),
	.datad(!\Equal1~1_combout ),
	.datae(!\Selector30~1_combout ),
	.dataf(!x[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~4 .extended_lut = "off";
defparam \Selector30~4 .lut_mask = 64'h0F0F00000A0B0000;
defparam \Selector30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N54
cyclonev_lcell_comb \Selector30~5 (
// Equation(s):
// \Selector30~5_combout  = ( st[1] & ( st[0] & ( (!\Selector30~4_combout ) # (st[2]) ) ) ) # ( !st[1] & ( st[0] & ( !\Selector30~4_combout  ) ) ) # ( st[1] & ( !st[0] & ( (!\Equal7~0_combout ) # ((!\Selector30~4_combout ) # ((!st[2]) # (!\Equal7~1_combout 
// ))) ) ) ) # ( !st[1] & ( !st[0] & ( !\Selector30~4_combout  ) ) )

	.dataa(!\Equal7~0_combout ),
	.datab(!\Selector30~4_combout ),
	.datac(!st[2]),
	.datad(!\Equal7~1_combout ),
	.datae(!st[1]),
	.dataf(!st[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~5 .extended_lut = "off";
defparam \Selector30~5 .lut_mask = 64'hCCCCFFFECCCCCFCF;
defparam \Selector30~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N56
dffeas \st[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\Selector30~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[1]),
	.prn(vcc));
// synopsys translate_off
defparam \st[1] .is_wysiwyg = "true";
defparam \st[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N57
cyclonev_lcell_comb \Equal8~2 (
// Equation(s):
// \Equal8~2_combout  = ( st[0] ) # ( !st[0] & ( (!st[2]) # (st[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!st[1]),
	.datad(!st[2]),
	.datae(gnd),
	.dataf(!st[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~2 .extended_lut = "off";
defparam \Equal8~2 .lut_mask = 64'hFF0FFF0FFFFFFFFF;
defparam \Equal8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N48
cyclonev_lcell_comb \fb_mem~0 (
// Equation(s):
// \fb_mem~0_combout  = ( !\Equal8~2_combout  & ( \u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Equal8~2_combout ),
	.dataf(!\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATAVALID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb_mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb_mem~0 .extended_lut = "off";
defparam \fb_mem~0 .lut_mask = 64'h00000000FFFF0000;
defparam \fb_mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N33
cyclonev_lcell_comb \r[0]~0 (
// Equation(s):
// \r[0]~0_combout  = ( !x[10] & ( state[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r[0]~0 .extended_lut = "off";
defparam \r[0]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \r[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X20_Y5_N0
cyclonev_ram_block \fb_mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\fb_mem~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!state[0]),
	.clk0(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.clk1(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\fb_mem~0_combout ),
	.ena1(\r[0]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [23],\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [22],\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [21],\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [20],\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [19],
\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [18],\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [17],\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [16],\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [9],\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [8]}),
	.portaaddr({np[9],np[8],np[7],np[6],np[5],np[4],np[3],np[2],np[1],np[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\Add0~41_sumout ,\Add0~37_sumout ,\x~1_combout ,\x~2_combout ,\Add0~5_sumout ,\Add0~1_sumout ,\x~0_combout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb_mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .clk1_output_clock_enable = "ena1";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .init_file = "db/fb_top.ram0_fb_top_d394e715.hdl.mif";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:fb_mem_rtl_0|altsyncram_m9p1:auto_generated|ALTSYNCRAM";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 10;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 10;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 1023;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 1024;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N48
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add3~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add3~0_combout  = ( r[1] & ( (!r[2] & (r[4] & (r[3] & r[0]))) # (r[2] & ((!r[4] & (r[3] & r[0])) # (r[4] & ((r[0]) # (r[3]))))) ) ) # ( !r[1] & ( (r[2] & (r[4] & (r[3] & r[0]))) ) )

	.dataa(!r[2]),
	.datab(!r[4]),
	.datac(!r[3]),
	.datad(!r[0]),
	.datae(gnd),
	.dataf(!r[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add3~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add3~0 .lut_mask = 64'h0001000101170117;
defparam \hdmi_inst|tmds_encoder_red|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N24
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add3~2 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add3~2_combout  = ( r[4] & ( (!r[2] & ((!r[1] & (!r[3] & !r[0])) # (r[1] & (r[3] & r[0])))) # (r[2] & ((!r[1] & (r[3] & r[0])) # (r[1] & ((r[0]) # (r[3]))))) ) ) # ( !r[4] & ( (!r[2] & ((!r[1] & ((!r[3]) # (!r[0]))) # (r[1] & 
// (!r[3] & !r[0])))) # (r[2] & ((!r[1] & (!r[3] & !r[0])) # (r[1] & (r[3] & r[0])))) ) )

	.dataa(!r[2]),
	.datab(!r[1]),
	.datac(!r[3]),
	.datad(!r[0]),
	.datae(gnd),
	.dataf(!r[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add3~2 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add3~2 .lut_mask = 64'hE881E88181178117;
defparam \hdmi_inst|tmds_encoder_red|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N9
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add3~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add3~1_combout  = ( r[0] & ( r[2] & ( !r[3] $ (!r[4] $ (r[1])) ) ) ) # ( !r[0] & ( r[2] & ( !r[3] $ (!r[4] $ (!r[1])) ) ) ) # ( r[0] & ( !r[2] & ( !r[3] $ (!r[4] $ (!r[1])) ) ) ) # ( !r[0] & ( !r[2] & ( !r[3] $ (!r[4] $ (r[1])) 
// ) ) )

	.dataa(!r[3]),
	.datab(!r[4]),
	.datac(!r[1]),
	.datad(gnd),
	.datae(!r[0]),
	.dataf(!r[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add3~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add3~1 .lut_mask = 64'h6969969696966969;
defparam \hdmi_inst|tmds_encoder_red|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N51
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add5~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add5~0_combout  = ( r[7] & ( r[5] & ( (!\hdmi_inst|tmds_encoder_red|Add3~2_combout ) # ((r[6] & \hdmi_inst|tmds_encoder_red|Add3~1_combout )) ) ) ) # ( !r[7] & ( r[5] & ( (!\hdmi_inst|tmds_encoder_red|Add3~2_combout  & 
// ((\hdmi_inst|tmds_encoder_red|Add3~1_combout ) # (r[6]))) ) ) ) # ( r[7] & ( !r[5] & ( (!\hdmi_inst|tmds_encoder_red|Add3~2_combout  & ((\hdmi_inst|tmds_encoder_red|Add3~1_combout ) # (r[6]))) ) ) ) # ( !r[7] & ( !r[5] & ( 
// (!\hdmi_inst|tmds_encoder_red|Add3~2_combout  & (r[6] & \hdmi_inst|tmds_encoder_red|Add3~1_combout )) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|Add3~2_combout ),
	.datab(gnd),
	.datac(!r[6]),
	.datad(!\hdmi_inst|tmds_encoder_red|Add3~1_combout ),
	.datae(!r[7]),
	.dataf(!r[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add5~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add5~0 .lut_mask = 64'h000A0AAA0AAAAAAF;
defparam \hdmi_inst|tmds_encoder_red|Add5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N18
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|XNOR~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|XNOR~0_combout  = ( r[0] & ( r[7] & ( (!r[6] & (!\hdmi_inst|tmds_encoder_red|Add3~2_combout  & (!r[5] $ (!\hdmi_inst|tmds_encoder_red|Add3~1_combout )))) # (r[6] & ((!r[5] & (!\hdmi_inst|tmds_encoder_red|Add3~2_combout  & 
// !\hdmi_inst|tmds_encoder_red|Add3~1_combout )) # (r[5] & (\hdmi_inst|tmds_encoder_red|Add3~2_combout  & \hdmi_inst|tmds_encoder_red|Add3~1_combout )))) ) ) ) # ( r[0] & ( !r[7] & ( (!r[6] & ((!r[5] & (\hdmi_inst|tmds_encoder_red|Add3~2_combout  & 
// !\hdmi_inst|tmds_encoder_red|Add3~1_combout )) # (r[5] & (!\hdmi_inst|tmds_encoder_red|Add3~2_combout  & \hdmi_inst|tmds_encoder_red|Add3~1_combout )))) # (r[6] & (!\hdmi_inst|tmds_encoder_red|Add3~2_combout  & (!r[5] $ 
// (!\hdmi_inst|tmds_encoder_red|Add3~1_combout )))) ) ) )

	.dataa(!r[6]),
	.datab(!r[5]),
	.datac(!\hdmi_inst|tmds_encoder_red|Add3~2_combout ),
	.datad(!\hdmi_inst|tmds_encoder_red|Add3~1_combout ),
	.datae(!r[0]),
	.dataf(!r[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|XNOR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|XNOR~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|XNOR~0 .lut_mask = 64'h0000186000006081;
defparam \hdmi_inst|tmds_encoder_red|XNOR~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N51
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|XNOR~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|XNOR~1_combout  = ( \hdmi_inst|tmds_encoder_red|XNOR~0_combout  & ( (\hdmi_inst|tmds_encoder_red|Add3~0_combout  & \hdmi_inst|tmds_encoder_red|Add5~0_combout ) ) ) # ( !\hdmi_inst|tmds_encoder_red|XNOR~0_combout  & ( 
// (\hdmi_inst|tmds_encoder_red|Add5~0_combout ) # (\hdmi_inst|tmds_encoder_red|Add3~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_encoder_red|Add3~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_red|Add5~0_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|XNOR~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|XNOR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|XNOR~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|XNOR~1 .lut_mask = 64'h0FFF0FFF000F000F;
defparam \hdmi_inst|tmds_encoder_red|XNOR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N22
dffeas \y[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add9~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal7~2_combout ),
	.sload(gnd),
	.ena(\y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[7]),
	.prn(vcc));
// synopsys translate_off
defparam \y[7] .is_wysiwyg = "true";
defparam \y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N51
cyclonev_lcell_comb \hdmi_inst|sync_inst|de~0 (
// Equation(s):
// \hdmi_inst|sync_inst|de~0_combout  = ( y[4] & ( (y[6] & ((y[3]) # (y[5]))) ) ) # ( !y[4] & ( (y[6] & y[5]) ) )

	.dataa(!y[6]),
	.datab(!y[5]),
	.datac(gnd),
	.datad(!y[3]),
	.datae(gnd),
	.dataf(!y[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|sync_inst|de~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|sync_inst|de~0 .extended_lut = "off";
defparam \hdmi_inst|sync_inst|de~0 .lut_mask = 64'h1111111111551155;
defparam \hdmi_inst|sync_inst|de~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N25
dffeas \y[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add9~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal7~2_combout ),
	.sload(gnd),
	.ena(\y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[8]),
	.prn(vcc));
// synopsys translate_off
defparam \y[8] .is_wysiwyg = "true";
defparam \y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N24
cyclonev_lcell_comb \hdmi_inst|sync_inst|de~1 (
// Equation(s):
// \hdmi_inst|sync_inst|de~1_combout  = ( !y[10] & ( !x[10] & ( (!y[9]) # ((!y[7] & (!\hdmi_inst|sync_inst|de~0_combout  & !y[8]))) ) ) )

	.dataa(!y[7]),
	.datab(!\hdmi_inst|sync_inst|de~0_combout ),
	.datac(!y[8]),
	.datad(!y[9]),
	.datae(!y[10]),
	.dataf(!x[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|sync_inst|de~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|sync_inst|de~1 .extended_lut = "off";
defparam \hdmi_inst|sync_inst|de~1 .lut_mask = 64'hFF80000000000000;
defparam \hdmi_inst|sync_inst|de~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N26
dffeas \hdmi_inst|sync_inst|s.de (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|sync_inst|de~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|sync_inst|s.de~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|sync_inst|s.de .is_wysiwyg = "true";
defparam \hdmi_inst|sync_inst|s.de .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N27
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add0~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add0~0_combout  = ( r[3] & ( !r[2] $ (!r[1] $ (!r[0])) ) ) # ( !r[3] & ( !r[2] $ (!r[1] $ (r[0])) ) )

	.dataa(!r[2]),
	.datab(!r[1]),
	.datac(gnd),
	.datad(!r[0]),
	.datae(gnd),
	.dataf(!r[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add0~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add0~0 .lut_mask = 64'h6699669999669966;
defparam \hdmi_inst|tmds_encoder_red|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N24
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add8~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add8~0_combout  = ( !r[0] & ( r[2] ) ) # ( r[0] & ( !r[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!r[0]),
	.dataf(!r[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add8~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add8~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \hdmi_inst|tmds_encoder_red|Add8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N51
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add8~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add8~1_combout  = ( r[1] & ( r[0] & ( ((!\hdmi_inst|tmds_encoder_red|Add5~0_combout  & (!\hdmi_inst|tmds_encoder_red|XNOR~0_combout  & \hdmi_inst|tmds_encoder_red|Add3~0_combout )) # (\hdmi_inst|tmds_encoder_red|Add5~0_combout  
// & ((!\hdmi_inst|tmds_encoder_red|XNOR~0_combout ) # (\hdmi_inst|tmds_encoder_red|Add3~0_combout )))) # (r[2]) ) ) ) # ( !r[1] & ( r[0] & ( (!r[2]) # ((!\hdmi_inst|tmds_encoder_red|Add5~0_combout  & ((!\hdmi_inst|tmds_encoder_red|Add3~0_combout ) # 
// (\hdmi_inst|tmds_encoder_red|XNOR~0_combout ))) # (\hdmi_inst|tmds_encoder_red|Add5~0_combout  & (\hdmi_inst|tmds_encoder_red|XNOR~0_combout  & !\hdmi_inst|tmds_encoder_red|Add3~0_combout ))) ) ) ) # ( r[1] & ( !r[0] & ( (!r[2] & 
// ((!\hdmi_inst|tmds_encoder_red|Add5~0_combout  & ((!\hdmi_inst|tmds_encoder_red|Add3~0_combout ) # (\hdmi_inst|tmds_encoder_red|XNOR~0_combout ))) # (\hdmi_inst|tmds_encoder_red|Add5~0_combout  & (\hdmi_inst|tmds_encoder_red|XNOR~0_combout  & 
// !\hdmi_inst|tmds_encoder_red|Add3~0_combout )))) ) ) ) # ( !r[1] & ( !r[0] & ( (r[2] & ((!\hdmi_inst|tmds_encoder_red|Add5~0_combout  & (!\hdmi_inst|tmds_encoder_red|XNOR~0_combout  & \hdmi_inst|tmds_encoder_red|Add3~0_combout )) # 
// (\hdmi_inst|tmds_encoder_red|Add5~0_combout  & ((!\hdmi_inst|tmds_encoder_red|XNOR~0_combout ) # (\hdmi_inst|tmds_encoder_red|Add3~0_combout ))))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|Add5~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_red|XNOR~0_combout ),
	.datac(!\hdmi_inst|tmds_encoder_red|Add3~0_combout ),
	.datad(!r[2]),
	.datae(!r[1]),
	.dataf(!r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add8~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add8~1 .lut_mask = 64'h004DB200FFB24DFF;
defparam \hdmi_inst|tmds_encoder_red|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N15
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add10~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add10~0_combout  = ( \hdmi_inst|tmds_encoder_red|Add8~1_combout  & ( (!r[4] & ((!\hdmi_inst|tmds_encoder_red|XNOR~1_combout  & (\hdmi_inst|tmds_encoder_red|Add0~0_combout )) # (\hdmi_inst|tmds_encoder_red|XNOR~1_combout  & 
// ((!\hdmi_inst|tmds_encoder_red|Add8~0_combout ))))) # (r[4] & ((!\hdmi_inst|tmds_encoder_red|XNOR~1_combout  & ((\hdmi_inst|tmds_encoder_red|Add8~0_combout ))) # (\hdmi_inst|tmds_encoder_red|XNOR~1_combout  & (!\hdmi_inst|tmds_encoder_red|Add0~0_combout 
// )))) ) )

	.dataa(!r[4]),
	.datab(!\hdmi_inst|tmds_encoder_red|XNOR~1_combout ),
	.datac(!\hdmi_inst|tmds_encoder_red|Add0~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_red|Add8~0_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|Add8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add10~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add10~0 .lut_mask = 64'h000000003A5C3A5C;
defparam \hdmi_inst|tmds_encoder_red|Add10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N36
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add10~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add10~1_combout  = ( \hdmi_inst|tmds_encoder_red|Add8~0_combout  & ( !r[4] ) ) # ( !\hdmi_inst|tmds_encoder_red|Add8~0_combout  & ( r[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!r[4]),
	.datad(gnd),
	.datae(!\hdmi_inst|tmds_encoder_red|Add8~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add10~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add10~1 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \hdmi_inst|tmds_encoder_red|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N18
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add10~2 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add10~2_combout  = ( \hdmi_inst|tmds_encoder_red|XNOR~0_combout  & ( \hdmi_inst|tmds_encoder_red|Add5~0_combout  & ( (!r[4] & ((!\hdmi_inst|tmds_encoder_red|Add3~0_combout  & ((\hdmi_inst|tmds_encoder_red|Add0~0_combout ))) # 
// (\hdmi_inst|tmds_encoder_red|Add3~0_combout  & (!\hdmi_inst|tmds_encoder_red|Add8~0_combout )))) # (r[4] & ((!\hdmi_inst|tmds_encoder_red|Add3~0_combout  & (\hdmi_inst|tmds_encoder_red|Add8~0_combout )) # (\hdmi_inst|tmds_encoder_red|Add3~0_combout  & 
// ((!\hdmi_inst|tmds_encoder_red|Add0~0_combout ))))) ) ) ) # ( !\hdmi_inst|tmds_encoder_red|XNOR~0_combout  & ( \hdmi_inst|tmds_encoder_red|Add5~0_combout  & ( (!r[4] & (!\hdmi_inst|tmds_encoder_red|Add8~0_combout )) # (r[4] & 
// ((!\hdmi_inst|tmds_encoder_red|Add0~0_combout ))) ) ) ) # ( \hdmi_inst|tmds_encoder_red|XNOR~0_combout  & ( !\hdmi_inst|tmds_encoder_red|Add5~0_combout  & ( (!r[4] & ((\hdmi_inst|tmds_encoder_red|Add0~0_combout ))) # (r[4] & 
// (\hdmi_inst|tmds_encoder_red|Add8~0_combout )) ) ) ) # ( !\hdmi_inst|tmds_encoder_red|XNOR~0_combout  & ( !\hdmi_inst|tmds_encoder_red|Add5~0_combout  & ( (!r[4] & ((!\hdmi_inst|tmds_encoder_red|Add3~0_combout  & 
// ((\hdmi_inst|tmds_encoder_red|Add0~0_combout ))) # (\hdmi_inst|tmds_encoder_red|Add3~0_combout  & (!\hdmi_inst|tmds_encoder_red|Add8~0_combout )))) # (r[4] & ((!\hdmi_inst|tmds_encoder_red|Add3~0_combout  & (\hdmi_inst|tmds_encoder_red|Add8~0_combout )) # 
// (\hdmi_inst|tmds_encoder_red|Add3~0_combout  & ((!\hdmi_inst|tmds_encoder_red|Add0~0_combout ))))) ) ) )

	.dataa(!r[4]),
	.datab(!\hdmi_inst|tmds_encoder_red|Add8~0_combout ),
	.datac(!\hdmi_inst|tmds_encoder_red|Add3~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_red|Add0~0_combout ),
	.datae(!\hdmi_inst|tmds_encoder_red|XNOR~0_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_red|Add5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add10~2 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add10~2 .lut_mask = 64'h1DB811BBDD881DB8;
defparam \hdmi_inst|tmds_encoder_red|Add10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N30
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add11~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add11~0_combout  = ( \hdmi_inst|tmds_encoder_red|XNOR~0_combout  & ( !r[6] $ (((!\hdmi_inst|tmds_encoder_red|Add3~0_combout ) # (!\hdmi_inst|tmds_encoder_red|Add5~0_combout ))) ) ) # ( 
// !\hdmi_inst|tmds_encoder_red|XNOR~0_combout  & ( !r[6] $ (((!\hdmi_inst|tmds_encoder_red|Add3~0_combout  & !\hdmi_inst|tmds_encoder_red|Add5~0_combout ))) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|Add3~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_red|Add5~0_combout ),
	.datac(!r[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|XNOR~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add11~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add11~0 .lut_mask = 64'h787878781E1E1E1E;
defparam \hdmi_inst|tmds_encoder_red|Add11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N54
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add11~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add11~1_combout  = ( \hdmi_inst|tmds_encoder_red|Add3~1_combout  & ( \hdmi_inst|tmds_encoder_red|Add5~0_combout  & ( (!r[5] & (!\hdmi_inst|tmds_encoder_red|Add3~0_combout  & (!r[6] & \hdmi_inst|tmds_encoder_red|XNOR~0_combout 
// ))) # (r[5] & (r[6] & ((!\hdmi_inst|tmds_encoder_red|XNOR~0_combout ) # (\hdmi_inst|tmds_encoder_red|Add3~0_combout )))) ) ) ) # ( !\hdmi_inst|tmds_encoder_red|Add3~1_combout  & ( \hdmi_inst|tmds_encoder_red|Add5~0_combout  & ( (!r[5] & (r[6] & 
// ((!\hdmi_inst|tmds_encoder_red|XNOR~0_combout ) # (\hdmi_inst|tmds_encoder_red|Add3~0_combout )))) # (r[5] & (!\hdmi_inst|tmds_encoder_red|Add3~0_combout  & (!r[6] & \hdmi_inst|tmds_encoder_red|XNOR~0_combout ))) ) ) ) # ( 
// \hdmi_inst|tmds_encoder_red|Add3~1_combout  & ( !\hdmi_inst|tmds_encoder_red|Add5~0_combout  & ( (!r[5] & (!r[6] & ((!\hdmi_inst|tmds_encoder_red|Add3~0_combout ) # (\hdmi_inst|tmds_encoder_red|XNOR~0_combout )))) # (r[5] & 
// (\hdmi_inst|tmds_encoder_red|Add3~0_combout  & (r[6] & !\hdmi_inst|tmds_encoder_red|XNOR~0_combout ))) ) ) ) # ( !\hdmi_inst|tmds_encoder_red|Add3~1_combout  & ( !\hdmi_inst|tmds_encoder_red|Add5~0_combout  & ( (!r[5] & 
// (\hdmi_inst|tmds_encoder_red|Add3~0_combout  & (r[6] & !\hdmi_inst|tmds_encoder_red|XNOR~0_combout ))) # (r[5] & (!r[6] & ((!\hdmi_inst|tmds_encoder_red|Add3~0_combout ) # (\hdmi_inst|tmds_encoder_red|XNOR~0_combout )))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|Add3~0_combout ),
	.datab(!r[5]),
	.datac(!r[6]),
	.datad(!\hdmi_inst|tmds_encoder_red|XNOR~0_combout ),
	.datae(!\hdmi_inst|tmds_encoder_red|Add3~1_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_red|Add5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add11~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add11~1 .lut_mask = 64'h243081C00C240381;
defparam \hdmi_inst|tmds_encoder_red|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N24
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|q_m[7]~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|q_m[7]~0_combout  = ( r[6] & ( !r[5] $ (!r[7] $ (!\hdmi_inst|tmds_encoder_red|Add3~1_combout )) ) ) # ( !r[6] & ( !r[5] $ (!r[7] $ (\hdmi_inst|tmds_encoder_red|Add3~1_combout )) ) )

	.dataa(gnd),
	.datab(!r[5]),
	.datac(!r[7]),
	.datad(!\hdmi_inst|tmds_encoder_red|Add3~1_combout ),
	.datae(gnd),
	.dataf(!r[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|q_m[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|q_m[7]~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|q_m[7]~0 .lut_mask = 64'h3CC33CC3C33CC33C;
defparam \hdmi_inst|tmds_encoder_red|q_m[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N33
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|q_m[7]~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|q_m[7]~1_combout  = ( \hdmi_inst|tmds_encoder_red|q_m[7]~0_combout  & ( (!\hdmi_inst|tmds_encoder_red|Add3~0_combout  & ((!\hdmi_inst|tmds_encoder_red|Add5~0_combout ) # (\hdmi_inst|tmds_encoder_red|XNOR~0_combout ))) # 
// (\hdmi_inst|tmds_encoder_red|Add3~0_combout  & (!\hdmi_inst|tmds_encoder_red|Add5~0_combout  & \hdmi_inst|tmds_encoder_red|XNOR~0_combout )) ) ) # ( !\hdmi_inst|tmds_encoder_red|q_m[7]~0_combout  & ( (!\hdmi_inst|tmds_encoder_red|Add3~0_combout  & 
// (\hdmi_inst|tmds_encoder_red|Add5~0_combout  & !\hdmi_inst|tmds_encoder_red|XNOR~0_combout )) # (\hdmi_inst|tmds_encoder_red|Add3~0_combout  & ((!\hdmi_inst|tmds_encoder_red|XNOR~0_combout ) # (\hdmi_inst|tmds_encoder_red|Add5~0_combout ))) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|Add3~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_red|Add5~0_combout ),
	.datac(!\hdmi_inst|tmds_encoder_red|XNOR~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|q_m[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|q_m[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|q_m[7]~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|q_m[7]~1 .lut_mask = 64'h717171718E8E8E8E;
defparam \hdmi_inst|tmds_encoder_red|q_m[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N0
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add14~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add14~0_combout  = ( \hdmi_inst|tmds_encoder_red|Add11~1_combout  & ( \hdmi_inst|tmds_encoder_red|q_m[7]~1_combout  & ( ((!\hdmi_inst|tmds_encoder_red|Add8~1_combout  $ (!\hdmi_inst|tmds_encoder_red|Add10~2_combout )) # 
// (\hdmi_inst|tmds_encoder_red|Add11~0_combout )) # (\hdmi_inst|tmds_encoder_red|Add10~1_combout ) ) ) ) # ( !\hdmi_inst|tmds_encoder_red|Add11~1_combout  & ( \hdmi_inst|tmds_encoder_red|q_m[7]~1_combout  & ( (!\hdmi_inst|tmds_encoder_red|Add10~1_combout  & 
// (\hdmi_inst|tmds_encoder_red|Add11~0_combout  & (!\hdmi_inst|tmds_encoder_red|Add8~1_combout  $ (!\hdmi_inst|tmds_encoder_red|Add10~2_combout )))) # (\hdmi_inst|tmds_encoder_red|Add10~1_combout  & (!\hdmi_inst|tmds_encoder_red|Add8~1_combout  $ 
// ((!\hdmi_inst|tmds_encoder_red|Add10~2_combout )))) ) ) ) # ( \hdmi_inst|tmds_encoder_red|Add11~1_combout  & ( !\hdmi_inst|tmds_encoder_red|q_m[7]~1_combout  & ( (!\hdmi_inst|tmds_encoder_red|Add10~1_combout  & (!\hdmi_inst|tmds_encoder_red|Add8~1_combout 
//  $ ((!\hdmi_inst|tmds_encoder_red|Add10~2_combout )))) # (\hdmi_inst|tmds_encoder_red|Add10~1_combout  & ((!\hdmi_inst|tmds_encoder_red|Add8~1_combout  $ (!\hdmi_inst|tmds_encoder_red|Add10~2_combout )) # (\hdmi_inst|tmds_encoder_red|Add11~0_combout ))) ) 
// ) ) # ( !\hdmi_inst|tmds_encoder_red|Add11~1_combout  & ( !\hdmi_inst|tmds_encoder_red|q_m[7]~1_combout  & ( (\hdmi_inst|tmds_encoder_red|Add10~1_combout  & (\hdmi_inst|tmds_encoder_red|Add11~0_combout  & (!\hdmi_inst|tmds_encoder_red|Add8~1_combout  $ 
// (!\hdmi_inst|tmds_encoder_red|Add10~2_combout )))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|Add10~1_combout ),
	.datab(!\hdmi_inst|tmds_encoder_red|Add8~1_combout ),
	.datac(!\hdmi_inst|tmds_encoder_red|Add10~2_combout ),
	.datad(!\hdmi_inst|tmds_encoder_red|Add11~0_combout ),
	.datae(!\hdmi_inst|tmds_encoder_red|Add11~1_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_red|q_m[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add14~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add14~0 .lut_mask = 64'h00143C7D143C7DFF;
defparam \hdmi_inst|tmds_encoder_red|Add14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N36
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add14~4 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add14~4_combout  = ( \hdmi_inst|tmds_encoder_red|Add14~0_combout  ) # ( !\hdmi_inst|tmds_encoder_red|Add14~0_combout  & ( \hdmi_inst|tmds_encoder_red|Add10~0_combout  ) )

	.dataa(gnd),
	.datab(!\hdmi_inst|tmds_encoder_red|Add10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|Add14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add14~4 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add14~4 .lut_mask = 64'h33333333FFFFFFFF;
defparam \hdmi_inst|tmds_encoder_red|Add14~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N39
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add14~3 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add14~3_combout  = ( \hdmi_inst|tmds_encoder_red|Add14~0_combout  & ( !\hdmi_inst|tmds_encoder_red|Add10~0_combout  ) ) # ( !\hdmi_inst|tmds_encoder_red|Add14~0_combout  & ( \hdmi_inst|tmds_encoder_red|Add10~0_combout  ) )

	.dataa(gnd),
	.datab(!\hdmi_inst|tmds_encoder_red|Add10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|Add14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add14~3 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add14~3 .lut_mask = 64'h33333333CCCCCCCC;
defparam \hdmi_inst|tmds_encoder_red|Add14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N48
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add14~2 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add14~2_combout  = ( \hdmi_inst|tmds_encoder_red|Add11~1_combout  & ( \hdmi_inst|tmds_encoder_red|q_m[7]~1_combout  & ( !\hdmi_inst|tmds_encoder_red|Add8~1_combout  $ (!\hdmi_inst|tmds_encoder_red|Add10~2_combout  $ 
// (((\hdmi_inst|tmds_encoder_red|Add11~0_combout ) # (\hdmi_inst|tmds_encoder_red|Add10~1_combout )))) ) ) ) # ( !\hdmi_inst|tmds_encoder_red|Add11~1_combout  & ( \hdmi_inst|tmds_encoder_red|q_m[7]~1_combout  & ( !\hdmi_inst|tmds_encoder_red|Add8~1_combout  
// $ (!\hdmi_inst|tmds_encoder_red|Add10~2_combout  $ (((!\hdmi_inst|tmds_encoder_red|Add10~1_combout  & !\hdmi_inst|tmds_encoder_red|Add11~0_combout )))) ) ) ) # ( \hdmi_inst|tmds_encoder_red|Add11~1_combout  & ( 
// !\hdmi_inst|tmds_encoder_red|q_m[7]~1_combout  & ( !\hdmi_inst|tmds_encoder_red|Add8~1_combout  $ (!\hdmi_inst|tmds_encoder_red|Add10~2_combout  $ (((\hdmi_inst|tmds_encoder_red|Add10~1_combout  & \hdmi_inst|tmds_encoder_red|Add11~0_combout )))) ) ) ) # ( 
// !\hdmi_inst|tmds_encoder_red|Add11~1_combout  & ( !\hdmi_inst|tmds_encoder_red|q_m[7]~1_combout  & ( !\hdmi_inst|tmds_encoder_red|Add8~1_combout  $ (!\hdmi_inst|tmds_encoder_red|Add10~2_combout  $ (((!\hdmi_inst|tmds_encoder_red|Add10~1_combout ) # 
// (!\hdmi_inst|tmds_encoder_red|Add11~0_combout )))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|Add10~1_combout ),
	.datab(!\hdmi_inst|tmds_encoder_red|Add8~1_combout ),
	.datac(!\hdmi_inst|tmds_encoder_red|Add10~2_combout ),
	.datad(!\hdmi_inst|tmds_encoder_red|Add11~0_combout ),
	.datae(!\hdmi_inst|tmds_encoder_red|Add11~1_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_red|q_m[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add14~2 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add14~2 .lut_mask = 64'hC3963C69963C69C3;
defparam \hdmi_inst|tmds_encoder_red|Add14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N12
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add14~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add14~1_combout  = ( \hdmi_inst|tmds_encoder_red|Add11~0_combout  & ( !\hdmi_inst|tmds_encoder_red|q_m[7]~1_combout  $ (\hdmi_inst|tmds_encoder_red|Add10~1_combout ) ) ) # ( !\hdmi_inst|tmds_encoder_red|Add11~0_combout  & ( 
// !\hdmi_inst|tmds_encoder_red|q_m[7]~1_combout  $ (!\hdmi_inst|tmds_encoder_red|Add10~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_encoder_red|q_m[7]~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_red|Add10~1_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|Add11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add14~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add14~1 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \hdmi_inst|tmds_encoder_red|Add14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N42
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|comb~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|comb~0_combout  = ( \hdmi_inst|tmds_encoder_red|balance_acc [3] & ( (!\hdmi_inst|tmds_encoder_red|Add10~0_combout  & !\hdmi_inst|tmds_encoder_red|Add14~0_combout ) ) ) # ( !\hdmi_inst|tmds_encoder_red|balance_acc [3] & ( 
// (\hdmi_inst|tmds_encoder_red|Add14~0_combout ) # (\hdmi_inst|tmds_encoder_red|Add10~0_combout ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|Add10~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_red|Add14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|balance_acc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|comb~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|comb~0 .lut_mask = 64'h7777777788888888;
defparam \hdmi_inst|tmds_encoder_red|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N42
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Equal1~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Equal1~0_combout  = ( \hdmi_inst|tmds_encoder_red|Add11~1_combout  & ( \hdmi_inst|tmds_encoder_red|q_m[7]~1_combout  & ( (!\hdmi_inst|tmds_encoder_red|Add10~1_combout  & (\hdmi_inst|tmds_encoder_red|Add11~0_combout  & 
// (!\hdmi_inst|tmds_encoder_red|Add8~1_combout  $ (\hdmi_inst|tmds_encoder_red|Add10~2_combout )))) # (\hdmi_inst|tmds_encoder_red|Add10~1_combout  & (!\hdmi_inst|tmds_encoder_red|Add11~0_combout  & (!\hdmi_inst|tmds_encoder_red|Add8~1_combout  $ 
// (\hdmi_inst|tmds_encoder_red|Add10~2_combout )))) ) ) ) # ( !\hdmi_inst|tmds_encoder_red|Add11~1_combout  & ( \hdmi_inst|tmds_encoder_red|q_m[7]~1_combout  & ( (!\hdmi_inst|tmds_encoder_red|Add10~1_combout  & (\hdmi_inst|tmds_encoder_red|Add11~0_combout  
// & (!\hdmi_inst|tmds_encoder_red|Add8~1_combout  $ (!\hdmi_inst|tmds_encoder_red|Add10~2_combout )))) # (\hdmi_inst|tmds_encoder_red|Add10~1_combout  & (!\hdmi_inst|tmds_encoder_red|Add11~0_combout  & (!\hdmi_inst|tmds_encoder_red|Add8~1_combout  $ 
// (!\hdmi_inst|tmds_encoder_red|Add10~2_combout )))) ) ) ) # ( \hdmi_inst|tmds_encoder_red|Add11~1_combout  & ( !\hdmi_inst|tmds_encoder_red|q_m[7]~1_combout  & ( (!\hdmi_inst|tmds_encoder_red|Add10~1_combout  & (!\hdmi_inst|tmds_encoder_red|Add11~0_combout 
//  & (!\hdmi_inst|tmds_encoder_red|Add8~1_combout  $ (!\hdmi_inst|tmds_encoder_red|Add10~2_combout )))) # (\hdmi_inst|tmds_encoder_red|Add10~1_combout  & (\hdmi_inst|tmds_encoder_red|Add11~0_combout  & (!\hdmi_inst|tmds_encoder_red|Add8~1_combout  $ 
// (\hdmi_inst|tmds_encoder_red|Add10~2_combout )))) ) ) ) # ( !\hdmi_inst|tmds_encoder_red|Add11~1_combout  & ( !\hdmi_inst|tmds_encoder_red|q_m[7]~1_combout  & ( (!\hdmi_inst|tmds_encoder_red|Add10~1_combout  & (!\hdmi_inst|tmds_encoder_red|Add11~0_combout 
//  & (!\hdmi_inst|tmds_encoder_red|Add8~1_combout  $ (\hdmi_inst|tmds_encoder_red|Add10~2_combout )))) # (\hdmi_inst|tmds_encoder_red|Add10~1_combout  & (\hdmi_inst|tmds_encoder_red|Add11~0_combout  & (!\hdmi_inst|tmds_encoder_red|Add8~1_combout  $ 
// (!\hdmi_inst|tmds_encoder_red|Add10~2_combout )))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|Add10~1_combout ),
	.datab(!\hdmi_inst|tmds_encoder_red|Add8~1_combout ),
	.datac(!\hdmi_inst|tmds_encoder_red|Add10~2_combout ),
	.datad(!\hdmi_inst|tmds_encoder_red|Add11~0_combout ),
	.datae(!\hdmi_inst|tmds_encoder_red|Add11~1_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_red|q_m[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Equal1~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Equal1~0 .lut_mask = 64'h8214284114284182;
defparam \hdmi_inst|tmds_encoder_red|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N45
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Equal1~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Equal1~1_combout  = ( \hdmi_inst|tmds_encoder_red|Add14~0_combout  & ( (!\hdmi_inst|tmds_encoder_red|Add10~0_combout  & \hdmi_inst|tmds_encoder_red|Equal1~0_combout ) ) ) # ( !\hdmi_inst|tmds_encoder_red|Add14~0_combout  & ( 
// (\hdmi_inst|tmds_encoder_red|Add10~0_combout  & \hdmi_inst|tmds_encoder_red|Equal1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_encoder_red|Add10~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_red|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|Add14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Equal1~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Equal1~1 .lut_mask = 64'h000F000F00F000F0;
defparam \hdmi_inst|tmds_encoder_red|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N54
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add15~2 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add15~2_combout  = ( \hdmi_inst|tmds_encoder_red|Equal1~1_combout  & ( \hdmi_inst|tmds_encoder_red|XNOR~1_combout  & ( !\hdmi_inst|tmds_encoder_red|Add14~2_combout  ) ) ) # ( !\hdmi_inst|tmds_encoder_red|Equal1~1_combout  & ( 
// \hdmi_inst|tmds_encoder_red|XNOR~1_combout  & ( (!\hdmi_inst|tmds_encoder_red|Add14~2_combout  & (((\hdmi_inst|tmds_encoder_red|comb~0_combout ) # (\hdmi_inst|tmds_encoder_red|Add14~1_combout )) # (\hdmi_inst|tmds_encoder_red|Equal2~0_combout ))) ) ) ) # 
// ( \hdmi_inst|tmds_encoder_red|Equal1~1_combout  & ( !\hdmi_inst|tmds_encoder_red|XNOR~1_combout  & ( !\hdmi_inst|tmds_encoder_red|Add14~2_combout  ) ) ) # ( !\hdmi_inst|tmds_encoder_red|Equal1~1_combout  & ( !\hdmi_inst|tmds_encoder_red|XNOR~1_combout  & 
// ( (!\hdmi_inst|tmds_encoder_red|Add14~2_combout  & (((!\hdmi_inst|tmds_encoder_red|comb~0_combout ) # (\hdmi_inst|tmds_encoder_red|Add14~1_combout )) # (\hdmi_inst|tmds_encoder_red|Equal2~0_combout ))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|Equal2~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_red|Add14~2_combout ),
	.datac(!\hdmi_inst|tmds_encoder_red|Add14~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_red|comb~0_combout ),
	.datae(!\hdmi_inst|tmds_encoder_red|Equal1~1_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_red|XNOR~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add15~2 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add15~2 .lut_mask = 64'hCC4CCCCC4CCCCCCC;
defparam \hdmi_inst|tmds_encoder_red|Add15~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N33
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add15~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add15~1_combout  = ( \hdmi_inst|tmds_encoder_red|XNOR~1_combout  & ( (((\hdmi_inst|tmds_encoder_red|Add14~1_combout ) # (\hdmi_inst|tmds_encoder_red|Equal1~1_combout )) # (\hdmi_inst|tmds_encoder_red|comb~0_combout )) # 
// (\hdmi_inst|tmds_encoder_red|Equal2~0_combout ) ) ) # ( !\hdmi_inst|tmds_encoder_red|XNOR~1_combout  & ( ((!\hdmi_inst|tmds_encoder_red|comb~0_combout ) # ((\hdmi_inst|tmds_encoder_red|Add14~1_combout ) # (\hdmi_inst|tmds_encoder_red|Equal1~1_combout ))) 
// # (\hdmi_inst|tmds_encoder_red|Equal2~0_combout ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|Equal2~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_red|comb~0_combout ),
	.datac(!\hdmi_inst|tmds_encoder_red|Equal1~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_red|Add14~1_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|XNOR~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add15~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add15~1 .lut_mask = 64'hDFFFDFFF7FFF7FFF;
defparam \hdmi_inst|tmds_encoder_red|Add15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N30
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add15~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add15~0_combout  = ( \hdmi_inst|tmds_encoder_red|XNOR~1_combout  & ( !\hdmi_inst|tmds_encoder_red|Add14~1_combout  $ (((!\hdmi_inst|tmds_encoder_red|Equal2~0_combout  & (!\hdmi_inst|tmds_encoder_red|comb~0_combout  & 
// !\hdmi_inst|tmds_encoder_red|Equal1~1_combout )))) ) ) # ( !\hdmi_inst|tmds_encoder_red|XNOR~1_combout  & ( !\hdmi_inst|tmds_encoder_red|Add14~1_combout  $ (((!\hdmi_inst|tmds_encoder_red|Equal2~0_combout  & (\hdmi_inst|tmds_encoder_red|comb~0_combout  & 
// !\hdmi_inst|tmds_encoder_red|Equal1~1_combout )))) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|Equal2~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_red|comb~0_combout ),
	.datac(!\hdmi_inst|tmds_encoder_red|Add14~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_red|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|XNOR~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add15~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add15~0 .lut_mask = 64'hD2F0D2F078F078F0;
defparam \hdmi_inst|tmds_encoder_red|Add15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N6
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add5~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add5~1_combout  = ( \hdmi_inst|tmds_encoder_red|Add3~1_combout  & ( \hdmi_inst|tmds_encoder_red|Add3~0_combout  & ( (!r[7] & (!\hdmi_inst|tmds_encoder_red|Add3~2_combout  & ((r[6]) # (r[5])))) # (r[7] & 
// ((!\hdmi_inst|tmds_encoder_red|Add3~2_combout ) # ((r[5] & r[6])))) ) ) ) # ( !\hdmi_inst|tmds_encoder_red|Add3~1_combout  & ( \hdmi_inst|tmds_encoder_red|Add3~0_combout  & ( (!\hdmi_inst|tmds_encoder_red|Add3~2_combout  & ((!r[7] & (r[5] & r[6])) # (r[7] 
// & ((r[6]) # (r[5]))))) ) ) )

	.dataa(!r[7]),
	.datab(!r[5]),
	.datac(!\hdmi_inst|tmds_encoder_red|Add3~2_combout ),
	.datad(!r[6]),
	.datae(!\hdmi_inst|tmds_encoder_red|Add3~1_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_red|Add3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Add5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add5~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add5~1 .lut_mask = 64'h00000000107070F1;
defparam \hdmi_inst|tmds_encoder_red|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N27
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|XNOR~2 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|XNOR~2_combout  = ( \hdmi_inst|tmds_encoder_red|Add5~0_combout  & ( (!\hdmi_inst|tmds_encoder_red|Add3~0_combout  & !\hdmi_inst|tmds_encoder_red|XNOR~0_combout ) ) ) # ( !\hdmi_inst|tmds_encoder_red|Add5~0_combout  & ( 
// (\hdmi_inst|tmds_encoder_red|Add3~0_combout  & !\hdmi_inst|tmds_encoder_red|XNOR~0_combout ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|Add3~0_combout ),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_encoder_red|XNOR~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|Add5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|XNOR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|XNOR~2 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|XNOR~2 .lut_mask = 64'h50505050A0A0A0A0;
defparam \hdmi_inst|tmds_encoder_red|XNOR~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N0
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add17~18 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add17~18_cout  = CARRY(( (!\hdmi_inst|tmds_encoder_red|comb~1_combout  & (\hdmi_inst|tmds_encoder_red|comb~0_combout )) # (\hdmi_inst|tmds_encoder_red|comb~1_combout  & (((\hdmi_inst|tmds_encoder_red|XNOR~2_combout ) # 
// (\hdmi_inst|tmds_encoder_red|Add5~1_combout )))) ) + ( VCC ) + ( !VCC ))

	.dataa(!\hdmi_inst|tmds_encoder_red|comb~1_combout ),
	.datab(!\hdmi_inst|tmds_encoder_red|comb~0_combout ),
	.datac(!\hdmi_inst|tmds_encoder_red|Add5~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_red|XNOR~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hdmi_inst|tmds_encoder_red|Add17~18_cout ),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add17~18 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add17~18 .lut_mask = 64'h0000000000002777;
defparam \hdmi_inst|tmds_encoder_red|Add17~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N3
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add17~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add17~1_sumout  = SUM(( \hdmi_inst|tmds_encoder_red|balance_acc [0] ) + ( !\hdmi_inst|tmds_encoder_red|Add15~0_combout  $ (((!\hdmi_inst|tmds_encoder_red|comb~1_combout  & (\hdmi_inst|tmds_encoder_red|comb~0_combout )) # 
// (\hdmi_inst|tmds_encoder_red|comb~1_combout  & ((\hdmi_inst|tmds_encoder_red|XNOR~1_combout ))))) ) + ( \hdmi_inst|tmds_encoder_red|Add17~18_cout  ))
// \hdmi_inst|tmds_encoder_red|Add17~2  = CARRY(( \hdmi_inst|tmds_encoder_red|balance_acc [0] ) + ( !\hdmi_inst|tmds_encoder_red|Add15~0_combout  $ (((!\hdmi_inst|tmds_encoder_red|comb~1_combout  & (\hdmi_inst|tmds_encoder_red|comb~0_combout )) # 
// (\hdmi_inst|tmds_encoder_red|comb~1_combout  & ((\hdmi_inst|tmds_encoder_red|XNOR~1_combout ))))) ) + ( \hdmi_inst|tmds_encoder_red|Add17~18_cout  ))

	.dataa(!\hdmi_inst|tmds_encoder_red|comb~1_combout ),
	.datab(!\hdmi_inst|tmds_encoder_red|comb~0_combout ),
	.datac(!\hdmi_inst|tmds_encoder_red|Add15~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_red|balance_acc [0]),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|XNOR~1_combout ),
	.datag(gnd),
	.cin(\hdmi_inst|tmds_encoder_red|Add17~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_inst|tmds_encoder_red|Add17~1_sumout ),
	.cout(\hdmi_inst|tmds_encoder_red|Add17~2 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add17~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add17~1 .lut_mask = 64'h00002D78000000FF;
defparam \hdmi_inst|tmds_encoder_red|Add17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N5
dffeas \hdmi_inst|tmds_encoder_red|balance_acc[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_red|Add17~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hdmi_inst|sync_inst|s.de~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_red|balance_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|balance_acc[0] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_red|balance_acc[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N24
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|comb~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|comb~1_combout  = ( \hdmi_inst|tmds_encoder_red|Equal1~1_combout  & ( \hdmi_inst|tmds_encoder_red|balance_acc [2] ) ) # ( \hdmi_inst|tmds_encoder_red|Equal1~1_combout  & ( !\hdmi_inst|tmds_encoder_red|balance_acc [2] ) ) # ( 
// !\hdmi_inst|tmds_encoder_red|Equal1~1_combout  & ( !\hdmi_inst|tmds_encoder_red|balance_acc [2] & ( (!\hdmi_inst|tmds_encoder_red|balance_acc [1] & (!\hdmi_inst|tmds_encoder_red|balance_acc [0] & !\hdmi_inst|tmds_encoder_red|balance_acc [3])) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|balance_acc [1]),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_encoder_red|balance_acc [0]),
	.datad(!\hdmi_inst|tmds_encoder_red|balance_acc [3]),
	.datae(!\hdmi_inst|tmds_encoder_red|Equal1~1_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_red|balance_acc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|comb~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|comb~1 .lut_mask = 64'hA000FFFF0000FFFF;
defparam \hdmi_inst|tmds_encoder_red|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N6
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add17~5 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add17~5_sumout  = SUM(( \hdmi_inst|tmds_encoder_red|balance_acc [1] ) + ( !\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  $ (!\hdmi_inst|tmds_encoder_red|Add14~2_combout  $ (!\hdmi_inst|tmds_encoder_red|Add15~1_combout )) 
// ) + ( \hdmi_inst|tmds_encoder_red|Add17~2  ))
// \hdmi_inst|tmds_encoder_red|Add17~6  = CARRY(( \hdmi_inst|tmds_encoder_red|balance_acc [1] ) + ( !\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  $ (!\hdmi_inst|tmds_encoder_red|Add14~2_combout  $ (!\hdmi_inst|tmds_encoder_red|Add15~1_combout )) ) + ( 
// \hdmi_inst|tmds_encoder_red|Add17~2  ))

	.dataa(!\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_red|Add14~2_combout ),
	.datac(!\hdmi_inst|tmds_encoder_red|Add15~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_red|balance_acc [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_inst|tmds_encoder_red|Add17~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_inst|tmds_encoder_red|Add17~5_sumout ),
	.cout(\hdmi_inst|tmds_encoder_red|Add17~6 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add17~5 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add17~5 .lut_mask = 64'h00006969000000FF;
defparam \hdmi_inst|tmds_encoder_red|Add17~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N9
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add17~9 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add17~9_sumout  = SUM(( \hdmi_inst|tmds_encoder_red|balance_acc [2] ) + ( !\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  $ (!\hdmi_inst|tmds_encoder_red|Add14~3_combout  $ (((!\hdmi_inst|tmds_encoder_red|Add15~1_combout ) 
// # (\hdmi_inst|tmds_encoder_red|Add14~2_combout )))) ) + ( \hdmi_inst|tmds_encoder_red|Add17~6  ))
// \hdmi_inst|tmds_encoder_red|Add17~10  = CARRY(( \hdmi_inst|tmds_encoder_red|balance_acc [2] ) + ( !\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  $ (!\hdmi_inst|tmds_encoder_red|Add14~3_combout  $ (((!\hdmi_inst|tmds_encoder_red|Add15~1_combout ) # 
// (\hdmi_inst|tmds_encoder_red|Add14~2_combout )))) ) + ( \hdmi_inst|tmds_encoder_red|Add17~6  ))

	.dataa(!\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_red|Add14~2_combout ),
	.datac(!\hdmi_inst|tmds_encoder_red|Add14~3_combout ),
	.datad(!\hdmi_inst|tmds_encoder_red|balance_acc [2]),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|Add15~1_combout ),
	.datag(gnd),
	.cin(\hdmi_inst|tmds_encoder_red|Add17~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_inst|tmds_encoder_red|Add17~9_sumout ),
	.cout(\hdmi_inst|tmds_encoder_red|Add17~10 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add17~9 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add17~9 .lut_mask = 64'h00005A96000000FF;
defparam \hdmi_inst|tmds_encoder_red|Add17~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N11
dffeas \hdmi_inst|tmds_encoder_red|balance_acc[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_red|Add17~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hdmi_inst|sync_inst|s.de~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_red|balance_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|balance_acc[2] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_red|balance_acc[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N12
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Add17~13 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Add17~13_sumout  = SUM(( \hdmi_inst|tmds_encoder_red|balance_acc [3] ) + ( !\hdmi_inst|tmds_encoder_red|Add14~4_combout  $ (!\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  $ (((!\hdmi_inst|tmds_encoder_red|Add15~2_combout 
// ) # (\hdmi_inst|tmds_encoder_red|Add14~3_combout )))) ) + ( \hdmi_inst|tmds_encoder_red|Add17~10  ))

	.dataa(!\hdmi_inst|tmds_encoder_red|Add14~4_combout ),
	.datab(!\hdmi_inst|tmds_encoder_red|Add14~3_combout ),
	.datac(!\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_red|balance_acc [3]),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|Add15~2_combout ),
	.datag(gnd),
	.cin(\hdmi_inst|tmds_encoder_red|Add17~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_inst|tmds_encoder_red|Add17~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Add17~13 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Add17~13 .lut_mask = 64'h00005A96000000FF;
defparam \hdmi_inst|tmds_encoder_red|Add17~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N14
dffeas \hdmi_inst|tmds_encoder_red|balance_acc[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_red|Add17~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hdmi_inst|sync_inst|s.de~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_red|balance_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|balance_acc[3] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_red|balance_acc[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N18
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|tmds_data[9]~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  = ( \hdmi_inst|tmds_encoder_red|Equal1~0_combout  & ( \hdmi_inst|tmds_encoder_red|Add14~0_combout  & ( (!\hdmi_inst|tmds_encoder_red|Equal2~0_combout  & ((!\hdmi_inst|tmds_encoder_red|Add10~0_combout  & 
// ((\hdmi_inst|tmds_encoder_red|XNOR~1_combout ))) # (\hdmi_inst|tmds_encoder_red|Add10~0_combout  & (!\hdmi_inst|tmds_encoder_red|balance_acc [3])))) # (\hdmi_inst|tmds_encoder_red|Equal2~0_combout  & (((\hdmi_inst|tmds_encoder_red|XNOR~1_combout )))) ) ) 
// ) # ( !\hdmi_inst|tmds_encoder_red|Equal1~0_combout  & ( \hdmi_inst|tmds_encoder_red|Add14~0_combout  & ( (!\hdmi_inst|tmds_encoder_red|Equal2~0_combout  & (!\hdmi_inst|tmds_encoder_red|balance_acc [3])) # (\hdmi_inst|tmds_encoder_red|Equal2~0_combout  & 
// ((\hdmi_inst|tmds_encoder_red|XNOR~1_combout ))) ) ) ) # ( \hdmi_inst|tmds_encoder_red|Equal1~0_combout  & ( !\hdmi_inst|tmds_encoder_red|Add14~0_combout  & ( (!\hdmi_inst|tmds_encoder_red|Equal2~0_combout  & ((!\hdmi_inst|tmds_encoder_red|Add10~0_combout 
//  & (\hdmi_inst|tmds_encoder_red|balance_acc [3])) # (\hdmi_inst|tmds_encoder_red|Add10~0_combout  & ((\hdmi_inst|tmds_encoder_red|XNOR~1_combout ))))) # (\hdmi_inst|tmds_encoder_red|Equal2~0_combout  & (((\hdmi_inst|tmds_encoder_red|XNOR~1_combout )))) ) 
// ) ) # ( !\hdmi_inst|tmds_encoder_red|Equal1~0_combout  & ( !\hdmi_inst|tmds_encoder_red|Add14~0_combout  & ( (!\hdmi_inst|tmds_encoder_red|Equal2~0_combout  & (!\hdmi_inst|tmds_encoder_red|balance_acc [3] $ (((!\hdmi_inst|tmds_encoder_red|Add10~0_combout 
// ))))) # (\hdmi_inst|tmds_encoder_red|Equal2~0_combout  & (((\hdmi_inst|tmds_encoder_red|XNOR~1_combout )))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|Equal2~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_red|balance_acc [3]),
	.datac(!\hdmi_inst|tmds_encoder_red|XNOR~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_red|Add10~0_combout ),
	.datae(!\hdmi_inst|tmds_encoder_red|Equal1~0_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_red|Add14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|tmds_data[9]~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|tmds_data[9]~0 .lut_mask = 64'h278D270F8D8D0F8D;
defparam \hdmi_inst|tmds_encoder_red|tmds_data[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N7
dffeas \hdmi_inst|tmds_encoder_red|balance_acc[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_red|Add17~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hdmi_inst|sync_inst|s.de~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_red|balance_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|balance_acc[1] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_red|balance_acc[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N51
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|Equal2~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|Equal2~0_combout  = ( !\hdmi_inst|tmds_encoder_red|balance_acc [0] & ( !\hdmi_inst|tmds_encoder_red|balance_acc [3] & ( (!\hdmi_inst|tmds_encoder_red|balance_acc [1] & !\hdmi_inst|tmds_encoder_red|balance_acc [2]) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|balance_acc [1]),
	.datab(!\hdmi_inst|tmds_encoder_red|balance_acc [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\hdmi_inst|tmds_encoder_red|balance_acc [0]),
	.dataf(!\hdmi_inst|tmds_encoder_red|balance_acc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|Equal2~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|Equal2~0 .lut_mask = 64'h8888000000000000;
defparam \hdmi_inst|tmds_encoder_red|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N15
cyclonev_lcell_comb \hdmi_inst|sync_inst|s.vh[0]~0 (
// Equation(s):
// \hdmi_inst|sync_inst|s.vh[0]~0_combout  = ( !\x[7]~DUPLICATE_q  & ( (!x[9] & (!x[8] & (x[6] & x[10]))) ) )

	.dataa(!x[9]),
	.datab(!x[8]),
	.datac(!x[6]),
	.datad(!x[10]),
	.datae(gnd),
	.dataf(!\x[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|sync_inst|s.vh[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|sync_inst|s.vh[0]~0 .extended_lut = "off";
defparam \hdmi_inst|sync_inst|s.vh[0]~0 .lut_mask = 64'h0008000800000000;
defparam \hdmi_inst|sync_inst|s.vh[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N48
cyclonev_lcell_comb \hdmi_inst|sync_inst|s.vh[0]~1 (
// Equation(s):
// \hdmi_inst|sync_inst|s.vh[0]~1_combout  = ( \Equal1~0_combout  & ( \hdmi_inst|sync_inst|s.vh[0]~0_combout  & ( (!\x[4]~DUPLICATE_q  & ((x[5]) # (\x[3]~DUPLICATE_q ))) # (\x[4]~DUPLICATE_q  & ((!x[5]))) ) ) ) # ( !\Equal1~0_combout  & ( 
// \hdmi_inst|sync_inst|s.vh[0]~0_combout  & ( (!\x[4]~DUPLICATE_q  & ((x[5]))) # (\x[4]~DUPLICATE_q  & ((!\x[3]~DUPLICATE_q ) # (!x[5]))) ) ) )

	.dataa(gnd),
	.datab(!\x[4]~DUPLICATE_q ),
	.datac(!\x[3]~DUPLICATE_q ),
	.datad(!x[5]),
	.datae(!\Equal1~0_combout ),
	.dataf(!\hdmi_inst|sync_inst|s.vh[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|sync_inst|s.vh[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|sync_inst|s.vh[0]~1 .extended_lut = "off";
defparam \hdmi_inst|sync_inst|s.vh[0]~1 .lut_mask = 64'h0000000033FC3FCC;
defparam \hdmi_inst|sync_inst|s.vh[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N39
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|out~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|out~0_combout  = ( \hdmi_inst|sync_inst|s.vh[0]~1_combout  & ( !\hdmi_inst|sync_inst|s.de~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\hdmi_inst|sync_inst|s.vh[0]~1_combout ),
	.dataf(!\hdmi_inst|sync_inst|s.de~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|out~0 .lut_mask = 64'h0000FFFF00000000;
defparam \hdmi_inst|tmds_encoder_red|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N36
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|out~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|out~1_combout  = ( \hdmi_inst|tmds_encoder_red|out~0_combout  & ( \hdmi_inst|tmds_encoder_red|comb~0_combout  ) ) # ( !\hdmi_inst|tmds_encoder_red|out~0_combout  & ( \hdmi_inst|tmds_encoder_red|comb~0_combout  & ( 
// (\hdmi_inst|sync_inst|s.de~q  & (((!\hdmi_inst|tmds_encoder_red|Equal2~0_combout  & !\hdmi_inst|tmds_encoder_red|Equal1~1_combout )) # (\hdmi_inst|tmds_encoder_red|XNOR~1_combout ))) ) ) ) # ( \hdmi_inst|tmds_encoder_red|out~0_combout  & ( 
// !\hdmi_inst|tmds_encoder_red|comb~0_combout  ) ) # ( !\hdmi_inst|tmds_encoder_red|out~0_combout  & ( !\hdmi_inst|tmds_encoder_red|comb~0_combout  & ( (\hdmi_inst|tmds_encoder_red|XNOR~1_combout  & (\hdmi_inst|sync_inst|s.de~q  & 
// ((\hdmi_inst|tmds_encoder_red|Equal1~1_combout ) # (\hdmi_inst|tmds_encoder_red|Equal2~0_combout )))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|XNOR~1_combout ),
	.datab(!\hdmi_inst|sync_inst|s.de~q ),
	.datac(!\hdmi_inst|tmds_encoder_red|Equal2~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_red|Equal1~1_combout ),
	.datae(!\hdmi_inst|tmds_encoder_red|out~0_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_red|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|out~1 .lut_mask = 64'h0111FFFF3111FFFF;
defparam \hdmi_inst|tmds_encoder_red|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N38
dffeas \hdmi_inst|tmds_encoder_red|out[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|tmds_encoder_red|out~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_red|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out[9] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_red|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N33
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|out~2 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|out~2_combout  = ( !\hdmi_inst|sync_inst|s.vh[0]~1_combout  & ( !\hdmi_inst|sync_inst|s.de~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_inst|sync_inst|s.de~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|sync_inst|s.vh[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out~2 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|out~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \hdmi_inst|tmds_encoder_red|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N33
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|out~3 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|out~3_combout  = ( \hdmi_inst|tmds_encoder_red|out~2_combout  & ( \hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  ) ) # ( !\hdmi_inst|tmds_encoder_red|out~2_combout  & ( \hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  & 
// ( (\hdmi_inst|sync_inst|s.de~q  & (!r[0] $ (!r[1] $ (!\hdmi_inst|tmds_encoder_red|XNOR~1_combout )))) ) ) ) # ( \hdmi_inst|tmds_encoder_red|out~2_combout  & ( !\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  ) ) # ( 
// !\hdmi_inst|tmds_encoder_red|out~2_combout  & ( !\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  & ( (\hdmi_inst|sync_inst|s.de~q  & (!r[0] $ (!r[1] $ (\hdmi_inst|tmds_encoder_red|XNOR~1_combout )))) ) ) )

	.dataa(!r[0]),
	.datab(!r[1]),
	.datac(!\hdmi_inst|sync_inst|s.de~q ),
	.datad(!\hdmi_inst|tmds_encoder_red|XNOR~1_combout ),
	.datae(!\hdmi_inst|tmds_encoder_red|out~2_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out~3 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|out~3 .lut_mask = 64'h0609FFFF0906FFFF;
defparam \hdmi_inst|tmds_encoder_red|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N17
dffeas \hdmi_inst|tmds_encoder_red|out[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|tmds_encoder_red|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_red|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out[1] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_red|out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N45
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|out~5 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|out~5_combout  = ( \hdmi_inst|tmds_encoder_red|out~2_combout  & ( \hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  ) ) # ( !\hdmi_inst|tmds_encoder_red|out~2_combout  & ( \hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  & 
// ( (\hdmi_inst|sync_inst|s.de~q  & (!\hdmi_inst|tmds_encoder_red|Add0~0_combout  $ (\hdmi_inst|tmds_encoder_red|XNOR~1_combout ))) ) ) ) # ( \hdmi_inst|tmds_encoder_red|out~2_combout  & ( !\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  ) ) # ( 
// !\hdmi_inst|tmds_encoder_red|out~2_combout  & ( !\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  & ( (\hdmi_inst|sync_inst|s.de~q  & (!\hdmi_inst|tmds_encoder_red|Add0~0_combout  $ (!\hdmi_inst|tmds_encoder_red|XNOR~1_combout ))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|Add0~0_combout ),
	.datab(gnd),
	.datac(!\hdmi_inst|sync_inst|s.de~q ),
	.datad(!\hdmi_inst|tmds_encoder_red|XNOR~1_combout ),
	.datae(!\hdmi_inst|tmds_encoder_red|out~2_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out~5 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|out~5 .lut_mask = 64'h050AFFFF0A05FFFF;
defparam \hdmi_inst|tmds_encoder_red|out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N11
dffeas \hdmi_inst|tmds_encoder_red|out[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|tmds_encoder_red|out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_red|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out[3] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_red|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y1_N50
dffeas \hdmi_inst|tmds_serial_blue|i[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|tmds_serial_blue|Add2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmi_inst|tmds_serial_blue|i [3]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_serial_blue|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_blue|i[2] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_serial_blue|i[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N12
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|out~4 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|out~4_combout  = ( r[5] & ( \hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  & ( ((\hdmi_inst|sync_inst|s.de~q  & (!\hdmi_inst|tmds_encoder_red|XNOR~1_combout  $ (!\hdmi_inst|tmds_encoder_red|Add3~1_combout )))) # 
// (\hdmi_inst|tmds_encoder_red|out~2_combout ) ) ) ) # ( !r[5] & ( \hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  & ( ((\hdmi_inst|sync_inst|s.de~q  & (!\hdmi_inst|tmds_encoder_red|XNOR~1_combout  $ (\hdmi_inst|tmds_encoder_red|Add3~1_combout )))) # 
// (\hdmi_inst|tmds_encoder_red|out~2_combout ) ) ) ) # ( r[5] & ( !\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  & ( ((\hdmi_inst|sync_inst|s.de~q  & (!\hdmi_inst|tmds_encoder_red|XNOR~1_combout  $ (\hdmi_inst|tmds_encoder_red|Add3~1_combout )))) # 
// (\hdmi_inst|tmds_encoder_red|out~2_combout ) ) ) ) # ( !r[5] & ( !\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  & ( ((\hdmi_inst|sync_inst|s.de~q  & (!\hdmi_inst|tmds_encoder_red|XNOR~1_combout  $ (!\hdmi_inst|tmds_encoder_red|Add3~1_combout )))) # 
// (\hdmi_inst|tmds_encoder_red|out~2_combout ) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|out~2_combout ),
	.datab(!\hdmi_inst|sync_inst|s.de~q ),
	.datac(!\hdmi_inst|tmds_encoder_red|XNOR~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_red|Add3~1_combout ),
	.datae(!r[5]),
	.dataf(!\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out~4 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|out~4 .lut_mask = 64'h5775755775575775;
defparam \hdmi_inst|tmds_encoder_red|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N57
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|out[5]~feeder (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|out[5]~feeder_combout  = ( \hdmi_inst|tmds_encoder_red|out~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|out~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out[5]~feeder .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \hdmi_inst|tmds_encoder_red|out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N59
dffeas \hdmi_inst|tmds_encoder_red|out[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_red|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_red|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out[5] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_red|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N36
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|out~6 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|out~6_combout  = ( \hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  & ( ((!\hdmi_inst|tmds_encoder_red|q_m[7]~1_combout  & \hdmi_inst|sync_inst|s.de~q )) # (\hdmi_inst|tmds_encoder_red|out~2_combout ) ) ) # ( 
// !\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  & ( ((\hdmi_inst|tmds_encoder_red|q_m[7]~1_combout  & \hdmi_inst|sync_inst|s.de~q )) # (\hdmi_inst|tmds_encoder_red|out~2_combout ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|q_m[7]~1_combout ),
	.datab(!\hdmi_inst|sync_inst|s.de~q ),
	.datac(!\hdmi_inst|tmds_encoder_red|out~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out~6 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|out~6 .lut_mask = 64'h1F1F1F1F2F2F2F2F;
defparam \hdmi_inst|tmds_encoder_red|out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N35
dffeas \hdmi_inst|tmds_encoder_red|out[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|tmds_encoder_red|out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_red|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out[7] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_red|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N39
cyclonev_lcell_comb \hdmi_inst|tmds_serial_red|Mux3~0 (
// Equation(s):
// \hdmi_inst|tmds_serial_red|Mux3~0_combout  = ( \hdmi_inst|tmds_encoder_red|out [5] & ( \hdmi_inst|tmds_encoder_red|out [7] & ( ((!\hdmi_inst|tmds_serial_blue|i [1] & (\hdmi_inst|tmds_encoder_red|out [1])) # (\hdmi_inst|tmds_serial_blue|i [1] & 
// ((\hdmi_inst|tmds_encoder_red|out [3])))) # (\hdmi_inst|tmds_serial_blue|i [2]) ) ) ) # ( !\hdmi_inst|tmds_encoder_red|out [5] & ( \hdmi_inst|tmds_encoder_red|out [7] & ( (!\hdmi_inst|tmds_serial_blue|i [1] & (\hdmi_inst|tmds_encoder_red|out [1] & 
// ((!\hdmi_inst|tmds_serial_blue|i [2])))) # (\hdmi_inst|tmds_serial_blue|i [1] & (((\hdmi_inst|tmds_serial_blue|i [2]) # (\hdmi_inst|tmds_encoder_red|out [3])))) ) ) ) # ( \hdmi_inst|tmds_encoder_red|out [5] & ( !\hdmi_inst|tmds_encoder_red|out [7] & ( 
// (!\hdmi_inst|tmds_serial_blue|i [1] & (((\hdmi_inst|tmds_serial_blue|i [2])) # (\hdmi_inst|tmds_encoder_red|out [1]))) # (\hdmi_inst|tmds_serial_blue|i [1] & (((\hdmi_inst|tmds_encoder_red|out [3] & !\hdmi_inst|tmds_serial_blue|i [2])))) ) ) ) # ( 
// !\hdmi_inst|tmds_encoder_red|out [5] & ( !\hdmi_inst|tmds_encoder_red|out [7] & ( (!\hdmi_inst|tmds_serial_blue|i [2] & ((!\hdmi_inst|tmds_serial_blue|i [1] & (\hdmi_inst|tmds_encoder_red|out [1])) # (\hdmi_inst|tmds_serial_blue|i [1] & 
// ((\hdmi_inst|tmds_encoder_red|out [3]))))) ) ) )

	.dataa(!\hdmi_inst|tmds_serial_blue|i [1]),
	.datab(!\hdmi_inst|tmds_encoder_red|out [1]),
	.datac(!\hdmi_inst|tmds_encoder_red|out [3]),
	.datad(!\hdmi_inst|tmds_serial_blue|i [2]),
	.datae(!\hdmi_inst|tmds_encoder_red|out [5]),
	.dataf(!\hdmi_inst|tmds_encoder_red|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_serial_red|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_red|Mux3~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_serial_red|Mux3~0 .lut_mask = 64'h270027AA275527FF;
defparam \hdmi_inst|tmds_serial_red|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N27
cyclonev_lcell_comb \hdmi_inst|tmds_serial_red|Mux3~1 (
// Equation(s):
// \hdmi_inst|tmds_serial_red|Mux3~1_combout  = ( \hdmi_inst|tmds_serial_red|Mux3~0_combout  & ( (!\hdmi_inst|tmds_serial_blue|i [3]) # (\hdmi_inst|tmds_encoder_red|out [9]) ) ) # ( !\hdmi_inst|tmds_serial_red|Mux3~0_combout  & ( 
// (\hdmi_inst|tmds_serial_blue|i [3] & \hdmi_inst|tmds_encoder_red|out [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_serial_blue|i [3]),
	.datad(!\hdmi_inst|tmds_encoder_red|out [9]),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_serial_red|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_serial_red|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_red|Mux3~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_serial_red|Mux3~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \hdmi_inst|tmds_serial_red|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N45
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|out~7 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|out~7_combout  = ( \hdmi_inst|tmds_encoder_red|out~0_combout  ) # ( !\hdmi_inst|tmds_encoder_red|out~0_combout  & ( (!\hdmi_inst|tmds_encoder_red|XNOR~1_combout  & \hdmi_inst|sync_inst|s.de~q ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|XNOR~1_combout ),
	.datab(gnd),
	.datac(!\hdmi_inst|sync_inst|s.de~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out~7 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|out~7 .lut_mask = 64'h0A0A0A0AFFFFFFFF;
defparam \hdmi_inst|tmds_encoder_red|out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N1
dffeas \hdmi_inst|tmds_encoder_red|out[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|tmds_encoder_red|out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_red|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out[8] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_red|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N3
cyclonev_lcell_comb \hdmi_inst|sync_inst|s.vh[1]~4 (
// Equation(s):
// \hdmi_inst|sync_inst|s.vh[1]~4_combout  = ( y[9] & ( (!y[8] & (!y[10] & y[7])) ) )

	.dataa(!y[8]),
	.datab(gnd),
	.datac(!y[10]),
	.datad(!y[7]),
	.datae(gnd),
	.dataf(!y[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|sync_inst|s.vh[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|sync_inst|s.vh[1]~4 .extended_lut = "off";
defparam \hdmi_inst|sync_inst|s.vh[1]~4 .lut_mask = 64'h0000000000A000A0;
defparam \hdmi_inst|sync_inst|s.vh[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N54
cyclonev_lcell_comb \hdmi_inst|sync_inst|s.vh[1]~3 (
// Equation(s):
// \hdmi_inst|sync_inst|s.vh[1]~3_combout  = ( !y[2] & ( (!y[4] & (!y[3] & ((!\y[0]~DUPLICATE_q ) # (!y[1])))) ) )

	.dataa(!\y[0]~DUPLICATE_q ),
	.datab(!y[4]),
	.datac(!y[3]),
	.datad(!y[1]),
	.datae(gnd),
	.dataf(!y[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|sync_inst|s.vh[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|sync_inst|s.vh[1]~3 .extended_lut = "off";
defparam \hdmi_inst|sync_inst|s.vh[1]~3 .lut_mask = 64'hC080C08000000000;
defparam \hdmi_inst|sync_inst|s.vh[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N1
dffeas \y[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add9~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal7~2_combout ),
	.sload(gnd),
	.ena(\y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[0]),
	.prn(vcc));
// synopsys translate_off
defparam \y[0] .is_wysiwyg = "true";
defparam \y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N39
cyclonev_lcell_comb \hdmi_inst|sync_inst|s.vh[1]~2 (
// Equation(s):
// \hdmi_inst|sync_inst|s.vh[1]~2_combout  = ( !y[4] & ( (!y[3] & ((!y[1]) # ((!y[2]) # (!y[0])))) ) )

	.dataa(!y[1]),
	.datab(!y[2]),
	.datac(!y[0]),
	.datad(!y[3]),
	.datae(gnd),
	.dataf(!y[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|sync_inst|s.vh[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|sync_inst|s.vh[1]~2 .extended_lut = "off";
defparam \hdmi_inst|sync_inst|s.vh[1]~2 .lut_mask = 64'hFE00FE0000000000;
defparam \hdmi_inst|sync_inst|s.vh[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N48
cyclonev_lcell_comb \hdmi_inst|sync_inst|s.vh[1]~5 (
// Equation(s):
// \hdmi_inst|sync_inst|s.vh[1]~5_combout  = ( \hdmi_inst|sync_inst|s.vh[1]~2_combout  & ( (y[6] & (\hdmi_inst|sync_inst|s.vh[1]~4_combout  & ((!y[5]) # (\hdmi_inst|sync_inst|s.vh[1]~3_combout )))) ) ) # ( !\hdmi_inst|sync_inst|s.vh[1]~2_combout  & ( 
// (\hdmi_inst|sync_inst|s.vh[1]~4_combout  & ((!y[6] & (y[5])) # (y[6] & ((!y[5]) # (\hdmi_inst|sync_inst|s.vh[1]~3_combout ))))) ) )

	.dataa(!y[6]),
	.datab(!y[5]),
	.datac(!\hdmi_inst|sync_inst|s.vh[1]~4_combout ),
	.datad(!\hdmi_inst|sync_inst|s.vh[1]~3_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|sync_inst|s.vh[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|sync_inst|s.vh[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|sync_inst|s.vh[1]~5 .extended_lut = "off";
defparam \hdmi_inst|sync_inst|s.vh[1]~5 .lut_mask = 64'h0607060704050405;
defparam \hdmi_inst|sync_inst|s.vh[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N15
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|out~8 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|out~8_combout  = ( r[0] & ( \hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  & ( (!\hdmi_inst|sync_inst|s.de~q  & (!\hdmi_inst|sync_inst|s.vh[1]~5_combout  $ (\hdmi_inst|sync_inst|s.vh[0]~1_combout ))) ) ) ) # ( !r[0] & ( 
// \hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  & ( (!\hdmi_inst|sync_inst|s.vh[1]~5_combout  $ (\hdmi_inst|sync_inst|s.vh[0]~1_combout )) # (\hdmi_inst|sync_inst|s.de~q ) ) ) ) # ( r[0] & ( !\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  & ( 
// (!\hdmi_inst|sync_inst|s.vh[1]~5_combout  $ (\hdmi_inst|sync_inst|s.vh[0]~1_combout )) # (\hdmi_inst|sync_inst|s.de~q ) ) ) ) # ( !r[0] & ( !\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  & ( (!\hdmi_inst|sync_inst|s.de~q  & 
// (!\hdmi_inst|sync_inst|s.vh[1]~5_combout  $ (\hdmi_inst|sync_inst|s.vh[0]~1_combout ))) ) ) )

	.dataa(!\hdmi_inst|sync_inst|s.vh[1]~5_combout ),
	.datab(!\hdmi_inst|sync_inst|s.de~q ),
	.datac(!\hdmi_inst|sync_inst|s.vh[0]~1_combout ),
	.datad(gnd),
	.datae(!r[0]),
	.dataf(!\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out~8 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|out~8 .lut_mask = 64'h8484B7B7B7B78484;
defparam \hdmi_inst|tmds_encoder_red|out~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N45
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|out[0]~feeder (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|out[0]~feeder_combout  = ( \hdmi_inst|tmds_encoder_red|out~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|out~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out[0]~feeder .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \hdmi_inst|tmds_encoder_red|out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N47
dffeas \hdmi_inst|tmds_encoder_red|out[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_red|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_red|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out[0] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_red|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N54
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|out~11 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|out~11_combout  = ( \hdmi_inst|tmds_encoder_red|out~0_combout  & ( r[5] ) ) # ( !\hdmi_inst|tmds_encoder_red|out~0_combout  & ( r[5] & ( (\hdmi_inst|sync_inst|s.de~q  & (!\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  $ 
// (!r[6] $ (!\hdmi_inst|tmds_encoder_red|Add3~1_combout )))) ) ) ) # ( \hdmi_inst|tmds_encoder_red|out~0_combout  & ( !r[5] ) ) # ( !\hdmi_inst|tmds_encoder_red|out~0_combout  & ( !r[5] & ( (\hdmi_inst|sync_inst|s.de~q  & 
// (!\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  $ (!r[6] $ (\hdmi_inst|tmds_encoder_red|Add3~1_combout )))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout ),
	.datab(!\hdmi_inst|sync_inst|s.de~q ),
	.datac(!r[6]),
	.datad(!\hdmi_inst|tmds_encoder_red|Add3~1_combout ),
	.datae(!\hdmi_inst|tmds_encoder_red|out~0_combout ),
	.dataf(!r[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|out~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out~11 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|out~11 .lut_mask = 64'h1221FFFF2112FFFF;
defparam \hdmi_inst|tmds_encoder_red|out~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N8
dffeas \hdmi_inst|tmds_encoder_red|out[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|tmds_encoder_red|out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_red|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out[6] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_red|out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N0
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|out~9 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|out~9_combout  = ( \hdmi_inst|tmds_encoder_red|out~0_combout  & ( \hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  ) ) # ( !\hdmi_inst|tmds_encoder_red|out~0_combout  & ( \hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  & 
// ( (\hdmi_inst|sync_inst|s.de~q  & !\hdmi_inst|tmds_encoder_red|Add3~1_combout ) ) ) ) # ( \hdmi_inst|tmds_encoder_red|out~0_combout  & ( !\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  ) ) # ( !\hdmi_inst|tmds_encoder_red|out~0_combout  & ( 
// !\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  & ( (\hdmi_inst|sync_inst|s.de~q  & \hdmi_inst|tmds_encoder_red|Add3~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\hdmi_inst|sync_inst|s.de~q ),
	.datac(gnd),
	.datad(!\hdmi_inst|tmds_encoder_red|Add3~1_combout ),
	.datae(!\hdmi_inst|tmds_encoder_red|out~0_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out~9 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|out~9 .lut_mask = 64'h0033FFFF3300FFFF;
defparam \hdmi_inst|tmds_encoder_red|out~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N5
dffeas \hdmi_inst|tmds_encoder_red|out[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|tmds_encoder_red|out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_red|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out[4] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_red|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N6
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_red|out~10 (
// Equation(s):
// \hdmi_inst|tmds_encoder_red|out~10_combout  = ( r[0] & ( \hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  & ( ((\hdmi_inst|sync_inst|s.de~q  & (!r[2] $ (!r[1])))) # (\hdmi_inst|tmds_encoder_red|out~0_combout ) ) ) ) # ( !r[0] & ( 
// \hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  & ( ((\hdmi_inst|sync_inst|s.de~q  & (!r[2] $ (r[1])))) # (\hdmi_inst|tmds_encoder_red|out~0_combout ) ) ) ) # ( r[0] & ( !\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  & ( 
// ((\hdmi_inst|sync_inst|s.de~q  & (!r[2] $ (r[1])))) # (\hdmi_inst|tmds_encoder_red|out~0_combout ) ) ) ) # ( !r[0] & ( !\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout  & ( ((\hdmi_inst|sync_inst|s.de~q  & (!r[2] $ (!r[1])))) # 
// (\hdmi_inst|tmds_encoder_red|out~0_combout ) ) ) )

	.dataa(!r[2]),
	.datab(!\hdmi_inst|sync_inst|s.de~q ),
	.datac(!\hdmi_inst|tmds_encoder_red|out~0_combout ),
	.datad(!r[1]),
	.datae(!r[0]),
	.dataf(!\hdmi_inst|tmds_encoder_red|tmds_data[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_red|out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out~10 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_red|out~10 .lut_mask = 64'h1F2F2F1F2F1F1F2F;
defparam \hdmi_inst|tmds_encoder_red|out~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N20
dffeas \hdmi_inst|tmds_encoder_red|out[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|tmds_encoder_red|out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_red|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_red|out[2] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_red|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N51
cyclonev_lcell_comb \hdmi_inst|tmds_serial_red|Mux2~0 (
// Equation(s):
// \hdmi_inst|tmds_serial_red|Mux2~0_combout  = ( \hdmi_inst|tmds_encoder_red|out [4] & ( \hdmi_inst|tmds_encoder_red|out [2] & ( (!\hdmi_inst|tmds_serial_blue|i [1] & (((\hdmi_inst|tmds_serial_blue|i [2])) # (\hdmi_inst|tmds_encoder_red|out [0]))) # 
// (\hdmi_inst|tmds_serial_blue|i [1] & (((!\hdmi_inst|tmds_serial_blue|i [2]) # (\hdmi_inst|tmds_encoder_red|out [6])))) ) ) ) # ( !\hdmi_inst|tmds_encoder_red|out [4] & ( \hdmi_inst|tmds_encoder_red|out [2] & ( (!\hdmi_inst|tmds_serial_blue|i [1] & 
// (\hdmi_inst|tmds_encoder_red|out [0] & ((!\hdmi_inst|tmds_serial_blue|i [2])))) # (\hdmi_inst|tmds_serial_blue|i [1] & (((!\hdmi_inst|tmds_serial_blue|i [2]) # (\hdmi_inst|tmds_encoder_red|out [6])))) ) ) ) # ( \hdmi_inst|tmds_encoder_red|out [4] & ( 
// !\hdmi_inst|tmds_encoder_red|out [2] & ( (!\hdmi_inst|tmds_serial_blue|i [1] & (((\hdmi_inst|tmds_serial_blue|i [2])) # (\hdmi_inst|tmds_encoder_red|out [0]))) # (\hdmi_inst|tmds_serial_blue|i [1] & (((\hdmi_inst|tmds_encoder_red|out [6] & 
// \hdmi_inst|tmds_serial_blue|i [2])))) ) ) ) # ( !\hdmi_inst|tmds_encoder_red|out [4] & ( !\hdmi_inst|tmds_encoder_red|out [2] & ( (!\hdmi_inst|tmds_serial_blue|i [1] & (\hdmi_inst|tmds_encoder_red|out [0] & ((!\hdmi_inst|tmds_serial_blue|i [2])))) # 
// (\hdmi_inst|tmds_serial_blue|i [1] & (((\hdmi_inst|tmds_encoder_red|out [6] & \hdmi_inst|tmds_serial_blue|i [2])))) ) ) )

	.dataa(!\hdmi_inst|tmds_serial_blue|i [1]),
	.datab(!\hdmi_inst|tmds_encoder_red|out [0]),
	.datac(!\hdmi_inst|tmds_encoder_red|out [6]),
	.datad(!\hdmi_inst|tmds_serial_blue|i [2]),
	.datae(!\hdmi_inst|tmds_encoder_red|out [4]),
	.dataf(!\hdmi_inst|tmds_encoder_red|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_serial_red|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_red|Mux2~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_serial_red|Mux2~0 .lut_mask = 64'h220522AF770577AF;
defparam \hdmi_inst|tmds_serial_red|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N9
cyclonev_lcell_comb \hdmi_inst|tmds_serial_red|Mux2~1 (
// Equation(s):
// \hdmi_inst|tmds_serial_red|Mux2~1_combout  = ( \hdmi_inst|tmds_encoder_red|out [8] & ( \hdmi_inst|tmds_serial_red|Mux2~0_combout  ) ) # ( !\hdmi_inst|tmds_encoder_red|out [8] & ( \hdmi_inst|tmds_serial_red|Mux2~0_combout  & ( 
// !\hdmi_inst|tmds_serial_blue|i [3] ) ) ) # ( \hdmi_inst|tmds_encoder_red|out [8] & ( !\hdmi_inst|tmds_serial_red|Mux2~0_combout  & ( \hdmi_inst|tmds_serial_blue|i [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_serial_blue|i [3]),
	.datad(gnd),
	.datae(!\hdmi_inst|tmds_encoder_red|out [8]),
	.dataf(!\hdmi_inst|tmds_serial_red|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_serial_red|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_red|Mux2~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_serial_red|Mux2~1 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \hdmi_inst|tmds_serial_red|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X4_Y0_N61
cyclonev_ddio_out \hdmi_inst|tmds_serial_red|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] (
	.datainlo(!\hdmi_inst|tmds_serial_red|Mux3~1_combout ),
	.datainhi(!\hdmi_inst|tmds_serial_red|Mux2~1_combout ),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hdmi_inst|tmds_serial_red|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_red|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .async_mode = "none";
defparam \hdmi_inst|tmds_serial_red|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .half_rate_mode = "false";
defparam \hdmi_inst|tmds_serial_red|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .power_up = "low";
defparam \hdmi_inst|tmds_serial_red|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .sync_mode = "none";
defparam \hdmi_inst|tmds_serial_red|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X17_Y0_N84
cyclonev_ddio_out \hdmi_inst|tmds_serial_red|ddio_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] (
	.datainlo(\hdmi_inst|tmds_serial_red|Mux3~1_combout ),
	.datainhi(\hdmi_inst|tmds_serial_red|Mux2~1_combout ),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hdmi_inst|tmds_serial_red|ddio_inst|ALTDDIO_OUT_component|auto_generated|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_red|ddio_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .async_mode = "none";
defparam \hdmi_inst|tmds_serial_red|ddio_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .half_rate_mode = "false";
defparam \hdmi_inst|tmds_serial_red|ddio_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .power_up = "low";
defparam \hdmi_inst|tmds_serial_red|ddio_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .sync_mode = "none";
defparam \hdmi_inst|tmds_serial_red|ddio_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: M10K_X20_Y7_N0
cyclonev_ram_block \fb_mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\fb_mem~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!state[0]),
	.clk0(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.clk1(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\fb_mem~0_combout ),
	.ena1(\r[0]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [15],\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [14],\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [13],\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [12],\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [11],
\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [10],\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [3],\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [2],\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [1],\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [0]}),
	.portaaddr({np[9],np[8],np[7],np[6],np[5],np[4],np[3],np[2],np[1],np[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\Add0~41_sumout ,\Add0~37_sumout ,\x~1_combout ,\x~2_combout ,\Add0~5_sumout ,\Add0~1_sumout ,\x~0_combout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb_mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/fb_top.ram0_fb_top_d394e715.hdl.mif";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:fb_mem_rtl_0|altsyncram_m9p1:auto_generated|ALTSYNCRAM";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N3
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add0~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add0~0_combout  = ( g[3] & ( !g[2] $ (!g[0] $ (!g[1])) ) ) # ( !g[3] & ( !g[2] $ (!g[0] $ (g[1])) ) )

	.dataa(!g[2]),
	.datab(gnd),
	.datac(!g[0]),
	.datad(!g[1]),
	.datae(gnd),
	.dataf(!g[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add0~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add0~0 .lut_mask = 64'h5AA55AA5A55AA55A;
defparam \hdmi_inst|tmds_encoder_green|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N30
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add3~2 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add3~2_combout  = ( g[0] & ( (!g[2] & ((!g[1] & (!g[4] & !g[3])) # (g[1] & (g[4] & g[3])))) # (g[2] & ((!g[1] & (g[4] & g[3])) # (g[1] & ((g[3]) # (g[4]))))) ) ) # ( !g[0] & ( (!g[2] & ((!g[1] & ((!g[4]) # (!g[3]))) # (g[1] & 
// (!g[4] & !g[3])))) # (g[2] & ((!g[1] & (!g[4] & !g[3])) # (g[1] & (g[4] & g[3])))) ) )

	.dataa(!g[2]),
	.datab(!g[1]),
	.datac(!g[4]),
	.datad(!g[3]),
	.datae(gnd),
	.dataf(!g[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add3~2 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add3~2 .lut_mask = 64'hE881E88181178117;
defparam \hdmi_inst|tmds_encoder_green|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N33
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add3~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add3~1_combout  = ( g[4] & ( !g[2] $ (!g[1] $ (!g[0] $ (g[3]))) ) ) # ( !g[4] & ( !g[2] $ (!g[1] $ (!g[0] $ (!g[3]))) ) )

	.dataa(!g[2]),
	.datab(!g[1]),
	.datac(!g[0]),
	.datad(!g[3]),
	.datae(gnd),
	.dataf(!g[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add3~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add3~1 .lut_mask = 64'h6996699696699669;
defparam \hdmi_inst|tmds_encoder_green|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N15
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add5~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add5~0_combout  = ( g[5] & ( \hdmi_inst|tmds_encoder_green|Add3~1_combout  & ( (!\hdmi_inst|tmds_encoder_green|Add3~2_combout ) # ((g[7] & g[6])) ) ) ) # ( !g[5] & ( \hdmi_inst|tmds_encoder_green|Add3~1_combout  & ( 
// (!\hdmi_inst|tmds_encoder_green|Add3~2_combout  & ((g[6]) # (g[7]))) ) ) ) # ( g[5] & ( !\hdmi_inst|tmds_encoder_green|Add3~1_combout  & ( (!\hdmi_inst|tmds_encoder_green|Add3~2_combout  & ((g[6]) # (g[7]))) ) ) ) # ( !g[5] & ( 
// !\hdmi_inst|tmds_encoder_green|Add3~1_combout  & ( (g[7] & (!\hdmi_inst|tmds_encoder_green|Add3~2_combout  & g[6])) ) ) )

	.dataa(gnd),
	.datab(!g[7]),
	.datac(!\hdmi_inst|tmds_encoder_green|Add3~2_combout ),
	.datad(!g[6]),
	.datae(!g[5]),
	.dataf(!\hdmi_inst|tmds_encoder_green|Add3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add5~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add5~0 .lut_mask = 64'h003030F030F0F0F3;
defparam \hdmi_inst|tmds_encoder_green|Add5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N0
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add3~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add3~0_combout  = ( g[4] & ( (!g[2] & (g[0] & (g[3] & g[1]))) # (g[2] & ((!g[0] & (g[3] & g[1])) # (g[0] & ((g[1]) # (g[3]))))) ) ) # ( !g[4] & ( (g[2] & (g[0] & (g[3] & g[1]))) ) )

	.dataa(!g[2]),
	.datab(!g[0]),
	.datac(!g[3]),
	.datad(!g[1]),
	.datae(gnd),
	.dataf(!g[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add3~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add3~0 .lut_mask = 64'h0001000101170117;
defparam \hdmi_inst|tmds_encoder_green|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N6
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|XNOR~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|XNOR~0_combout  = ( g[5] & ( \hdmi_inst|tmds_encoder_green|Add3~2_combout  & ( (\hdmi_inst|tmds_encoder_green|Add3~1_combout  & (g[7] & (g[6] & g[0]))) ) ) ) # ( !g[5] & ( \hdmi_inst|tmds_encoder_green|Add3~2_combout  & ( 
// (!\hdmi_inst|tmds_encoder_green|Add3~1_combout  & (!g[7] & (!g[6] & g[0]))) ) ) ) # ( g[5] & ( !\hdmi_inst|tmds_encoder_green|Add3~2_combout  & ( (g[0] & ((!\hdmi_inst|tmds_encoder_green|Add3~1_combout  & (!g[7] $ (!g[6]))) # 
// (\hdmi_inst|tmds_encoder_green|Add3~1_combout  & (!g[7] & !g[6])))) ) ) ) # ( !g[5] & ( !\hdmi_inst|tmds_encoder_green|Add3~2_combout  & ( (g[0] & ((!\hdmi_inst|tmds_encoder_green|Add3~1_combout  & (g[7] & g[6])) # 
// (\hdmi_inst|tmds_encoder_green|Add3~1_combout  & (!g[7] $ (!g[6]))))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_green|Add3~1_combout ),
	.datab(!g[7]),
	.datac(!g[6]),
	.datad(!g[0]),
	.datae(!g[5]),
	.dataf(!\hdmi_inst|tmds_encoder_green|Add3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|XNOR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|XNOR~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|XNOR~0 .lut_mask = 64'h0016006800800001;
defparam \hdmi_inst|tmds_encoder_green|XNOR~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N30
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|XNOR~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|XNOR~1_combout  = ( \hdmi_inst|tmds_encoder_green|XNOR~0_combout  & ( (\hdmi_inst|tmds_encoder_green|Add5~0_combout  & \hdmi_inst|tmds_encoder_green|Add3~0_combout ) ) ) # ( !\hdmi_inst|tmds_encoder_green|XNOR~0_combout  & ( 
// (\hdmi_inst|tmds_encoder_green|Add3~0_combout ) # (\hdmi_inst|tmds_encoder_green|Add5~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_encoder_green|Add5~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_green|Add3~0_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|XNOR~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|XNOR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|XNOR~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|XNOR~1 .lut_mask = 64'h0FFF0FFF000F000F;
defparam \hdmi_inst|tmds_encoder_green|XNOR~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N36
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add8~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add8~0_combout  = ( !g[2] & ( g[0] ) ) # ( g[2] & ( !g[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!g[2]),
	.dataf(!g[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add8~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add8~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \hdmi_inst|tmds_encoder_green|Add8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N42
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add8~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add8~1_combout  = ( g[1] & ( \hdmi_inst|tmds_encoder_green|XNOR~0_combout  & ( !g[0] $ ((((\hdmi_inst|tmds_encoder_green|Add5~0_combout  & \hdmi_inst|tmds_encoder_green|Add3~0_combout )) # (g[2]))) ) ) ) # ( !g[1] & ( 
// \hdmi_inst|tmds_encoder_green|XNOR~0_combout  & ( !g[0] $ (((!g[2]) # ((!\hdmi_inst|tmds_encoder_green|Add5~0_combout ) # (!\hdmi_inst|tmds_encoder_green|Add3~0_combout )))) ) ) ) # ( g[1] & ( !\hdmi_inst|tmds_encoder_green|XNOR~0_combout  & ( !g[0] $ 
// ((((\hdmi_inst|tmds_encoder_green|Add3~0_combout ) # (\hdmi_inst|tmds_encoder_green|Add5~0_combout )) # (g[2]))) ) ) ) # ( !g[1] & ( !\hdmi_inst|tmds_encoder_green|XNOR~0_combout  & ( !g[0] $ (((!g[2]) # ((!\hdmi_inst|tmds_encoder_green|Add5~0_combout  & 
// !\hdmi_inst|tmds_encoder_green|Add3~0_combout )))) ) ) )

	.dataa(!g[2]),
	.datab(!\hdmi_inst|tmds_encoder_green|Add5~0_combout ),
	.datac(!\hdmi_inst|tmds_encoder_green|Add3~0_combout ),
	.datad(!g[0]),
	.datae(!g[1]),
	.dataf(!\hdmi_inst|tmds_encoder_green|XNOR~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add8~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add8~1 .lut_mask = 64'h15EA807F01FEA857;
defparam \hdmi_inst|tmds_encoder_green|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N33
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add10~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add10~0_combout  = ( \hdmi_inst|tmds_encoder_green|Add8~1_combout  & ( (!g[4] & ((!\hdmi_inst|tmds_encoder_green|XNOR~1_combout  & (\hdmi_inst|tmds_encoder_green|Add0~0_combout )) # 
// (\hdmi_inst|tmds_encoder_green|XNOR~1_combout  & ((!\hdmi_inst|tmds_encoder_green|Add8~0_combout ))))) # (g[4] & ((!\hdmi_inst|tmds_encoder_green|XNOR~1_combout  & ((\hdmi_inst|tmds_encoder_green|Add8~0_combout ))) # 
// (\hdmi_inst|tmds_encoder_green|XNOR~1_combout  & (!\hdmi_inst|tmds_encoder_green|Add0~0_combout )))) ) )

	.dataa(!g[4]),
	.datab(!\hdmi_inst|tmds_encoder_green|Add0~0_combout ),
	.datac(!\hdmi_inst|tmds_encoder_green|XNOR~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_green|Add8~0_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|Add8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add10~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add10~0 .lut_mask = 64'h000000002E742E74;
defparam \hdmi_inst|tmds_encoder_green|Add10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N48
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|q_m[7]~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|q_m[7]~0_combout  = ( g[6] & ( !\hdmi_inst|tmds_encoder_green|Add3~1_combout  $ (!g[7] $ (!g[5])) ) ) # ( !g[6] & ( !\hdmi_inst|tmds_encoder_green|Add3~1_combout  $ (!g[7] $ (g[5])) ) )

	.dataa(!\hdmi_inst|tmds_encoder_green|Add3~1_combout ),
	.datab(!g[7]),
	.datac(gnd),
	.datad(!g[5]),
	.datae(gnd),
	.dataf(!g[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|q_m[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|q_m[7]~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|q_m[7]~0 .lut_mask = 64'h6699669999669966;
defparam \hdmi_inst|tmds_encoder_green|q_m[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N27
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|q_m[7]~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|q_m[7]~1_combout  = ( \hdmi_inst|tmds_encoder_green|q_m[7]~0_combout  & ( (!\hdmi_inst|tmds_encoder_green|Add3~0_combout  & ((!\hdmi_inst|tmds_encoder_green|Add5~0_combout ) # (\hdmi_inst|tmds_encoder_green|XNOR~0_combout ))) 
// # (\hdmi_inst|tmds_encoder_green|Add3~0_combout  & (\hdmi_inst|tmds_encoder_green|XNOR~0_combout  & !\hdmi_inst|tmds_encoder_green|Add5~0_combout )) ) ) # ( !\hdmi_inst|tmds_encoder_green|q_m[7]~0_combout  & ( 
// (!\hdmi_inst|tmds_encoder_green|Add3~0_combout  & (!\hdmi_inst|tmds_encoder_green|XNOR~0_combout  & \hdmi_inst|tmds_encoder_green|Add5~0_combout )) # (\hdmi_inst|tmds_encoder_green|Add3~0_combout  & ((!\hdmi_inst|tmds_encoder_green|XNOR~0_combout ) # 
// (\hdmi_inst|tmds_encoder_green|Add5~0_combout ))) ) )

	.dataa(!\hdmi_inst|tmds_encoder_green|Add3~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_green|XNOR~0_combout ),
	.datac(!\hdmi_inst|tmds_encoder_green|Add5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|q_m[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|q_m[7]~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|q_m[7]~1 .lut_mask = 64'h4D4D4D4DB2B2B2B2;
defparam \hdmi_inst|tmds_encoder_green|q_m[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N12
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add10~2 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add10~2_combout  = ( \hdmi_inst|tmds_encoder_green|Add8~0_combout  & ( \hdmi_inst|tmds_encoder_green|Add0~0_combout  & ( (!\hdmi_inst|tmds_encoder_green|Add3~0_combout  & ((!\hdmi_inst|tmds_encoder_green|Add5~0_combout ) # 
// (\hdmi_inst|tmds_encoder_green|XNOR~0_combout ))) # (\hdmi_inst|tmds_encoder_green|Add3~0_combout  & (!\hdmi_inst|tmds_encoder_green|Add5~0_combout  & \hdmi_inst|tmds_encoder_green|XNOR~0_combout )) ) ) ) # ( !\hdmi_inst|tmds_encoder_green|Add8~0_combout  
// & ( \hdmi_inst|tmds_encoder_green|Add0~0_combout  & ( !g[4] ) ) ) # ( \hdmi_inst|tmds_encoder_green|Add8~0_combout  & ( !\hdmi_inst|tmds_encoder_green|Add0~0_combout  & ( g[4] ) ) ) # ( !\hdmi_inst|tmds_encoder_green|Add8~0_combout  & ( 
// !\hdmi_inst|tmds_encoder_green|Add0~0_combout  & ( (!\hdmi_inst|tmds_encoder_green|Add3~0_combout  & (\hdmi_inst|tmds_encoder_green|Add5~0_combout  & !\hdmi_inst|tmds_encoder_green|XNOR~0_combout )) # (\hdmi_inst|tmds_encoder_green|Add3~0_combout  & 
// ((!\hdmi_inst|tmds_encoder_green|XNOR~0_combout ) # (\hdmi_inst|tmds_encoder_green|Add5~0_combout ))) ) ) )

	.dataa(!g[4]),
	.datab(!\hdmi_inst|tmds_encoder_green|Add3~0_combout ),
	.datac(!\hdmi_inst|tmds_encoder_green|Add5~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_green|XNOR~0_combout ),
	.datae(!\hdmi_inst|tmds_encoder_green|Add8~0_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_green|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add10~2 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add10~2 .lut_mask = 64'h3F035555AAAAC0FC;
defparam \hdmi_inst|tmds_encoder_green|Add10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N18
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add11~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add11~1_combout  = ( g[5] & ( \hdmi_inst|tmds_encoder_green|Add3~1_combout  & ( (g[6] & ((!\hdmi_inst|tmds_encoder_green|XNOR~0_combout  & ((\hdmi_inst|tmds_encoder_green|Add5~0_combout ) # 
// (\hdmi_inst|tmds_encoder_green|Add3~0_combout ))) # (\hdmi_inst|tmds_encoder_green|XNOR~0_combout  & (\hdmi_inst|tmds_encoder_green|Add3~0_combout  & \hdmi_inst|tmds_encoder_green|Add5~0_combout )))) ) ) ) # ( !g[5] & ( 
// \hdmi_inst|tmds_encoder_green|Add3~1_combout  & ( (!g[6] & ((!\hdmi_inst|tmds_encoder_green|XNOR~0_combout  & (!\hdmi_inst|tmds_encoder_green|Add3~0_combout  & !\hdmi_inst|tmds_encoder_green|Add5~0_combout )) # 
// (\hdmi_inst|tmds_encoder_green|XNOR~0_combout  & ((!\hdmi_inst|tmds_encoder_green|Add3~0_combout ) # (!\hdmi_inst|tmds_encoder_green|Add5~0_combout ))))) ) ) ) # ( g[5] & ( !\hdmi_inst|tmds_encoder_green|Add3~1_combout  & ( (!g[6] & 
// ((!\hdmi_inst|tmds_encoder_green|XNOR~0_combout  & (!\hdmi_inst|tmds_encoder_green|Add3~0_combout  & !\hdmi_inst|tmds_encoder_green|Add5~0_combout )) # (\hdmi_inst|tmds_encoder_green|XNOR~0_combout  & ((!\hdmi_inst|tmds_encoder_green|Add3~0_combout ) # 
// (!\hdmi_inst|tmds_encoder_green|Add5~0_combout ))))) ) ) ) # ( !g[5] & ( !\hdmi_inst|tmds_encoder_green|Add3~1_combout  & ( (g[6] & ((!\hdmi_inst|tmds_encoder_green|XNOR~0_combout  & ((\hdmi_inst|tmds_encoder_green|Add5~0_combout ) # 
// (\hdmi_inst|tmds_encoder_green|Add3~0_combout ))) # (\hdmi_inst|tmds_encoder_green|XNOR~0_combout  & (\hdmi_inst|tmds_encoder_green|Add3~0_combout  & \hdmi_inst|tmds_encoder_green|Add5~0_combout )))) ) ) )

	.dataa(!g[6]),
	.datab(!\hdmi_inst|tmds_encoder_green|XNOR~0_combout ),
	.datac(!\hdmi_inst|tmds_encoder_green|Add3~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_green|Add5~0_combout ),
	.datae(!g[5]),
	.dataf(!\hdmi_inst|tmds_encoder_green|Add3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add11~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add11~1 .lut_mask = 64'h0445A220A2200445;
defparam \hdmi_inst|tmds_encoder_green|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N24
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add11~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add11~0_combout  = ( \hdmi_inst|tmds_encoder_green|Add5~0_combout  & ( !g[6] $ (((!\hdmi_inst|tmds_encoder_green|Add3~0_combout  & \hdmi_inst|tmds_encoder_green|XNOR~0_combout ))) ) ) # ( 
// !\hdmi_inst|tmds_encoder_green|Add5~0_combout  & ( !g[6] $ (((!\hdmi_inst|tmds_encoder_green|Add3~0_combout ) # (\hdmi_inst|tmds_encoder_green|XNOR~0_combout ))) ) )

	.dataa(!\hdmi_inst|tmds_encoder_green|Add3~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_green|XNOR~0_combout ),
	.datac(!g[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|Add5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add11~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add11~0 .lut_mask = 64'h4B4B4B4BD2D2D2D2;
defparam \hdmi_inst|tmds_encoder_green|Add11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y1_N15
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add10~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add10~1_combout  = ( \hdmi_inst|tmds_encoder_green|Add8~0_combout  & ( !g[4] ) ) # ( !\hdmi_inst|tmds_encoder_green|Add8~0_combout  & ( g[4] ) )

	.dataa(!g[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|Add8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add10~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add10~1 .lut_mask = 64'h55555555AAAAAAAA;
defparam \hdmi_inst|tmds_encoder_green|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N6
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add14~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add14~0_combout  = ( \hdmi_inst|tmds_encoder_green|Add10~1_combout  & ( \hdmi_inst|tmds_encoder_green|Add8~1_combout  & ( (!\hdmi_inst|tmds_encoder_green|Add10~2_combout  & (((\hdmi_inst|tmds_encoder_green|Add11~0_combout ) # 
// (\hdmi_inst|tmds_encoder_green|Add11~1_combout )) # (\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout ))) # (\hdmi_inst|tmds_encoder_green|Add10~2_combout  & (\hdmi_inst|tmds_encoder_green|Add11~1_combout  & ((\hdmi_inst|tmds_encoder_green|Add11~0_combout ) 
// # (\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout )))) ) ) ) # ( !\hdmi_inst|tmds_encoder_green|Add10~1_combout  & ( \hdmi_inst|tmds_encoder_green|Add8~1_combout  & ( (!\hdmi_inst|tmds_encoder_green|Add10~2_combout  & 
// (((\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout  & \hdmi_inst|tmds_encoder_green|Add11~0_combout )) # (\hdmi_inst|tmds_encoder_green|Add11~1_combout ))) # (\hdmi_inst|tmds_encoder_green|Add10~2_combout  & (\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout  
// & (\hdmi_inst|tmds_encoder_green|Add11~1_combout  & \hdmi_inst|tmds_encoder_green|Add11~0_combout ))) ) ) ) # ( \hdmi_inst|tmds_encoder_green|Add10~1_combout  & ( !\hdmi_inst|tmds_encoder_green|Add8~1_combout  & ( 
// (!\hdmi_inst|tmds_encoder_green|Add10~2_combout  & (\hdmi_inst|tmds_encoder_green|Add11~1_combout  & ((\hdmi_inst|tmds_encoder_green|Add11~0_combout ) # (\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout )))) # (\hdmi_inst|tmds_encoder_green|Add10~2_combout  
// & (((\hdmi_inst|tmds_encoder_green|Add11~0_combout ) # (\hdmi_inst|tmds_encoder_green|Add11~1_combout )) # (\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout ))) ) ) ) # ( !\hdmi_inst|tmds_encoder_green|Add10~1_combout  & ( 
// !\hdmi_inst|tmds_encoder_green|Add8~1_combout  & ( (!\hdmi_inst|tmds_encoder_green|Add10~2_combout  & (\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout  & (\hdmi_inst|tmds_encoder_green|Add11~1_combout  & \hdmi_inst|tmds_encoder_green|Add11~0_combout ))) # 
// (\hdmi_inst|tmds_encoder_green|Add10~2_combout  & (((\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout  & \hdmi_inst|tmds_encoder_green|Add11~0_combout )) # (\hdmi_inst|tmds_encoder_green|Add11~1_combout ))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout ),
	.datab(!\hdmi_inst|tmds_encoder_green|Add10~2_combout ),
	.datac(!\hdmi_inst|tmds_encoder_green|Add11~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_green|Add11~0_combout ),
	.datae(!\hdmi_inst|tmds_encoder_green|Add10~1_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_green|Add8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add14~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add14~0 .lut_mask = 64'h0317173F0C4D4DCF;
defparam \hdmi_inst|tmds_encoder_green|Add14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N18
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add14~4 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add14~4_combout  = ( \hdmi_inst|tmds_encoder_green|Add14~0_combout  ) # ( !\hdmi_inst|tmds_encoder_green|Add14~0_combout  & ( \hdmi_inst|tmds_encoder_green|Add10~0_combout  ) )

	.dataa(gnd),
	.datab(!\hdmi_inst|tmds_encoder_green|Add10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|Add14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add14~4 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add14~4 .lut_mask = 64'h33333333FFFFFFFF;
defparam \hdmi_inst|tmds_encoder_green|Add14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N9
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add14~3 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add14~3_combout  = !\hdmi_inst|tmds_encoder_green|Add14~0_combout  $ (!\hdmi_inst|tmds_encoder_green|Add10~0_combout )

	.dataa(!\hdmi_inst|tmds_encoder_green|Add14~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_green|Add10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add14~3 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add14~3 .lut_mask = 64'h6666666666666666;
defparam \hdmi_inst|tmds_encoder_green|Add14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N42
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add14~2 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add14~2_combout  = ( \hdmi_inst|tmds_encoder_green|Add11~1_combout  & ( \hdmi_inst|tmds_encoder_green|q_m[7]~1_combout  & ( !\hdmi_inst|tmds_encoder_green|Add10~2_combout  $ (!\hdmi_inst|tmds_encoder_green|Add8~1_combout  $ 
// (((\hdmi_inst|tmds_encoder_green|Add11~0_combout ) # (\hdmi_inst|tmds_encoder_green|Add10~1_combout )))) ) ) ) # ( !\hdmi_inst|tmds_encoder_green|Add11~1_combout  & ( \hdmi_inst|tmds_encoder_green|q_m[7]~1_combout  & ( 
// !\hdmi_inst|tmds_encoder_green|Add10~2_combout  $ (!\hdmi_inst|tmds_encoder_green|Add8~1_combout  $ (((!\hdmi_inst|tmds_encoder_green|Add10~1_combout  & !\hdmi_inst|tmds_encoder_green|Add11~0_combout )))) ) ) ) # ( 
// \hdmi_inst|tmds_encoder_green|Add11~1_combout  & ( !\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout  & ( !\hdmi_inst|tmds_encoder_green|Add10~2_combout  $ (!\hdmi_inst|tmds_encoder_green|Add8~1_combout  $ (((\hdmi_inst|tmds_encoder_green|Add10~1_combout  & 
// \hdmi_inst|tmds_encoder_green|Add11~0_combout )))) ) ) ) # ( !\hdmi_inst|tmds_encoder_green|Add11~1_combout  & ( !\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout  & ( !\hdmi_inst|tmds_encoder_green|Add10~2_combout  $ 
// (!\hdmi_inst|tmds_encoder_green|Add8~1_combout  $ (((!\hdmi_inst|tmds_encoder_green|Add10~1_combout ) # (!\hdmi_inst|tmds_encoder_green|Add11~0_combout )))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_green|Add10~1_combout ),
	.datab(!\hdmi_inst|tmds_encoder_green|Add10~2_combout ),
	.datac(!\hdmi_inst|tmds_encoder_green|Add8~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_green|Add11~0_combout ),
	.datae(!\hdmi_inst|tmds_encoder_green|Add11~1_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add14~2 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add14~2 .lut_mask = 64'hC3963C69963C69C3;
defparam \hdmi_inst|tmds_encoder_green|Add14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N48
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Equal1~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Equal1~0_combout  = ( \hdmi_inst|tmds_encoder_green|Add10~1_combout  & ( \hdmi_inst|tmds_encoder_green|Add8~1_combout  & ( (!\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout  & (\hdmi_inst|tmds_encoder_green|Add11~0_combout  & 
// (!\hdmi_inst|tmds_encoder_green|Add10~2_combout  $ (\hdmi_inst|tmds_encoder_green|Add11~1_combout )))) # (\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout  & (!\hdmi_inst|tmds_encoder_green|Add11~0_combout  & (!\hdmi_inst|tmds_encoder_green|Add10~2_combout  
// $ (\hdmi_inst|tmds_encoder_green|Add11~1_combout )))) ) ) ) # ( !\hdmi_inst|tmds_encoder_green|Add10~1_combout  & ( \hdmi_inst|tmds_encoder_green|Add8~1_combout  & ( (!\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout  & 
// (!\hdmi_inst|tmds_encoder_green|Add11~0_combout  & (!\hdmi_inst|tmds_encoder_green|Add10~2_combout  $ (!\hdmi_inst|tmds_encoder_green|Add11~1_combout )))) # (\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout  & (\hdmi_inst|tmds_encoder_green|Add11~0_combout  
// & (!\hdmi_inst|tmds_encoder_green|Add10~2_combout  $ (\hdmi_inst|tmds_encoder_green|Add11~1_combout )))) ) ) ) # ( \hdmi_inst|tmds_encoder_green|Add10~1_combout  & ( !\hdmi_inst|tmds_encoder_green|Add8~1_combout  & ( 
// (!\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout  & (\hdmi_inst|tmds_encoder_green|Add11~0_combout  & (!\hdmi_inst|tmds_encoder_green|Add10~2_combout  $ (!\hdmi_inst|tmds_encoder_green|Add11~1_combout )))) # (\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout 
//  & (!\hdmi_inst|tmds_encoder_green|Add11~0_combout  & (!\hdmi_inst|tmds_encoder_green|Add10~2_combout  $ (!\hdmi_inst|tmds_encoder_green|Add11~1_combout )))) ) ) ) # ( !\hdmi_inst|tmds_encoder_green|Add10~1_combout  & ( 
// !\hdmi_inst|tmds_encoder_green|Add8~1_combout  & ( (!\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout  & (!\hdmi_inst|tmds_encoder_green|Add11~0_combout  & (!\hdmi_inst|tmds_encoder_green|Add10~2_combout  $ (\hdmi_inst|tmds_encoder_green|Add11~1_combout 
// )))) # (\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout  & (\hdmi_inst|tmds_encoder_green|Add11~0_combout  & (!\hdmi_inst|tmds_encoder_green|Add10~2_combout  $ (!\hdmi_inst|tmds_encoder_green|Add11~1_combout )))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout ),
	.datab(!\hdmi_inst|tmds_encoder_green|Add10~2_combout ),
	.datac(!\hdmi_inst|tmds_encoder_green|Add11~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_green|Add11~0_combout ),
	.datae(!\hdmi_inst|tmds_encoder_green|Add10~1_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_green|Add8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Equal1~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Equal1~0 .lut_mask = 64'h8214142828414182;
defparam \hdmi_inst|tmds_encoder_green|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N6
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Equal1~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Equal1~1_combout  = ( \hdmi_inst|tmds_encoder_green|Equal1~0_combout  & ( !\hdmi_inst|tmds_encoder_green|Add14~0_combout  $ (!\hdmi_inst|tmds_encoder_green|Add10~0_combout ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_green|Add14~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_green|Add10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Equal1~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Equal1~1 .lut_mask = 64'h0000000066666666;
defparam \hdmi_inst|tmds_encoder_green|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N54
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add14~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add14~1_combout  = ( \hdmi_inst|tmds_encoder_green|Add11~0_combout  & ( !\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout  $ (\hdmi_inst|tmds_encoder_green|Add10~1_combout ) ) ) # ( 
// !\hdmi_inst|tmds_encoder_green|Add11~0_combout  & ( !\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout  $ (!\hdmi_inst|tmds_encoder_green|Add10~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_green|Add10~1_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|Add11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add14~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add14~1 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \hdmi_inst|tmds_encoder_green|Add14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N27
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add15~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add15~1_combout  = ( \hdmi_inst|tmds_encoder_green|Add14~1_combout  ) # ( !\hdmi_inst|tmds_encoder_green|Add14~1_combout  & ( ((!\hdmi_inst|tmds_encoder_green|XNOR~1_combout  $ (\hdmi_inst|tmds_encoder_green|comb~0_combout )) 
// # (\hdmi_inst|tmds_encoder_green|Equal1~1_combout )) # (\hdmi_inst|tmds_encoder_green|Equal2~0_combout ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_green|Equal2~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_green|XNOR~1_combout ),
	.datac(!\hdmi_inst|tmds_encoder_green|Equal1~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_green|comb~0_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|Add14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add15~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add15~1 .lut_mask = 64'hDF7FDF7FFFFFFFFF;
defparam \hdmi_inst|tmds_encoder_green|Add15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add15~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add15~0_combout  = ( \hdmi_inst|tmds_encoder_green|Equal1~1_combout  & ( !\hdmi_inst|tmds_encoder_green|Add14~1_combout  ) ) # ( !\hdmi_inst|tmds_encoder_green|Equal1~1_combout  & ( 
// !\hdmi_inst|tmds_encoder_green|Add14~1_combout  $ (((!\hdmi_inst|tmds_encoder_green|Equal2~0_combout  & (!\hdmi_inst|tmds_encoder_green|XNOR~1_combout  $ (!\hdmi_inst|tmds_encoder_green|comb~0_combout ))))) ) )

	.dataa(!\hdmi_inst|tmds_encoder_green|Equal2~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_green|XNOR~1_combout ),
	.datac(!\hdmi_inst|tmds_encoder_green|Add14~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_green|comb~0_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add15~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add15~0 .lut_mask = 64'hD278D278F0F0F0F0;
defparam \hdmi_inst|tmds_encoder_green|Add15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N54
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add5~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add5~1_combout  = ( \hdmi_inst|tmds_encoder_green|Add3~0_combout  & ( \hdmi_inst|tmds_encoder_green|Add3~2_combout  & ( (\hdmi_inst|tmds_encoder_green|Add3~1_combout  & (g[5] & (g[6] & g[7]))) ) ) ) # ( 
// \hdmi_inst|tmds_encoder_green|Add3~0_combout  & ( !\hdmi_inst|tmds_encoder_green|Add3~2_combout  & ( (!\hdmi_inst|tmds_encoder_green|Add3~1_combout  & ((!g[5] & (g[6] & g[7])) # (g[5] & ((g[7]) # (g[6]))))) # (\hdmi_inst|tmds_encoder_green|Add3~1_combout  
// & (((g[7]) # (g[6])) # (g[5]))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_green|Add3~1_combout ),
	.datab(!g[5]),
	.datac(!g[6]),
	.datad(!g[7]),
	.datae(!\hdmi_inst|tmds_encoder_green|Add3~0_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_green|Add3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add5~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add5~1 .lut_mask = 64'h0000177F00000001;
defparam \hdmi_inst|tmds_encoder_green|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N51
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|XNOR~2 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|XNOR~2_combout  = ( !\hdmi_inst|tmds_encoder_green|XNOR~0_combout  & ( !\hdmi_inst|tmds_encoder_green|Add5~0_combout  $ (!\hdmi_inst|tmds_encoder_green|Add3~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_encoder_green|Add5~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_green|Add3~0_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|XNOR~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|XNOR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|XNOR~2 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|XNOR~2 .lut_mask = 64'h0FF00FF000000000;
defparam \hdmi_inst|tmds_encoder_green|XNOR~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N30
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add17~18 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add17~18_cout  = CARRY(( VCC ) + ( (!\hdmi_inst|tmds_encoder_green|comb~1_combout  & (\hdmi_inst|tmds_encoder_green|comb~0_combout )) # (\hdmi_inst|tmds_encoder_green|comb~1_combout  & 
// (((\hdmi_inst|tmds_encoder_green|XNOR~2_combout ) # (\hdmi_inst|tmds_encoder_green|Add5~1_combout )))) ) + ( !VCC ))

	.dataa(!\hdmi_inst|tmds_encoder_green|comb~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_green|comb~1_combout ),
	.datac(!\hdmi_inst|tmds_encoder_green|Add5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|XNOR~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hdmi_inst|tmds_encoder_green|Add17~18_cout ),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add17~18 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add17~18 .lut_mask = 64'h0000B8880000FFFF;
defparam \hdmi_inst|tmds_encoder_green|Add17~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N33
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add17~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add17~1_sumout  = SUM(( \hdmi_inst|tmds_encoder_green|balance_acc [0] ) + ( !\hdmi_inst|tmds_encoder_green|Add15~0_combout  $ (((!\hdmi_inst|tmds_encoder_green|comb~1_combout  & (\hdmi_inst|tmds_encoder_green|comb~0_combout 
// )) # (\hdmi_inst|tmds_encoder_green|comb~1_combout  & ((\hdmi_inst|tmds_encoder_green|XNOR~1_combout ))))) ) + ( \hdmi_inst|tmds_encoder_green|Add17~18_cout  ))
// \hdmi_inst|tmds_encoder_green|Add17~2  = CARRY(( \hdmi_inst|tmds_encoder_green|balance_acc [0] ) + ( !\hdmi_inst|tmds_encoder_green|Add15~0_combout  $ (((!\hdmi_inst|tmds_encoder_green|comb~1_combout  & (\hdmi_inst|tmds_encoder_green|comb~0_combout )) # 
// (\hdmi_inst|tmds_encoder_green|comb~1_combout  & ((\hdmi_inst|tmds_encoder_green|XNOR~1_combout ))))) ) + ( \hdmi_inst|tmds_encoder_green|Add17~18_cout  ))

	.dataa(!\hdmi_inst|tmds_encoder_green|comb~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_green|comb~1_combout ),
	.datac(!\hdmi_inst|tmds_encoder_green|Add15~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_green|balance_acc [0]),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|XNOR~1_combout ),
	.datag(gnd),
	.cin(\hdmi_inst|tmds_encoder_green|Add17~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_inst|tmds_encoder_green|Add17~1_sumout ),
	.cout(\hdmi_inst|tmds_encoder_green|Add17~2 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add17~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add17~1 .lut_mask = 64'h00004B78000000FF;
defparam \hdmi_inst|tmds_encoder_green|Add17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N36
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add17~9 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add17~9_sumout  = SUM(( \hdmi_inst|tmds_encoder_green|balance_acc [1] ) + ( !\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout  $ (!\hdmi_inst|tmds_encoder_green|Add14~2_combout  $ 
// (!\hdmi_inst|tmds_encoder_green|Add15~1_combout )) ) + ( \hdmi_inst|tmds_encoder_green|Add17~2  ))
// \hdmi_inst|tmds_encoder_green|Add17~10  = CARRY(( \hdmi_inst|tmds_encoder_green|balance_acc [1] ) + ( !\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout  $ (!\hdmi_inst|tmds_encoder_green|Add14~2_combout  $ 
// (!\hdmi_inst|tmds_encoder_green|Add15~1_combout )) ) + ( \hdmi_inst|tmds_encoder_green|Add17~2  ))

	.dataa(!\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_green|Add14~2_combout ),
	.datac(!\hdmi_inst|tmds_encoder_green|Add15~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_green|balance_acc [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_inst|tmds_encoder_green|Add17~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_inst|tmds_encoder_green|Add17~9_sumout ),
	.cout(\hdmi_inst|tmds_encoder_green|Add17~10 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add17~9 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add17~9 .lut_mask = 64'h00006969000000FF;
defparam \hdmi_inst|tmds_encoder_green|Add17~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N38
dffeas \hdmi_inst|tmds_encoder_green|balance_acc[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_green|Add17~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hdmi_inst|sync_inst|s.de~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_green|balance_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|balance_acc[1] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_green|balance_acc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N39
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add17~5 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add17~5_sumout  = SUM(( \hdmi_inst|tmds_encoder_green|balance_acc [2] ) + ( !\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout  $ (!\hdmi_inst|tmds_encoder_green|Add14~3_combout  $ 
// (((!\hdmi_inst|tmds_encoder_green|Add15~1_combout ) # (\hdmi_inst|tmds_encoder_green|Add14~2_combout )))) ) + ( \hdmi_inst|tmds_encoder_green|Add17~10  ))
// \hdmi_inst|tmds_encoder_green|Add17~6  = CARRY(( \hdmi_inst|tmds_encoder_green|balance_acc [2] ) + ( !\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout  $ (!\hdmi_inst|tmds_encoder_green|Add14~3_combout  $ 
// (((!\hdmi_inst|tmds_encoder_green|Add15~1_combout ) # (\hdmi_inst|tmds_encoder_green|Add14~2_combout )))) ) + ( \hdmi_inst|tmds_encoder_green|Add17~10  ))

	.dataa(!\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_green|Add14~2_combout ),
	.datac(!\hdmi_inst|tmds_encoder_green|Add14~3_combout ),
	.datad(!\hdmi_inst|tmds_encoder_green|balance_acc [2]),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|Add15~1_combout ),
	.datag(gnd),
	.cin(\hdmi_inst|tmds_encoder_green|Add17~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_inst|tmds_encoder_green|Add17~5_sumout ),
	.cout(\hdmi_inst|tmds_encoder_green|Add17~6 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add17~5 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add17~5 .lut_mask = 64'h00005A96000000FF;
defparam \hdmi_inst|tmds_encoder_green|Add17~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N41
dffeas \hdmi_inst|tmds_encoder_green|balance_acc[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_green|Add17~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hdmi_inst|sync_inst|s.de~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_green|balance_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|balance_acc[2] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_green|balance_acc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N43
dffeas \hdmi_inst|tmds_encoder_green|balance_acc[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_green|Add17~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hdmi_inst|sync_inst|s.de~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_green|balance_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|balance_acc[3] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_green|balance_acc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N12
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|comb~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|comb~1_combout  = ( \hdmi_inst|tmds_encoder_green|Equal1~1_combout  ) # ( !\hdmi_inst|tmds_encoder_green|Equal1~1_combout  & ( (!\hdmi_inst|tmds_encoder_green|balance_acc [0] & (!\hdmi_inst|tmds_encoder_green|balance_acc [2] 
// & (!\hdmi_inst|tmds_encoder_green|balance_acc [1] & !\hdmi_inst|tmds_encoder_green|balance_acc [3]))) ) )

	.dataa(!\hdmi_inst|tmds_encoder_green|balance_acc [0]),
	.datab(!\hdmi_inst|tmds_encoder_green|balance_acc [2]),
	.datac(!\hdmi_inst|tmds_encoder_green|balance_acc [1]),
	.datad(!\hdmi_inst|tmds_encoder_green|balance_acc [3]),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|comb~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|comb~1 .lut_mask = 64'h80008000FFFFFFFF;
defparam \hdmi_inst|tmds_encoder_green|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N35
dffeas \hdmi_inst|tmds_encoder_green|balance_acc[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_green|Add17~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hdmi_inst|sync_inst|s.de~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_green|balance_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|balance_acc[0] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_green|balance_acc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N15
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Equal2~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Equal2~0_combout  = ( !\hdmi_inst|tmds_encoder_green|balance_acc [2] & ( (!\hdmi_inst|tmds_encoder_green|balance_acc [0] & (!\hdmi_inst|tmds_encoder_green|balance_acc[3]~DUPLICATE_q  & 
// !\hdmi_inst|tmds_encoder_green|balance_acc [1])) ) )

	.dataa(!\hdmi_inst|tmds_encoder_green|balance_acc [0]),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_encoder_green|balance_acc[3]~DUPLICATE_q ),
	.datad(!\hdmi_inst|tmds_encoder_green|balance_acc [1]),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|balance_acc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Equal2~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Equal2~0 .lut_mask = 64'hA000A00000000000;
defparam \hdmi_inst|tmds_encoder_green|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N0
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|tmds_data[9]~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout  = ( \hdmi_inst|tmds_encoder_green|Add10~0_combout  & ( \hdmi_inst|tmds_encoder_green|Equal1~0_combout  & ( (!\hdmi_inst|tmds_encoder_green|Equal2~0_combout  & 
// ((!\hdmi_inst|tmds_encoder_green|Add14~0_combout  & ((\hdmi_inst|tmds_encoder_green|XNOR~1_combout ))) # (\hdmi_inst|tmds_encoder_green|Add14~0_combout  & (!\hdmi_inst|tmds_encoder_green|balance_acc[3]~DUPLICATE_q )))) # 
// (\hdmi_inst|tmds_encoder_green|Equal2~0_combout  & (((\hdmi_inst|tmds_encoder_green|XNOR~1_combout )))) ) ) ) # ( !\hdmi_inst|tmds_encoder_green|Add10~0_combout  & ( \hdmi_inst|tmds_encoder_green|Equal1~0_combout  & ( 
// (!\hdmi_inst|tmds_encoder_green|Equal2~0_combout  & ((!\hdmi_inst|tmds_encoder_green|Add14~0_combout  & (\hdmi_inst|tmds_encoder_green|balance_acc[3]~DUPLICATE_q )) # (\hdmi_inst|tmds_encoder_green|Add14~0_combout  & 
// ((\hdmi_inst|tmds_encoder_green|XNOR~1_combout ))))) # (\hdmi_inst|tmds_encoder_green|Equal2~0_combout  & (((\hdmi_inst|tmds_encoder_green|XNOR~1_combout )))) ) ) ) # ( \hdmi_inst|tmds_encoder_green|Add10~0_combout  & ( 
// !\hdmi_inst|tmds_encoder_green|Equal1~0_combout  & ( (!\hdmi_inst|tmds_encoder_green|Equal2~0_combout  & (!\hdmi_inst|tmds_encoder_green|balance_acc[3]~DUPLICATE_q )) # (\hdmi_inst|tmds_encoder_green|Equal2~0_combout  & 
// ((\hdmi_inst|tmds_encoder_green|XNOR~1_combout ))) ) ) ) # ( !\hdmi_inst|tmds_encoder_green|Add10~0_combout  & ( !\hdmi_inst|tmds_encoder_green|Equal1~0_combout  & ( (!\hdmi_inst|tmds_encoder_green|Equal2~0_combout  & 
// (!\hdmi_inst|tmds_encoder_green|balance_acc[3]~DUPLICATE_q  $ ((!\hdmi_inst|tmds_encoder_green|Add14~0_combout )))) # (\hdmi_inst|tmds_encoder_green|Equal2~0_combout  & (((\hdmi_inst|tmds_encoder_green|XNOR~1_combout )))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_green|Equal2~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_green|balance_acc[3]~DUPLICATE_q ),
	.datac(!\hdmi_inst|tmds_encoder_green|Add14~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_green|XNOR~1_combout ),
	.datae(!\hdmi_inst|tmds_encoder_green|Add10~0_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_green|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|tmds_data[9]~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|tmds_data[9]~0 .lut_mask = 64'h287D88DD207F08FD;
defparam \hdmi_inst|tmds_encoder_green|tmds_data[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N54
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add15~2 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add15~2_combout  = ( !\hdmi_inst|tmds_encoder_green|Add14~2_combout  & ( \hdmi_inst|tmds_encoder_green|Add14~1_combout  ) ) # ( !\hdmi_inst|tmds_encoder_green|Add14~2_combout  & ( 
// !\hdmi_inst|tmds_encoder_green|Add14~1_combout  & ( ((!\hdmi_inst|tmds_encoder_green|comb~0_combout  $ (\hdmi_inst|tmds_encoder_green|XNOR~1_combout )) # (\hdmi_inst|tmds_encoder_green|Equal1~1_combout )) # (\hdmi_inst|tmds_encoder_green|Equal2~0_combout 
// ) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_green|Equal2~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_green|Equal1~1_combout ),
	.datac(!\hdmi_inst|tmds_encoder_green|comb~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_green|XNOR~1_combout ),
	.datae(!\hdmi_inst|tmds_encoder_green|Add14~2_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_green|Add14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|Add15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add15~2 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add15~2 .lut_mask = 64'hF77F0000FFFF0000;
defparam \hdmi_inst|tmds_encoder_green|Add15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N42
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|Add17~13 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|Add17~13_sumout  = SUM(( \hdmi_inst|tmds_encoder_green|balance_acc [3] ) + ( !\hdmi_inst|tmds_encoder_green|Add14~4_combout  $ (!\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout  $ 
// (((!\hdmi_inst|tmds_encoder_green|Add15~2_combout ) # (\hdmi_inst|tmds_encoder_green|Add14~3_combout )))) ) + ( \hdmi_inst|tmds_encoder_green|Add17~6  ))

	.dataa(!\hdmi_inst|tmds_encoder_green|Add14~4_combout ),
	.datab(!\hdmi_inst|tmds_encoder_green|Add14~3_combout ),
	.datac(!\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_green|balance_acc [3]),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|Add15~2_combout ),
	.datag(gnd),
	.cin(\hdmi_inst|tmds_encoder_green|Add17~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_inst|tmds_encoder_green|Add17~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|Add17~13 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|Add17~13 .lut_mask = 64'h00005A96000000FF;
defparam \hdmi_inst|tmds_encoder_green|Add17~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N44
dffeas \hdmi_inst|tmds_encoder_green|balance_acc[3]~DUPLICATE (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_green|Add17~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hdmi_inst|sync_inst|s.de~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_green|balance_acc[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|balance_acc[3]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_green|balance_acc[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N21
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|comb~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|comb~0_combout  = ( \hdmi_inst|tmds_encoder_green|Add14~0_combout  & ( !\hdmi_inst|tmds_encoder_green|balance_acc[3]~DUPLICATE_q  ) ) # ( !\hdmi_inst|tmds_encoder_green|Add14~0_combout  & ( 
// !\hdmi_inst|tmds_encoder_green|Add10~0_combout  $ (!\hdmi_inst|tmds_encoder_green|balance_acc[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\hdmi_inst|tmds_encoder_green|Add10~0_combout ),
	.datac(!\hdmi_inst|tmds_encoder_green|balance_acc[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|Add14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|comb~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|comb~0 .lut_mask = 64'h3C3C3C3CF0F0F0F0;
defparam \hdmi_inst|tmds_encoder_green|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N24
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|out~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|out~0_combout  = ( \hdmi_inst|tmds_encoder_green|Equal1~1_combout  & ( \hdmi_inst|tmds_encoder_green|Equal2~0_combout  & ( ((\hdmi_inst|sync_inst|s.de~q  & \hdmi_inst|tmds_encoder_green|XNOR~1_combout )) # 
// (\hdmi_inst|tmds_encoder_red|out~0_combout ) ) ) ) # ( !\hdmi_inst|tmds_encoder_green|Equal1~1_combout  & ( \hdmi_inst|tmds_encoder_green|Equal2~0_combout  & ( ((\hdmi_inst|sync_inst|s.de~q  & \hdmi_inst|tmds_encoder_green|XNOR~1_combout )) # 
// (\hdmi_inst|tmds_encoder_red|out~0_combout ) ) ) ) # ( \hdmi_inst|tmds_encoder_green|Equal1~1_combout  & ( !\hdmi_inst|tmds_encoder_green|Equal2~0_combout  & ( ((\hdmi_inst|sync_inst|s.de~q  & \hdmi_inst|tmds_encoder_green|XNOR~1_combout )) # 
// (\hdmi_inst|tmds_encoder_red|out~0_combout ) ) ) ) # ( !\hdmi_inst|tmds_encoder_green|Equal1~1_combout  & ( !\hdmi_inst|tmds_encoder_green|Equal2~0_combout  & ( ((\hdmi_inst|tmds_encoder_green|comb~0_combout  & \hdmi_inst|sync_inst|s.de~q )) # 
// (\hdmi_inst|tmds_encoder_red|out~0_combout ) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_green|comb~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_red|out~0_combout ),
	.datac(!\hdmi_inst|sync_inst|s.de~q ),
	.datad(!\hdmi_inst|tmds_encoder_green|XNOR~1_combout ),
	.datae(!\hdmi_inst|tmds_encoder_green|Equal1~1_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_green|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|out~0 .lut_mask = 64'h3737333F333F333F;
defparam \hdmi_inst|tmds_encoder_green|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N36
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|out[9]~feeder (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|out[9]~feeder_combout  = ( \hdmi_inst|tmds_encoder_green|out~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|out[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out[9]~feeder .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|out[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \hdmi_inst|tmds_encoder_green|out[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N38
dffeas \hdmi_inst|tmds_encoder_green|out[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_green|out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_green|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out[9] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_green|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N51
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|out~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|out~1_combout  = ( \hdmi_inst|tmds_encoder_red|out~2_combout  & ( g[0] ) ) # ( !\hdmi_inst|tmds_encoder_red|out~2_combout  & ( g[0] & ( (\hdmi_inst|sync_inst|s.de~q  & (!\hdmi_inst|tmds_encoder_green|XNOR~1_combout  $ (!g[1] 
// $ (!\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout )))) ) ) ) # ( \hdmi_inst|tmds_encoder_red|out~2_combout  & ( !g[0] ) ) # ( !\hdmi_inst|tmds_encoder_red|out~2_combout  & ( !g[0] & ( (\hdmi_inst|sync_inst|s.de~q  & 
// (!\hdmi_inst|tmds_encoder_green|XNOR~1_combout  $ (!g[1] $ (\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout )))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_green|XNOR~1_combout ),
	.datab(!\hdmi_inst|sync_inst|s.de~q ),
	.datac(!g[1]),
	.datad(!\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout ),
	.datae(!\hdmi_inst|tmds_encoder_red|out~2_combout ),
	.dataf(!g[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|out~1 .lut_mask = 64'h1221FFFF2112FFFF;
defparam \hdmi_inst|tmds_encoder_green|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N21
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|out[1]~feeder (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|out[1]~feeder_combout  = ( \hdmi_inst|tmds_encoder_green|out~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out[1]~feeder .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \hdmi_inst|tmds_encoder_green|out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N23
dffeas \hdmi_inst|tmds_encoder_green|out[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_green|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_green|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out[1] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_green|out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N18
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|out~2 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|out~2_combout  = ( \hdmi_inst|tmds_encoder_green|Add3~1_combout  & ( \hdmi_inst|sync_inst|s.de~q  & ( (!\hdmi_inst|tmds_encoder_green|XNOR~1_combout  $ (!\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout  $ (!g[5]))) # 
// (\hdmi_inst|tmds_encoder_red|out~2_combout ) ) ) ) # ( !\hdmi_inst|tmds_encoder_green|Add3~1_combout  & ( \hdmi_inst|sync_inst|s.de~q  & ( (!\hdmi_inst|tmds_encoder_green|XNOR~1_combout  $ (!\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout  $ (g[5]))) 
// # (\hdmi_inst|tmds_encoder_red|out~2_combout ) ) ) ) # ( \hdmi_inst|tmds_encoder_green|Add3~1_combout  & ( !\hdmi_inst|sync_inst|s.de~q  & ( \hdmi_inst|tmds_encoder_red|out~2_combout  ) ) ) # ( !\hdmi_inst|tmds_encoder_green|Add3~1_combout  & ( 
// !\hdmi_inst|sync_inst|s.de~q  & ( \hdmi_inst|tmds_encoder_red|out~2_combout  ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|out~2_combout ),
	.datab(!\hdmi_inst|tmds_encoder_green|XNOR~1_combout ),
	.datac(!\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout ),
	.datad(!g[5]),
	.datae(!\hdmi_inst|tmds_encoder_green|Add3~1_combout ),
	.dataf(!\hdmi_inst|sync_inst|s.de~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out~2 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|out~2 .lut_mask = 64'h555555557DD7D77D;
defparam \hdmi_inst|tmds_encoder_green|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N42
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|out[5]~feeder (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|out[5]~feeder_combout  = ( \hdmi_inst|tmds_encoder_green|out~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|out~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out[5]~feeder .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \hdmi_inst|tmds_encoder_green|out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N44
dffeas \hdmi_inst|tmds_encoder_green|out[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_green|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_green|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out[5] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_green|out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N0
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|out~4 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|out~4_combout  = ( \hdmi_inst|tmds_encoder_green|q_m[7]~1_combout  & ( ((\hdmi_inst|sync_inst|s.de~q  & !\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout )) # (\hdmi_inst|tmds_encoder_red|out~2_combout ) ) ) # ( 
// !\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout  & ( ((\hdmi_inst|sync_inst|s.de~q  & \hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout )) # (\hdmi_inst|tmds_encoder_red|out~2_combout ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|out~2_combout ),
	.datab(!\hdmi_inst|sync_inst|s.de~q ),
	.datac(!\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|q_m[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out~4 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|out~4 .lut_mask = 64'h5757575775757575;
defparam \hdmi_inst|tmds_encoder_green|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N56
dffeas \hdmi_inst|tmds_encoder_green|out[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|tmds_encoder_green|out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_green|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out[7] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_green|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y1_N45
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|out~3 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|out~3_combout  = ( \hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout  & ( \hdmi_inst|tmds_encoder_green|XNOR~1_combout  & ( ((\hdmi_inst|tmds_encoder_green|Add0~0_combout  & \hdmi_inst|sync_inst|s.de~q )) # 
// (\hdmi_inst|tmds_encoder_red|out~2_combout ) ) ) ) # ( !\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout  & ( \hdmi_inst|tmds_encoder_green|XNOR~1_combout  & ( ((!\hdmi_inst|tmds_encoder_green|Add0~0_combout  & \hdmi_inst|sync_inst|s.de~q )) # 
// (\hdmi_inst|tmds_encoder_red|out~2_combout ) ) ) ) # ( \hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout  & ( !\hdmi_inst|tmds_encoder_green|XNOR~1_combout  & ( ((!\hdmi_inst|tmds_encoder_green|Add0~0_combout  & \hdmi_inst|sync_inst|s.de~q )) # 
// (\hdmi_inst|tmds_encoder_red|out~2_combout ) ) ) ) # ( !\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout  & ( !\hdmi_inst|tmds_encoder_green|XNOR~1_combout  & ( ((\hdmi_inst|tmds_encoder_green|Add0~0_combout  & \hdmi_inst|sync_inst|s.de~q )) # 
// (\hdmi_inst|tmds_encoder_red|out~2_combout ) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|out~2_combout ),
	.datab(!\hdmi_inst|tmds_encoder_green|Add0~0_combout ),
	.datac(!\hdmi_inst|sync_inst|s.de~q ),
	.datad(gnd),
	.datae(!\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_green|XNOR~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out~3 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|out~3 .lut_mask = 64'h57575D5D5D5D5757;
defparam \hdmi_inst|tmds_encoder_green|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N12
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|out[3]~feeder (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|out[3]~feeder_combout  = ( \hdmi_inst|tmds_encoder_green|out~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|out~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out[3]~feeder .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \hdmi_inst|tmds_encoder_green|out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N14
dffeas \hdmi_inst|tmds_encoder_green|out[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_green|out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_green|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out[3] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_green|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N30
cyclonev_lcell_comb \hdmi_inst|tmds_serial_green|Mux3~0 (
// Equation(s):
// \hdmi_inst|tmds_serial_green|Mux3~0_combout  = ( \hdmi_inst|tmds_encoder_green|out [7] & ( \hdmi_inst|tmds_encoder_green|out [3] & ( ((!\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & (\hdmi_inst|tmds_encoder_green|out [1])) # 
// (\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & ((\hdmi_inst|tmds_encoder_green|out [5])))) # (\hdmi_inst|tmds_serial_blue|i [1]) ) ) ) # ( !\hdmi_inst|tmds_encoder_green|out [7] & ( \hdmi_inst|tmds_encoder_green|out [3] & ( 
// (!\hdmi_inst|tmds_serial_blue|i [1] & ((!\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & (\hdmi_inst|tmds_encoder_green|out [1])) # (\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & ((\hdmi_inst|tmds_encoder_green|out [5]))))) # 
// (\hdmi_inst|tmds_serial_blue|i [1] & (!\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q )) ) ) ) # ( \hdmi_inst|tmds_encoder_green|out [7] & ( !\hdmi_inst|tmds_encoder_green|out [3] & ( (!\hdmi_inst|tmds_serial_blue|i [1] & 
// ((!\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & (\hdmi_inst|tmds_encoder_green|out [1])) # (\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & ((\hdmi_inst|tmds_encoder_green|out [5]))))) # (\hdmi_inst|tmds_serial_blue|i [1] & 
// (\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q )) ) ) ) # ( !\hdmi_inst|tmds_encoder_green|out [7] & ( !\hdmi_inst|tmds_encoder_green|out [3] & ( (!\hdmi_inst|tmds_serial_blue|i [1] & ((!\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & 
// (\hdmi_inst|tmds_encoder_green|out [1])) # (\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & ((\hdmi_inst|tmds_encoder_green|out [5]))))) ) ) )

	.dataa(!\hdmi_inst|tmds_serial_blue|i [1]),
	.datab(!\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q ),
	.datac(!\hdmi_inst|tmds_encoder_green|out [1]),
	.datad(!\hdmi_inst|tmds_encoder_green|out [5]),
	.datae(!\hdmi_inst|tmds_encoder_green|out [7]),
	.dataf(!\hdmi_inst|tmds_encoder_green|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_serial_green|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_green|Mux3~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_serial_green|Mux3~0 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \hdmi_inst|tmds_serial_green|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N18
cyclonev_lcell_comb \hdmi_inst|tmds_serial_green|Mux3~1 (
// Equation(s):
// \hdmi_inst|tmds_serial_green|Mux3~1_combout  = ( \hdmi_inst|tmds_encoder_green|out [9] & ( \hdmi_inst|tmds_serial_green|Mux3~0_combout  ) ) # ( !\hdmi_inst|tmds_encoder_green|out [9] & ( \hdmi_inst|tmds_serial_green|Mux3~0_combout  & ( 
// !\hdmi_inst|tmds_serial_blue|i [3] ) ) ) # ( \hdmi_inst|tmds_encoder_green|out [9] & ( !\hdmi_inst|tmds_serial_green|Mux3~0_combout  & ( \hdmi_inst|tmds_serial_blue|i [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_serial_blue|i [3]),
	.datad(gnd),
	.datae(!\hdmi_inst|tmds_encoder_green|out [9]),
	.dataf(!\hdmi_inst|tmds_serial_green|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_serial_green|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_green|Mux3~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_serial_green|Mux3~1 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \hdmi_inst|tmds_serial_green|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N57
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|out~7 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|out~7_combout  = ( \hdmi_inst|tmds_encoder_red|out~0_combout  ) # ( !\hdmi_inst|tmds_encoder_red|out~0_combout  & ( (\hdmi_inst|sync_inst|s.de~q  & (!\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout  $ 
// (!\hdmi_inst|tmds_encoder_green|Add3~1_combout ))) ) )

	.dataa(!\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout ),
	.datab(!\hdmi_inst|sync_inst|s.de~q ),
	.datac(!\hdmi_inst|tmds_encoder_green|Add3~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out~7 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|out~7 .lut_mask = 64'h12121212FFFFFFFF;
defparam \hdmi_inst|tmds_encoder_green|out~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N45
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|out[4]~feeder (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|out[4]~feeder_combout  = ( \hdmi_inst|tmds_encoder_green|out~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|out~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out[4]~feeder .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \hdmi_inst|tmds_encoder_green|out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N47
dffeas \hdmi_inst|tmds_encoder_green|out[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_green|out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_green|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out[4] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_green|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N0
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|out~6 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|out~6_combout  = ( \hdmi_inst|sync_inst|s.vh[0]~1_combout  & ( (!\hdmi_inst|sync_inst|s.de~q  & (((\hdmi_inst|sync_inst|s.vh[1]~5_combout )))) # (\hdmi_inst|sync_inst|s.de~q  & 
// (!\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout  $ ((!g[0])))) ) ) # ( !\hdmi_inst|sync_inst|s.vh[0]~1_combout  & ( (!\hdmi_inst|sync_inst|s.de~q  & (((!\hdmi_inst|sync_inst|s.vh[1]~5_combout )))) # (\hdmi_inst|sync_inst|s.de~q  & 
// (!\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout  $ ((!g[0])))) ) )

	.dataa(!\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout ),
	.datab(!g[0]),
	.datac(!\hdmi_inst|sync_inst|s.vh[1]~5_combout ),
	.datad(!\hdmi_inst|sync_inst|s.de~q ),
	.datae(gnd),
	.dataf(!\hdmi_inst|sync_inst|s.vh[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out~6 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|out~6 .lut_mask = 64'hF066F0660F660F66;
defparam \hdmi_inst|tmds_encoder_green|out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N15
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|out[0]~feeder (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|out[0]~feeder_combout  = ( \hdmi_inst|tmds_encoder_green|out~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|out~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out[0]~feeder .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \hdmi_inst|tmds_encoder_green|out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N17
dffeas \hdmi_inst|tmds_encoder_green|out[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_green|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_green|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out[0] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_green|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N27
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|out~9 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|out~9_combout  = ( \hdmi_inst|tmds_encoder_red|out~0_combout  & ( \hdmi_inst|sync_inst|s.de~q  ) ) # ( !\hdmi_inst|tmds_encoder_red|out~0_combout  & ( \hdmi_inst|sync_inst|s.de~q  & ( !g[6] $ 
// (!\hdmi_inst|tmds_encoder_green|Add3~1_combout  $ (!g[5] $ (!\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout ))) ) ) ) # ( \hdmi_inst|tmds_encoder_red|out~0_combout  & ( !\hdmi_inst|sync_inst|s.de~q  ) )

	.dataa(!g[6]),
	.datab(!\hdmi_inst|tmds_encoder_green|Add3~1_combout ),
	.datac(!g[5]),
	.datad(!\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout ),
	.datae(!\hdmi_inst|tmds_encoder_red|out~0_combout ),
	.dataf(!\hdmi_inst|sync_inst|s.de~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out~9 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|out~9 .lut_mask = 64'h0000FFFF6996FFFF;
defparam \hdmi_inst|tmds_encoder_green|out~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N54
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|out[6]~feeder (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|out[6]~feeder_combout  = ( \hdmi_inst|tmds_encoder_green|out~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|out~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out[6]~feeder .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \hdmi_inst|tmds_encoder_green|out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N56
dffeas \hdmi_inst|tmds_encoder_green|out[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_green|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_green|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out[6] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_green|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N18
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|out~8 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|out~8_combout  = ( \hdmi_inst|sync_inst|s.de~q  & ( \hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout  & ( (!g[0] $ (!g[2] $ (!g[1]))) # (\hdmi_inst|tmds_encoder_red|out~0_combout ) ) ) ) # ( !\hdmi_inst|sync_inst|s.de~q  
// & ( \hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout  & ( \hdmi_inst|tmds_encoder_red|out~0_combout  ) ) ) # ( \hdmi_inst|sync_inst|s.de~q  & ( !\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout  & ( (!g[0] $ (!g[2] $ (g[1]))) # 
// (\hdmi_inst|tmds_encoder_red|out~0_combout ) ) ) ) # ( !\hdmi_inst|sync_inst|s.de~q  & ( !\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout  & ( \hdmi_inst|tmds_encoder_red|out~0_combout  ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|out~0_combout ),
	.datab(!g[0]),
	.datac(!g[2]),
	.datad(!g[1]),
	.datae(!\hdmi_inst|sync_inst|s.de~q ),
	.dataf(!\hdmi_inst|tmds_encoder_green|tmds_data[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out~8 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|out~8 .lut_mask = 64'h55557DD75555D77D;
defparam \hdmi_inst|tmds_encoder_green|out~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N48
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|out[2]~feeder (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|out[2]~feeder_combout  = ( \hdmi_inst|tmds_encoder_green|out~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|out~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out[2]~feeder .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \hdmi_inst|tmds_encoder_green|out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N50
dffeas \hdmi_inst|tmds_encoder_green|out[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_green|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_green|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out[2] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_green|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N3
cyclonev_lcell_comb \hdmi_inst|tmds_serial_green|Mux2~0 (
// Equation(s):
// \hdmi_inst|tmds_serial_green|Mux2~0_combout  = ( \hdmi_inst|tmds_encoder_green|out [6] & ( \hdmi_inst|tmds_encoder_green|out [2] & ( ((!\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & ((\hdmi_inst|tmds_encoder_green|out [0]))) # 
// (\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & (\hdmi_inst|tmds_encoder_green|out [4]))) # (\hdmi_inst|tmds_serial_blue|i [1]) ) ) ) # ( !\hdmi_inst|tmds_encoder_green|out [6] & ( \hdmi_inst|tmds_encoder_green|out [2] & ( 
// (!\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & (((\hdmi_inst|tmds_serial_blue|i [1]) # (\hdmi_inst|tmds_encoder_green|out [0])))) # (\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & (\hdmi_inst|tmds_encoder_green|out [4] & 
// ((!\hdmi_inst|tmds_serial_blue|i [1])))) ) ) ) # ( \hdmi_inst|tmds_encoder_green|out [6] & ( !\hdmi_inst|tmds_encoder_green|out [2] & ( (!\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & (((\hdmi_inst|tmds_encoder_green|out [0] & 
// !\hdmi_inst|tmds_serial_blue|i [1])))) # (\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & (((\hdmi_inst|tmds_serial_blue|i [1])) # (\hdmi_inst|tmds_encoder_green|out [4]))) ) ) ) # ( !\hdmi_inst|tmds_encoder_green|out [6] & ( 
// !\hdmi_inst|tmds_encoder_green|out [2] & ( (!\hdmi_inst|tmds_serial_blue|i [1] & ((!\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & ((\hdmi_inst|tmds_encoder_green|out [0]))) # (\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & 
// (\hdmi_inst|tmds_encoder_green|out [4])))) ) ) )

	.dataa(!\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q ),
	.datab(!\hdmi_inst|tmds_encoder_green|out [4]),
	.datac(!\hdmi_inst|tmds_encoder_green|out [0]),
	.datad(!\hdmi_inst|tmds_serial_blue|i [1]),
	.datae(!\hdmi_inst|tmds_encoder_green|out [6]),
	.dataf(!\hdmi_inst|tmds_encoder_green|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_serial_green|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_green|Mux2~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_serial_green|Mux2~0 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \hdmi_inst|tmds_serial_green|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N57
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|out~5 (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|out~5_combout  = ( \hdmi_inst|tmds_encoder_green|XNOR~1_combout  & ( \hdmi_inst|tmds_encoder_red|out~0_combout  ) ) # ( !\hdmi_inst|tmds_encoder_green|XNOR~1_combout  & ( (\hdmi_inst|sync_inst|s.de~q ) # 
// (\hdmi_inst|tmds_encoder_red|out~0_combout ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|out~0_combout ),
	.datab(gnd),
	.datac(!\hdmi_inst|sync_inst|s.de~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|XNOR~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out~5 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|out~5 .lut_mask = 64'h5F5F5F5F55555555;
defparam \hdmi_inst|tmds_encoder_green|out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N9
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_green|out[8]~feeder (
// Equation(s):
// \hdmi_inst|tmds_encoder_green|out[8]~feeder_combout  = ( \hdmi_inst|tmds_encoder_green|out~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_green|out~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_green|out[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out[8]~feeder .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_green|out[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \hdmi_inst|tmds_encoder_green|out[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y1_N11
dffeas \hdmi_inst|tmds_encoder_green|out[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_green|out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_green|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_green|out[8] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_green|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N30
cyclonev_lcell_comb \hdmi_inst|tmds_serial_green|Mux2~1 (
// Equation(s):
// \hdmi_inst|tmds_serial_green|Mux2~1_combout  = ( \hdmi_inst|tmds_serial_green|Mux2~0_combout  & ( \hdmi_inst|tmds_encoder_green|out [8] ) ) # ( !\hdmi_inst|tmds_serial_green|Mux2~0_combout  & ( \hdmi_inst|tmds_encoder_green|out [8] & ( 
// \hdmi_inst|tmds_serial_blue|i [3] ) ) ) # ( \hdmi_inst|tmds_serial_green|Mux2~0_combout  & ( !\hdmi_inst|tmds_encoder_green|out [8] & ( !\hdmi_inst|tmds_serial_blue|i [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_serial_blue|i [3]),
	.datad(gnd),
	.datae(!\hdmi_inst|tmds_serial_green|Mux2~0_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_green|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_serial_green|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_green|Mux2~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_serial_green|Mux2~1 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \hdmi_inst|tmds_serial_green|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X18_Y0_N27
cyclonev_ddio_out \hdmi_inst|tmds_serial_green|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] (
	.datainlo(!\hdmi_inst|tmds_serial_green|Mux3~1_combout ),
	.datainhi(!\hdmi_inst|tmds_serial_green|Mux2~1_combout ),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hdmi_inst|tmds_serial_green|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_green|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .async_mode = "none";
defparam \hdmi_inst|tmds_serial_green|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .half_rate_mode = "false";
defparam \hdmi_inst|tmds_serial_green|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .power_up = "low";
defparam \hdmi_inst|tmds_serial_green|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .sync_mode = "none";
defparam \hdmi_inst|tmds_serial_green|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X12_Y0_N27
cyclonev_ddio_out \hdmi_inst|tmds_serial_green|ddio_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] (
	.datainlo(\hdmi_inst|tmds_serial_green|Mux3~1_combout ),
	.datainhi(\hdmi_inst|tmds_serial_green|Mux2~1_combout ),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hdmi_inst|tmds_serial_green|ddio_inst|ALTDDIO_OUT_component|auto_generated|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_green|ddio_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .async_mode = "none";
defparam \hdmi_inst|tmds_serial_green|ddio_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .half_rate_mode = "false";
defparam \hdmi_inst|tmds_serial_green|ddio_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .power_up = "low";
defparam \hdmi_inst|tmds_serial_green|ddio_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .sync_mode = "none";
defparam \hdmi_inst|tmds_serial_green|ddio_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: M10K_X20_Y6_N0
cyclonev_ram_block \fb_mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\fb_mem~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!state[0]),
	.clk0(\pll_inst|pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.clk1(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.ena0(\fb_mem~0_combout ),
	.ena1(\r[0]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [7],\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [6],\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [5],\u0|hps_0|fpga_interfaces|f2h_sdram0_READDATA [4]}),
	.portaaddr({np[9],np[8],np[7],np[6],np[5],np[4],np[3],np[2],np[1],np[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\Add0~41_sumout ,\Add0~37_sumout ,\x~1_combout ,\x~2_combout ,\Add0~5_sumout ,\Add0~1_sumout ,\x~0_combout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb_mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .clk1_output_clock_enable = "ena1";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .init_file = "db/fb_top.ram0_fb_top_d394e715.hdl.mif";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:fb_mem_rtl_0|altsyncram_m9p1:auto_generated|ALTSYNCRAM";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 10;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 10;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \fb_mem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N27
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add3~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add3~0_combout  = ( b[1] & ( (!b[3] & (b[2] & (b[0] & b[4]))) # (b[3] & ((!b[2] & (b[0] & b[4])) # (b[2] & ((b[4]) # (b[0]))))) ) ) # ( !b[1] & ( (b[3] & (b[2] & (b[0] & b[4]))) ) )

	.dataa(!b[3]),
	.datab(!b[2]),
	.datac(!b[0]),
	.datad(!b[4]),
	.datae(gnd),
	.dataf(!b[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add3~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add3~0 .lut_mask = 64'h0001000101170117;
defparam \hdmi_inst|tmds_encoder_blue|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N39
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add3~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add3~1_combout  = ( b[3] & ( !b[4] $ (!b[0] $ (!b[1] $ (b[2]))) ) ) # ( !b[3] & ( !b[4] $ (!b[0] $ (!b[1] $ (!b[2]))) ) )

	.dataa(!b[4]),
	.datab(!b[0]),
	.datac(!b[1]),
	.datad(!b[2]),
	.datae(gnd),
	.dataf(!b[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add3~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add3~1 .lut_mask = 64'h6996699696699669;
defparam \hdmi_inst|tmds_encoder_blue|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N36
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add3~2 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add3~2_combout  = ( b[1] & ( (!b[4] & ((!b[0] & (!b[3] & !b[2])) # (b[0] & (b[3] & b[2])))) # (b[4] & ((!b[0] & (b[3] & b[2])) # (b[0] & ((b[2]) # (b[3]))))) ) ) # ( !b[1] & ( (!b[4] & ((!b[0] & ((!b[3]) # (!b[2]))) # (b[0] & 
// (!b[3] & !b[2])))) # (b[4] & ((!b[0] & (!b[3] & !b[2])) # (b[0] & (b[3] & b[2])))) ) )

	.dataa(!b[4]),
	.datab(!b[0]),
	.datac(!b[3]),
	.datad(!b[2]),
	.datae(gnd),
	.dataf(!b[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add3~2 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add3~2 .lut_mask = 64'hE881E88181178117;
defparam \hdmi_inst|tmds_encoder_blue|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N51
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|XNOR~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|XNOR~0_combout  = ( \hdmi_inst|tmds_encoder_blue|Add3~2_combout  & ( b[0] & ( (!b[5] & (!\hdmi_inst|tmds_encoder_blue|Add3~1_combout  & (!b[7] & !b[6]))) # (b[5] & (\hdmi_inst|tmds_encoder_blue|Add3~1_combout  & (b[7] & 
// b[6]))) ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|Add3~2_combout  & ( b[0] & ( (!b[5] & ((!\hdmi_inst|tmds_encoder_blue|Add3~1_combout  & (b[7] & b[6])) # (\hdmi_inst|tmds_encoder_blue|Add3~1_combout  & (!b[7] $ (!b[6]))))) # (b[5] & 
// ((!\hdmi_inst|tmds_encoder_blue|Add3~1_combout  & (!b[7] $ (!b[6]))) # (\hdmi_inst|tmds_encoder_blue|Add3~1_combout  & (!b[7] & !b[6])))) ) ) )

	.dataa(!b[5]),
	.datab(!\hdmi_inst|tmds_encoder_blue|Add3~1_combout ),
	.datac(!b[7]),
	.datad(!b[6]),
	.datae(!\hdmi_inst|tmds_encoder_blue|Add3~2_combout ),
	.dataf(!b[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|XNOR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|XNOR~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|XNOR~0 .lut_mask = 64'h0000000016688001;
defparam \hdmi_inst|tmds_encoder_blue|XNOR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N57
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add5~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add5~0_combout  = ( b[5] & ( (!b[6] & (!\hdmi_inst|tmds_encoder_blue|Add3~2_combout  & ((\hdmi_inst|tmds_encoder_blue|Add3~1_combout ) # (b[7])))) # (b[6] & ((!\hdmi_inst|tmds_encoder_blue|Add3~2_combout ) # ((b[7] & 
// \hdmi_inst|tmds_encoder_blue|Add3~1_combout )))) ) ) # ( !b[5] & ( (!\hdmi_inst|tmds_encoder_blue|Add3~2_combout  & ((!b[6] & (b[7] & \hdmi_inst|tmds_encoder_blue|Add3~1_combout )) # (b[6] & ((\hdmi_inst|tmds_encoder_blue|Add3~1_combout ) # (b[7]))))) ) )

	.dataa(!b[6]),
	.datab(!b[7]),
	.datac(!\hdmi_inst|tmds_encoder_blue|Add3~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_blue|Add3~2_combout ),
	.datae(gnd),
	.dataf(!b[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add5~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add5~0 .lut_mask = 64'h170017007F017F01;
defparam \hdmi_inst|tmds_encoder_blue|Add5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N9
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|XNOR~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|XNOR~1_combout  = (!\hdmi_inst|tmds_encoder_blue|Add3~0_combout  & (!\hdmi_inst|tmds_encoder_blue|XNOR~0_combout  & \hdmi_inst|tmds_encoder_blue|Add5~0_combout )) # (\hdmi_inst|tmds_encoder_blue|Add3~0_combout  & 
// ((!\hdmi_inst|tmds_encoder_blue|XNOR~0_combout ) # (\hdmi_inst|tmds_encoder_blue|Add5~0_combout )))

	.dataa(!\hdmi_inst|tmds_encoder_blue|Add3~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_blue|XNOR~0_combout ),
	.datac(!\hdmi_inst|tmds_encoder_blue|Add5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|XNOR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|XNOR~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|XNOR~1 .lut_mask = 64'h4D4D4D4D4D4D4D4D;
defparam \hdmi_inst|tmds_encoder_blue|XNOR~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N0
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|q_m[7]~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|q_m[7]~0_combout  = ( b[7] & ( !\hdmi_inst|tmds_encoder_blue|Add3~1_combout  $ (!b[5] $ (!b[6])) ) ) # ( !b[7] & ( !\hdmi_inst|tmds_encoder_blue|Add3~1_combout  $ (!b[5] $ (b[6])) ) )

	.dataa(gnd),
	.datab(!\hdmi_inst|tmds_encoder_blue|Add3~1_combout ),
	.datac(!b[5]),
	.datad(!b[6]),
	.datae(gnd),
	.dataf(!b[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|q_m[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|q_m[7]~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|q_m[7]~0 .lut_mask = 64'h3CC33CC3C33CC33C;
defparam \hdmi_inst|tmds_encoder_blue|q_m[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N3
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|q_m[7]~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout  = ( \hdmi_inst|tmds_encoder_blue|q_m[7]~0_combout  & ( (!\hdmi_inst|tmds_encoder_blue|XNOR~0_combout  & (!\hdmi_inst|tmds_encoder_blue|Add5~0_combout  & !\hdmi_inst|tmds_encoder_blue|Add3~0_combout )) # 
// (\hdmi_inst|tmds_encoder_blue|XNOR~0_combout  & ((!\hdmi_inst|tmds_encoder_blue|Add5~0_combout ) # (!\hdmi_inst|tmds_encoder_blue|Add3~0_combout ))) ) ) # ( !\hdmi_inst|tmds_encoder_blue|q_m[7]~0_combout  & ( (!\hdmi_inst|tmds_encoder_blue|XNOR~0_combout  
// & ((\hdmi_inst|tmds_encoder_blue|Add3~0_combout ) # (\hdmi_inst|tmds_encoder_blue|Add5~0_combout ))) # (\hdmi_inst|tmds_encoder_blue|XNOR~0_combout  & (\hdmi_inst|tmds_encoder_blue|Add5~0_combout  & \hdmi_inst|tmds_encoder_blue|Add3~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hdmi_inst|tmds_encoder_blue|XNOR~0_combout ),
	.datac(!\hdmi_inst|tmds_encoder_blue|Add5~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_blue|Add3~0_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_blue|q_m[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|q_m[7]~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|q_m[7]~1 .lut_mask = 64'h0CCF0CCFF330F330;
defparam \hdmi_inst|tmds_encoder_blue|q_m[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N6
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add8~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add8~0_combout  = !b[0] $ (!b[2])

	.dataa(gnd),
	.datab(!b[0]),
	.datac(gnd),
	.datad(!b[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add8~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add8~0 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \hdmi_inst|tmds_encoder_blue|Add8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N6
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add10~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add10~1_combout  = ( \hdmi_inst|tmds_encoder_blue|Add8~0_combout  & ( !b[4] ) ) # ( !\hdmi_inst|tmds_encoder_blue|Add8~0_combout  & ( b[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!b[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_blue|Add8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add10~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add10~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \hdmi_inst|tmds_encoder_blue|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N54
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add11~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add11~1_combout  = ( \hdmi_inst|tmds_encoder_blue|XNOR~0_combout  & ( \hdmi_inst|tmds_encoder_blue|Add5~0_combout  & ( (!\hdmi_inst|tmds_encoder_blue|Add3~0_combout  & (!b[6] & (!\hdmi_inst|tmds_encoder_blue|Add3~1_combout  $ 
// (!b[5])))) # (\hdmi_inst|tmds_encoder_blue|Add3~0_combout  & (b[6] & (!\hdmi_inst|tmds_encoder_blue|Add3~1_combout  $ (b[5])))) ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|XNOR~0_combout  & ( \hdmi_inst|tmds_encoder_blue|Add5~0_combout  & ( (b[6] & 
// (!\hdmi_inst|tmds_encoder_blue|Add3~1_combout  $ (b[5]))) ) ) ) # ( \hdmi_inst|tmds_encoder_blue|XNOR~0_combout  & ( !\hdmi_inst|tmds_encoder_blue|Add5~0_combout  & ( (!b[6] & (!\hdmi_inst|tmds_encoder_blue|Add3~1_combout  $ (!b[5]))) ) ) ) # ( 
// !\hdmi_inst|tmds_encoder_blue|XNOR~0_combout  & ( !\hdmi_inst|tmds_encoder_blue|Add5~0_combout  & ( (!\hdmi_inst|tmds_encoder_blue|Add3~0_combout  & (!b[6] & (!\hdmi_inst|tmds_encoder_blue|Add3~1_combout  $ (!b[5])))) # 
// (\hdmi_inst|tmds_encoder_blue|Add3~0_combout  & (b[6] & (!\hdmi_inst|tmds_encoder_blue|Add3~1_combout  $ (b[5])))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|Add3~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_blue|Add3~1_combout ),
	.datac(!b[6]),
	.datad(!b[5]),
	.datae(!\hdmi_inst|tmds_encoder_blue|XNOR~0_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_blue|Add5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add11~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add11~1 .lut_mask = 64'h248130C00C032481;
defparam \hdmi_inst|tmds_encoder_blue|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N54
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add0~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add0~0_combout  = ( b[1] & ( !b[2] $ (!b[3] $ (!b[0])) ) ) # ( !b[1] & ( !b[2] $ (!b[3] $ (b[0])) ) )

	.dataa(gnd),
	.datab(!b[2]),
	.datac(!b[3]),
	.datad(!b[0]),
	.datae(gnd),
	.dataf(!b[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add0~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add0~0 .lut_mask = 64'h3CC33CC3C33CC33C;
defparam \hdmi_inst|tmds_encoder_blue|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add10~2 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add10~2_combout  = ( \hdmi_inst|tmds_encoder_blue|Add0~0_combout  & ( \hdmi_inst|tmds_encoder_blue|Add5~0_combout  & ( (!\hdmi_inst|tmds_encoder_blue|Add8~0_combout  & (!b[4])) # (\hdmi_inst|tmds_encoder_blue|Add8~0_combout  & 
// (((\hdmi_inst|tmds_encoder_blue|XNOR~0_combout  & !\hdmi_inst|tmds_encoder_blue|Add3~0_combout )))) ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|Add0~0_combout  & ( \hdmi_inst|tmds_encoder_blue|Add5~0_combout  & ( (!\hdmi_inst|tmds_encoder_blue|Add8~0_combout  
// & (((!\hdmi_inst|tmds_encoder_blue|XNOR~0_combout ) # (\hdmi_inst|tmds_encoder_blue|Add3~0_combout )))) # (\hdmi_inst|tmds_encoder_blue|Add8~0_combout  & (b[4])) ) ) ) # ( \hdmi_inst|tmds_encoder_blue|Add0~0_combout  & ( 
// !\hdmi_inst|tmds_encoder_blue|Add5~0_combout  & ( (!\hdmi_inst|tmds_encoder_blue|Add8~0_combout  & (!b[4])) # (\hdmi_inst|tmds_encoder_blue|Add8~0_combout  & (((!\hdmi_inst|tmds_encoder_blue|Add3~0_combout ) # (\hdmi_inst|tmds_encoder_blue|XNOR~0_combout 
// )))) ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|Add0~0_combout  & ( !\hdmi_inst|tmds_encoder_blue|Add5~0_combout  & ( (!\hdmi_inst|tmds_encoder_blue|Add8~0_combout  & (((!\hdmi_inst|tmds_encoder_blue|XNOR~0_combout  & 
// \hdmi_inst|tmds_encoder_blue|Add3~0_combout )))) # (\hdmi_inst|tmds_encoder_blue|Add8~0_combout  & (b[4])) ) ) )

	.dataa(!b[4]),
	.datab(!\hdmi_inst|tmds_encoder_blue|XNOR~0_combout ),
	.datac(!\hdmi_inst|tmds_encoder_blue|Add3~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_blue|Add8~0_combout ),
	.datae(!\hdmi_inst|tmds_encoder_blue|Add0~0_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_blue|Add5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add10~2 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add10~2 .lut_mask = 64'h0C55AAF3CF55AA30;
defparam \hdmi_inst|tmds_encoder_blue|Add10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N0
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add11~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add11~0_combout  = ( \hdmi_inst|tmds_encoder_blue|Add5~0_combout  & ( !b[6] $ (((\hdmi_inst|tmds_encoder_blue|XNOR~0_combout  & !\hdmi_inst|tmds_encoder_blue|Add3~0_combout ))) ) ) # ( 
// !\hdmi_inst|tmds_encoder_blue|Add5~0_combout  & ( !b[6] $ (((!\hdmi_inst|tmds_encoder_blue|Add3~0_combout ) # (\hdmi_inst|tmds_encoder_blue|XNOR~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\hdmi_inst|tmds_encoder_blue|XNOR~0_combout ),
	.datac(!b[6]),
	.datad(!\hdmi_inst|tmds_encoder_blue|Add3~0_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_blue|Add5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add11~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add11~0 .lut_mask = 64'h0FC30FC3C3F0C3F0;
defparam \hdmi_inst|tmds_encoder_blue|Add11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N48
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add8~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add8~1_combout  = ( b[0] & ( \hdmi_inst|tmds_encoder_blue|Add5~0_combout  & ( (!b[1] & ((!b[2]) # ((\hdmi_inst|tmds_encoder_blue|XNOR~0_combout  & !\hdmi_inst|tmds_encoder_blue|Add3~0_combout )))) # (b[1] & 
// ((!\hdmi_inst|tmds_encoder_blue|XNOR~0_combout ) # ((b[2]) # (\hdmi_inst|tmds_encoder_blue|Add3~0_combout )))) ) ) ) # ( !b[0] & ( \hdmi_inst|tmds_encoder_blue|Add5~0_combout  & ( (!b[1] & (b[2] & ((!\hdmi_inst|tmds_encoder_blue|XNOR~0_combout ) # 
// (\hdmi_inst|tmds_encoder_blue|Add3~0_combout )))) # (b[1] & (\hdmi_inst|tmds_encoder_blue|XNOR~0_combout  & (!\hdmi_inst|tmds_encoder_blue|Add3~0_combout  & !b[2]))) ) ) ) # ( b[0] & ( !\hdmi_inst|tmds_encoder_blue|Add5~0_combout  & ( (!b[1] & 
// (((!\hdmi_inst|tmds_encoder_blue|Add3~0_combout ) # (!b[2])) # (\hdmi_inst|tmds_encoder_blue|XNOR~0_combout ))) # (b[1] & (((!\hdmi_inst|tmds_encoder_blue|XNOR~0_combout  & \hdmi_inst|tmds_encoder_blue|Add3~0_combout )) # (b[2]))) ) ) ) # ( !b[0] & ( 
// !\hdmi_inst|tmds_encoder_blue|Add5~0_combout  & ( (!b[1] & (!\hdmi_inst|tmds_encoder_blue|XNOR~0_combout  & (\hdmi_inst|tmds_encoder_blue|Add3~0_combout  & b[2]))) # (b[1] & (!b[2] & ((!\hdmi_inst|tmds_encoder_blue|Add3~0_combout ) # 
// (\hdmi_inst|tmds_encoder_blue|XNOR~0_combout )))) ) ) )

	.dataa(!b[1]),
	.datab(!\hdmi_inst|tmds_encoder_blue|XNOR~0_combout ),
	.datac(!\hdmi_inst|tmds_encoder_blue|Add3~0_combout ),
	.datad(!b[2]),
	.datae(!b[0]),
	.dataf(!\hdmi_inst|tmds_encoder_blue|Add5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add8~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add8~1 .lut_mask = 64'h5108AEF7108AEF75;
defparam \hdmi_inst|tmds_encoder_blue|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add14~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add14~0_combout  = ( \hdmi_inst|tmds_encoder_blue|Add11~0_combout  & ( \hdmi_inst|tmds_encoder_blue|Add8~1_combout  & ( (!\hdmi_inst|tmds_encoder_blue|Add11~1_combout  & (!\hdmi_inst|tmds_encoder_blue|Add10~2_combout  & 
// ((\hdmi_inst|tmds_encoder_blue|Add10~1_combout ) # (\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout )))) # (\hdmi_inst|tmds_encoder_blue|Add11~1_combout  & (((!\hdmi_inst|tmds_encoder_blue|Add10~2_combout ) # (\hdmi_inst|tmds_encoder_blue|Add10~1_combout )) 
// # (\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout ))) ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|Add11~0_combout  & ( \hdmi_inst|tmds_encoder_blue|Add8~1_combout  & ( (!\hdmi_inst|tmds_encoder_blue|Add11~1_combout  & 
// (\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout  & (\hdmi_inst|tmds_encoder_blue|Add10~1_combout  & !\hdmi_inst|tmds_encoder_blue|Add10~2_combout ))) # (\hdmi_inst|tmds_encoder_blue|Add11~1_combout  & ((!\hdmi_inst|tmds_encoder_blue|Add10~2_combout ) # 
// ((\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout  & \hdmi_inst|tmds_encoder_blue|Add10~1_combout )))) ) ) ) # ( \hdmi_inst|tmds_encoder_blue|Add11~0_combout  & ( !\hdmi_inst|tmds_encoder_blue|Add8~1_combout  & ( 
// (!\hdmi_inst|tmds_encoder_blue|Add11~1_combout  & (\hdmi_inst|tmds_encoder_blue|Add10~2_combout  & ((\hdmi_inst|tmds_encoder_blue|Add10~1_combout ) # (\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout )))) # (\hdmi_inst|tmds_encoder_blue|Add11~1_combout  & 
// (((\hdmi_inst|tmds_encoder_blue|Add10~2_combout ) # (\hdmi_inst|tmds_encoder_blue|Add10~1_combout )) # (\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout ))) ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|Add11~0_combout  & ( 
// !\hdmi_inst|tmds_encoder_blue|Add8~1_combout  & ( (!\hdmi_inst|tmds_encoder_blue|Add11~1_combout  & (\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout  & (\hdmi_inst|tmds_encoder_blue|Add10~1_combout  & \hdmi_inst|tmds_encoder_blue|Add10~2_combout ))) # 
// (\hdmi_inst|tmds_encoder_blue|Add11~1_combout  & (((\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout  & \hdmi_inst|tmds_encoder_blue|Add10~1_combout )) # (\hdmi_inst|tmds_encoder_blue|Add10~2_combout ))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout ),
	.datab(!\hdmi_inst|tmds_encoder_blue|Add10~1_combout ),
	.datac(!\hdmi_inst|tmds_encoder_blue|Add11~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_blue|Add10~2_combout ),
	.datae(!\hdmi_inst|tmds_encoder_blue|Add11~0_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_blue|Add8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add14~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add14~0 .lut_mask = 64'h011F077F1F017F07;
defparam \hdmi_inst|tmds_encoder_blue|Add14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N45
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add10~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add10~0_combout  = ( \hdmi_inst|tmds_encoder_blue|Add8~1_combout  & ( (!\hdmi_inst|tmds_encoder_blue|Add0~0_combout  & ((!\hdmi_inst|tmds_encoder_blue|Add8~0_combout  & (\hdmi_inst|tmds_encoder_blue|XNOR~1_combout )) # 
// (\hdmi_inst|tmds_encoder_blue|Add8~0_combout  & ((b[4]))))) # (\hdmi_inst|tmds_encoder_blue|Add0~0_combout  & ((!\hdmi_inst|tmds_encoder_blue|Add8~0_combout  & ((!b[4]))) # (\hdmi_inst|tmds_encoder_blue|Add8~0_combout  & 
// (!\hdmi_inst|tmds_encoder_blue|XNOR~1_combout )))) ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|Add0~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_blue|Add8~0_combout ),
	.datac(!\hdmi_inst|tmds_encoder_blue|XNOR~1_combout ),
	.datad(!b[4]),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_blue|Add8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add10~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add10~0 .lut_mask = 64'h000000005C3A5C3A;
defparam \hdmi_inst|tmds_encoder_blue|Add10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y4_N57
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add14~3 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add14~3_combout  = ( \hdmi_inst|tmds_encoder_blue|Add10~0_combout  & ( !\hdmi_inst|tmds_encoder_blue|Add14~0_combout  ) ) # ( !\hdmi_inst|tmds_encoder_blue|Add10~0_combout  & ( \hdmi_inst|tmds_encoder_blue|Add14~0_combout  ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|Add14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_blue|Add10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add14~3 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add14~3 .lut_mask = 64'h55555555AAAAAAAA;
defparam \hdmi_inst|tmds_encoder_blue|Add14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y5_N3
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add14~4 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add14~4_combout  = ( \hdmi_inst|tmds_encoder_blue|Add14~0_combout  & ( \hdmi_inst|tmds_encoder_blue|Add10~0_combout  ) ) # ( !\hdmi_inst|tmds_encoder_blue|Add14~0_combout  & ( \hdmi_inst|tmds_encoder_blue|Add10~0_combout  ) ) 
// # ( \hdmi_inst|tmds_encoder_blue|Add14~0_combout  & ( !\hdmi_inst|tmds_encoder_blue|Add10~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\hdmi_inst|tmds_encoder_blue|Add14~0_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_blue|Add10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add14~4 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add14~4 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \hdmi_inst|tmds_encoder_blue|Add14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N36
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Equal1~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Equal1~0_combout  = ( \hdmi_inst|tmds_encoder_blue|Add11~0_combout  & ( \hdmi_inst|tmds_encoder_blue|Add8~1_combout  & ( (!\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout  & (\hdmi_inst|tmds_encoder_blue|Add10~1_combout  & 
// (!\hdmi_inst|tmds_encoder_blue|Add11~1_combout  $ (\hdmi_inst|tmds_encoder_blue|Add10~2_combout )))) # (\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout  & (!\hdmi_inst|tmds_encoder_blue|Add10~1_combout  & (!\hdmi_inst|tmds_encoder_blue|Add11~1_combout  $ 
// (\hdmi_inst|tmds_encoder_blue|Add10~2_combout )))) ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|Add11~0_combout  & ( \hdmi_inst|tmds_encoder_blue|Add8~1_combout  & ( (!\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout  & 
// (!\hdmi_inst|tmds_encoder_blue|Add10~1_combout  & (!\hdmi_inst|tmds_encoder_blue|Add11~1_combout  $ (!\hdmi_inst|tmds_encoder_blue|Add10~2_combout )))) # (\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout  & (\hdmi_inst|tmds_encoder_blue|Add10~1_combout  & 
// (!\hdmi_inst|tmds_encoder_blue|Add11~1_combout  $ (\hdmi_inst|tmds_encoder_blue|Add10~2_combout )))) ) ) ) # ( \hdmi_inst|tmds_encoder_blue|Add11~0_combout  & ( !\hdmi_inst|tmds_encoder_blue|Add8~1_combout  & ( 
// (!\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout  & (\hdmi_inst|tmds_encoder_blue|Add10~1_combout  & (!\hdmi_inst|tmds_encoder_blue|Add11~1_combout  $ (!\hdmi_inst|tmds_encoder_blue|Add10~2_combout )))) # (\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout  & 
// (!\hdmi_inst|tmds_encoder_blue|Add10~1_combout  & (!\hdmi_inst|tmds_encoder_blue|Add11~1_combout  $ (!\hdmi_inst|tmds_encoder_blue|Add10~2_combout )))) ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|Add11~0_combout  & ( 
// !\hdmi_inst|tmds_encoder_blue|Add8~1_combout  & ( (!\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout  & (!\hdmi_inst|tmds_encoder_blue|Add10~1_combout  & (!\hdmi_inst|tmds_encoder_blue|Add11~1_combout  $ (\hdmi_inst|tmds_encoder_blue|Add10~2_combout )))) # 
// (\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout  & (\hdmi_inst|tmds_encoder_blue|Add10~1_combout  & (!\hdmi_inst|tmds_encoder_blue|Add11~1_combout  $ (!\hdmi_inst|tmds_encoder_blue|Add10~2_combout )))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout ),
	.datab(!\hdmi_inst|tmds_encoder_blue|Add10~1_combout ),
	.datac(!\hdmi_inst|tmds_encoder_blue|Add11~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_blue|Add10~2_combout ),
	.datae(!\hdmi_inst|tmds_encoder_blue|Add11~0_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_blue|Add8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Equal1~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Equal1~0 .lut_mask = 64'h8118066018816006;
defparam \hdmi_inst|tmds_encoder_blue|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y4_N21
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Equal1~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Equal1~1_combout  = ( \hdmi_inst|tmds_encoder_blue|Equal1~0_combout  & ( !\hdmi_inst|tmds_encoder_blue|Add10~0_combout  $ (!\hdmi_inst|tmds_encoder_blue|Add14~0_combout ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|Add10~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_blue|Add14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_blue|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Equal1~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Equal1~1 .lut_mask = 64'h0000000066666666;
defparam \hdmi_inst|tmds_encoder_blue|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N18
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add14~2 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add14~2_combout  = ( \hdmi_inst|tmds_encoder_blue|Add11~0_combout  & ( \hdmi_inst|tmds_encoder_blue|Add8~1_combout  & ( !\hdmi_inst|tmds_encoder_blue|Add11~1_combout  $ (!\hdmi_inst|tmds_encoder_blue|Add10~2_combout  $ 
// (((\hdmi_inst|tmds_encoder_blue|Add10~1_combout ) # (\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout )))) ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|Add11~0_combout  & ( \hdmi_inst|tmds_encoder_blue|Add8~1_combout  & ( 
// !\hdmi_inst|tmds_encoder_blue|Add11~1_combout  $ (!\hdmi_inst|tmds_encoder_blue|Add10~2_combout  $ (((\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout  & \hdmi_inst|tmds_encoder_blue|Add10~1_combout )))) ) ) ) # ( \hdmi_inst|tmds_encoder_blue|Add11~0_combout 
//  & ( !\hdmi_inst|tmds_encoder_blue|Add8~1_combout  & ( !\hdmi_inst|tmds_encoder_blue|Add11~1_combout  $ (!\hdmi_inst|tmds_encoder_blue|Add10~2_combout  $ (((!\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout  & !\hdmi_inst|tmds_encoder_blue|Add10~1_combout 
// )))) ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|Add11~0_combout  & ( !\hdmi_inst|tmds_encoder_blue|Add8~1_combout  & ( !\hdmi_inst|tmds_encoder_blue|Add11~1_combout  $ (!\hdmi_inst|tmds_encoder_blue|Add10~2_combout  $ 
// (((!\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout ) # (!\hdmi_inst|tmds_encoder_blue|Add10~1_combout )))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout ),
	.datab(!\hdmi_inst|tmds_encoder_blue|Add10~1_combout ),
	.datac(!\hdmi_inst|tmds_encoder_blue|Add11~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_blue|Add10~2_combout ),
	.datae(!\hdmi_inst|tmds_encoder_blue|Add11~0_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_blue|Add8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add14~2 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add14~2 .lut_mask = 64'hE11E87781EE17887;
defparam \hdmi_inst|tmds_encoder_blue|Add14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N24
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add14~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add14~1_combout  = ( \hdmi_inst|tmds_encoder_blue|Add10~1_combout  & ( !\hdmi_inst|tmds_encoder_blue|Add11~0_combout  $ (\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|Add10~1_combout  & 
// ( !\hdmi_inst|tmds_encoder_blue|Add11~0_combout  $ (!\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_encoder_blue|Add11~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_blue|Add10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add14~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add14~1 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \hdmi_inst|tmds_encoder_blue|Add14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y4_N18
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|comb~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|comb~0_combout  = ( \hdmi_inst|tmds_encoder_blue|balance_acc [3] & ( (!\hdmi_inst|tmds_encoder_blue|Add10~0_combout  & !\hdmi_inst|tmds_encoder_blue|Add14~0_combout ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|balance_acc [3] & ( 
// (\hdmi_inst|tmds_encoder_blue|Add14~0_combout ) # (\hdmi_inst|tmds_encoder_blue|Add10~0_combout ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|Add10~0_combout ),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_encoder_blue|Add14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_blue|balance_acc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|comb~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|comb~0 .lut_mask = 64'h5F5F5F5FA0A0A0A0;
defparam \hdmi_inst|tmds_encoder_blue|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y4_N12
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add15~2 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add15~2_combout  = ( \hdmi_inst|tmds_encoder_blue|Equal2~0_combout  & ( \hdmi_inst|tmds_encoder_blue|comb~0_combout  & ( !\hdmi_inst|tmds_encoder_blue|Add14~2_combout  ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|Equal2~0_combout  
// & ( \hdmi_inst|tmds_encoder_blue|comb~0_combout  & ( (!\hdmi_inst|tmds_encoder_blue|Add14~2_combout  & (((\hdmi_inst|tmds_encoder_blue|XNOR~1_combout ) # (\hdmi_inst|tmds_encoder_blue|Add14~1_combout )) # (\hdmi_inst|tmds_encoder_blue|Equal1~1_combout ))) 
// ) ) ) # ( \hdmi_inst|tmds_encoder_blue|Equal2~0_combout  & ( !\hdmi_inst|tmds_encoder_blue|comb~0_combout  & ( !\hdmi_inst|tmds_encoder_blue|Add14~2_combout  ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|Equal2~0_combout  & ( 
// !\hdmi_inst|tmds_encoder_blue|comb~0_combout  & ( (!\hdmi_inst|tmds_encoder_blue|Add14~2_combout  & (((!\hdmi_inst|tmds_encoder_blue|XNOR~1_combout ) # (\hdmi_inst|tmds_encoder_blue|Add14~1_combout )) # (\hdmi_inst|tmds_encoder_blue|Equal1~1_combout ))) ) 
// ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|Equal1~1_combout ),
	.datab(!\hdmi_inst|tmds_encoder_blue|Add14~2_combout ),
	.datac(!\hdmi_inst|tmds_encoder_blue|Add14~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_blue|XNOR~1_combout ),
	.datae(!\hdmi_inst|tmds_encoder_blue|Equal2~0_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_blue|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add15~2 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add15~2 .lut_mask = 64'hCC4CCCCC4CCCCCCC;
defparam \hdmi_inst|tmds_encoder_blue|Add15~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y4_N9
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add15~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add15~1_combout  = ( \hdmi_inst|tmds_encoder_blue|comb~0_combout  & ( (((\hdmi_inst|tmds_encoder_blue|Equal2~0_combout ) # (\hdmi_inst|tmds_encoder_blue|Equal1~1_combout )) # (\hdmi_inst|tmds_encoder_blue|XNOR~1_combout )) # 
// (\hdmi_inst|tmds_encoder_blue|Add14~1_combout ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|comb~0_combout  & ( ((!\hdmi_inst|tmds_encoder_blue|XNOR~1_combout ) # ((\hdmi_inst|tmds_encoder_blue|Equal2~0_combout ) # (\hdmi_inst|tmds_encoder_blue|Equal1~1_combout 
// ))) # (\hdmi_inst|tmds_encoder_blue|Add14~1_combout ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|Add14~1_combout ),
	.datab(!\hdmi_inst|tmds_encoder_blue|XNOR~1_combout ),
	.datac(!\hdmi_inst|tmds_encoder_blue|Equal1~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_blue|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_blue|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add15~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add15~1 .lut_mask = 64'hDFFFDFFF7FFF7FFF;
defparam \hdmi_inst|tmds_encoder_blue|Add15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y4_N6
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add15~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add15~0_combout  = ( \hdmi_inst|tmds_encoder_blue|comb~0_combout  & ( !\hdmi_inst|tmds_encoder_blue|Add14~1_combout  $ (((!\hdmi_inst|tmds_encoder_blue|XNOR~1_combout  & (!\hdmi_inst|tmds_encoder_blue|Equal2~0_combout  & 
// !\hdmi_inst|tmds_encoder_blue|Equal1~1_combout )))) ) ) # ( !\hdmi_inst|tmds_encoder_blue|comb~0_combout  & ( !\hdmi_inst|tmds_encoder_blue|Add14~1_combout  $ (((\hdmi_inst|tmds_encoder_blue|XNOR~1_combout  & 
// (!\hdmi_inst|tmds_encoder_blue|Equal2~0_combout  & !\hdmi_inst|tmds_encoder_blue|Equal1~1_combout )))) ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|Add14~1_combout ),
	.datab(!\hdmi_inst|tmds_encoder_blue|XNOR~1_combout ),
	.datac(!\hdmi_inst|tmds_encoder_blue|Equal2~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_blue|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_blue|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add15~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add15~0 .lut_mask = 64'h9AAA9AAA6AAA6AAA;
defparam \hdmi_inst|tmds_encoder_blue|Add15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N12
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add5~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add5~1_combout  = ( \hdmi_inst|tmds_encoder_blue|Add3~0_combout  & ( b[7] & ( (!b[6] & (!\hdmi_inst|tmds_encoder_blue|Add3~2_combout  & ((b[5]) # (\hdmi_inst|tmds_encoder_blue|Add3~1_combout )))) # (b[6] & 
// ((!\hdmi_inst|tmds_encoder_blue|Add3~2_combout ) # ((\hdmi_inst|tmds_encoder_blue|Add3~1_combout  & b[5])))) ) ) ) # ( \hdmi_inst|tmds_encoder_blue|Add3~0_combout  & ( !b[7] & ( (!\hdmi_inst|tmds_encoder_blue|Add3~2_combout  & ((!b[6] & 
// (\hdmi_inst|tmds_encoder_blue|Add3~1_combout  & b[5])) # (b[6] & ((b[5]) # (\hdmi_inst|tmds_encoder_blue|Add3~1_combout ))))) ) ) )

	.dataa(!b[6]),
	.datab(!\hdmi_inst|tmds_encoder_blue|Add3~1_combout ),
	.datac(!\hdmi_inst|tmds_encoder_blue|Add3~2_combout ),
	.datad(!b[5]),
	.datae(!\hdmi_inst|tmds_encoder_blue|Add3~0_combout ),
	.dataf(!b[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Add5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add5~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add5~1 .lut_mask = 64'h00001070000070F1;
defparam \hdmi_inst|tmds_encoder_blue|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N42
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|XNOR~2 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|XNOR~2_combout  = ( \hdmi_inst|tmds_encoder_blue|Add5~0_combout  & ( (!\hdmi_inst|tmds_encoder_blue|Add3~0_combout  & !\hdmi_inst|tmds_encoder_blue|XNOR~0_combout ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|Add5~0_combout  & ( 
// (\hdmi_inst|tmds_encoder_blue|Add3~0_combout  & !\hdmi_inst|tmds_encoder_blue|XNOR~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_encoder_blue|Add3~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_blue|XNOR~0_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_blue|Add5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|XNOR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|XNOR~2 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|XNOR~2 .lut_mask = 64'h0F000F00F000F000;
defparam \hdmi_inst|tmds_encoder_blue|XNOR~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y4_N30
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add17~18 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add17~18_cout  = CARRY(( (!\hdmi_inst|tmds_encoder_blue|comb~1_combout  & (\hdmi_inst|tmds_encoder_blue|comb~0_combout )) # (\hdmi_inst|tmds_encoder_blue|comb~1_combout  & (((\hdmi_inst|tmds_encoder_blue|XNOR~2_combout ) # 
// (\hdmi_inst|tmds_encoder_blue|Add5~1_combout )))) ) + ( VCC ) + ( !VCC ))

	.dataa(!\hdmi_inst|tmds_encoder_blue|comb~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_blue|comb~1_combout ),
	.datac(!\hdmi_inst|tmds_encoder_blue|Add5~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_blue|XNOR~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hdmi_inst|tmds_encoder_blue|Add17~18_cout ),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add17~18 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add17~18 .lut_mask = 64'h0000000000004777;
defparam \hdmi_inst|tmds_encoder_blue|Add17~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y4_N33
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add17~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add17~1_sumout  = SUM(( \hdmi_inst|tmds_encoder_blue|balance_acc [0] ) + ( !\hdmi_inst|tmds_encoder_blue|Add15~0_combout  $ (((!\hdmi_inst|tmds_encoder_blue|comb~1_combout  & (\hdmi_inst|tmds_encoder_blue|comb~0_combout )) # 
// (\hdmi_inst|tmds_encoder_blue|comb~1_combout  & ((\hdmi_inst|tmds_encoder_blue|XNOR~1_combout ))))) ) + ( \hdmi_inst|tmds_encoder_blue|Add17~18_cout  ))
// \hdmi_inst|tmds_encoder_blue|Add17~2  = CARRY(( \hdmi_inst|tmds_encoder_blue|balance_acc [0] ) + ( !\hdmi_inst|tmds_encoder_blue|Add15~0_combout  $ (((!\hdmi_inst|tmds_encoder_blue|comb~1_combout  & (\hdmi_inst|tmds_encoder_blue|comb~0_combout )) # 
// (\hdmi_inst|tmds_encoder_blue|comb~1_combout  & ((\hdmi_inst|tmds_encoder_blue|XNOR~1_combout ))))) ) + ( \hdmi_inst|tmds_encoder_blue|Add17~18_cout  ))

	.dataa(!\hdmi_inst|tmds_encoder_blue|comb~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_blue|comb~1_combout ),
	.datac(!\hdmi_inst|tmds_encoder_blue|Add15~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_blue|balance_acc [0]),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_blue|XNOR~1_combout ),
	.datag(gnd),
	.cin(\hdmi_inst|tmds_encoder_blue|Add17~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_inst|tmds_encoder_blue|Add17~1_sumout ),
	.cout(\hdmi_inst|tmds_encoder_blue|Add17~2 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add17~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add17~1 .lut_mask = 64'h00004B78000000FF;
defparam \hdmi_inst|tmds_encoder_blue|Add17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N34
dffeas \hdmi_inst|tmds_encoder_blue|balance_acc[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_blue|Add17~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hdmi_inst|sync_inst|s.de~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_blue|balance_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|balance_acc[0] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_blue|balance_acc[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y4_N24
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|comb~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|comb~1_combout  = ( \hdmi_inst|tmds_encoder_blue|balance_acc [3] & ( \hdmi_inst|tmds_encoder_blue|Equal1~1_combout  ) ) # ( !\hdmi_inst|tmds_encoder_blue|balance_acc [3] & ( ((!\hdmi_inst|tmds_encoder_blue|balance_acc [2] & 
// (!\hdmi_inst|tmds_encoder_blue|balance_acc [1] & !\hdmi_inst|tmds_encoder_blue|balance_acc [0]))) # (\hdmi_inst|tmds_encoder_blue|Equal1~1_combout ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|Equal1~1_combout ),
	.datab(!\hdmi_inst|tmds_encoder_blue|balance_acc [2]),
	.datac(!\hdmi_inst|tmds_encoder_blue|balance_acc [1]),
	.datad(!\hdmi_inst|tmds_encoder_blue|balance_acc [0]),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_blue|balance_acc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|comb~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|comb~1 .lut_mask = 64'hD555D55555555555;
defparam \hdmi_inst|tmds_encoder_blue|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y4_N36
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add17~5 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add17~5_sumout  = SUM(( \hdmi_inst|tmds_encoder_blue|balance_acc [1] ) + ( !\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout  $ (!\hdmi_inst|tmds_encoder_blue|Add14~2_combout  $ 
// (!\hdmi_inst|tmds_encoder_blue|Add15~1_combout )) ) + ( \hdmi_inst|tmds_encoder_blue|Add17~2  ))
// \hdmi_inst|tmds_encoder_blue|Add17~6  = CARRY(( \hdmi_inst|tmds_encoder_blue|balance_acc [1] ) + ( !\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout  $ (!\hdmi_inst|tmds_encoder_blue|Add14~2_combout  $ (!\hdmi_inst|tmds_encoder_blue|Add15~1_combout )) 
// ) + ( \hdmi_inst|tmds_encoder_blue|Add17~2  ))

	.dataa(!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_blue|Add14~2_combout ),
	.datac(!\hdmi_inst|tmds_encoder_blue|Add15~1_combout ),
	.datad(!\hdmi_inst|tmds_encoder_blue|balance_acc [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_inst|tmds_encoder_blue|Add17~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_inst|tmds_encoder_blue|Add17~5_sumout ),
	.cout(\hdmi_inst|tmds_encoder_blue|Add17~6 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add17~5 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add17~5 .lut_mask = 64'h00006969000000FF;
defparam \hdmi_inst|tmds_encoder_blue|Add17~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N38
dffeas \hdmi_inst|tmds_encoder_blue|balance_acc[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_blue|Add17~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hdmi_inst|sync_inst|s.de~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_blue|balance_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|balance_acc[1] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_blue|balance_acc[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y4_N39
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add17~9 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add17~9_sumout  = SUM(( \hdmi_inst|tmds_encoder_blue|balance_acc [2] ) + ( !\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout  $ (!\hdmi_inst|tmds_encoder_blue|Add14~3_combout  $ 
// (((!\hdmi_inst|tmds_encoder_blue|Add15~1_combout ) # (\hdmi_inst|tmds_encoder_blue|Add14~2_combout )))) ) + ( \hdmi_inst|tmds_encoder_blue|Add17~6  ))
// \hdmi_inst|tmds_encoder_blue|Add17~10  = CARRY(( \hdmi_inst|tmds_encoder_blue|balance_acc [2] ) + ( !\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout  $ (!\hdmi_inst|tmds_encoder_blue|Add14~3_combout  $ (((!\hdmi_inst|tmds_encoder_blue|Add15~1_combout 
// ) # (\hdmi_inst|tmds_encoder_blue|Add14~2_combout )))) ) + ( \hdmi_inst|tmds_encoder_blue|Add17~6  ))

	.dataa(!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_blue|Add14~2_combout ),
	.datac(!\hdmi_inst|tmds_encoder_blue|Add14~3_combout ),
	.datad(!\hdmi_inst|tmds_encoder_blue|balance_acc [2]),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_blue|Add15~1_combout ),
	.datag(gnd),
	.cin(\hdmi_inst|tmds_encoder_blue|Add17~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_inst|tmds_encoder_blue|Add17~9_sumout ),
	.cout(\hdmi_inst|tmds_encoder_blue|Add17~10 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add17~9 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add17~9 .lut_mask = 64'h00005A96000000FF;
defparam \hdmi_inst|tmds_encoder_blue|Add17~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y4_N42
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Add17~13 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Add17~13_sumout  = SUM(( \hdmi_inst|tmds_encoder_blue|balance_acc [3] ) + ( !\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout  $ (!\hdmi_inst|tmds_encoder_blue|Add14~4_combout  $ 
// (((!\hdmi_inst|tmds_encoder_blue|Add15~2_combout ) # (\hdmi_inst|tmds_encoder_blue|Add14~3_combout )))) ) + ( \hdmi_inst|tmds_encoder_blue|Add17~10  ))

	.dataa(!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_blue|Add14~3_combout ),
	.datac(!\hdmi_inst|tmds_encoder_blue|Add14~4_combout ),
	.datad(!\hdmi_inst|tmds_encoder_blue|balance_acc [3]),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_blue|Add15~2_combout ),
	.datag(gnd),
	.cin(\hdmi_inst|tmds_encoder_blue|Add17~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_inst|tmds_encoder_blue|Add17~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Add17~13 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Add17~13 .lut_mask = 64'h00005A96000000FF;
defparam \hdmi_inst|tmds_encoder_blue|Add17~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N44
dffeas \hdmi_inst|tmds_encoder_blue|balance_acc[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_blue|Add17~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hdmi_inst|sync_inst|s.de~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_blue|balance_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|balance_acc[3] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_blue|balance_acc[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y4_N48
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|tmds_data[9]~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout  = ( \hdmi_inst|tmds_encoder_blue|Equal2~0_combout  & ( \hdmi_inst|tmds_encoder_blue|Add10~0_combout  & ( \hdmi_inst|tmds_encoder_blue|XNOR~1_combout  ) ) ) # ( 
// !\hdmi_inst|tmds_encoder_blue|Equal2~0_combout  & ( \hdmi_inst|tmds_encoder_blue|Add10~0_combout  & ( (!\hdmi_inst|tmds_encoder_blue|Add14~0_combout  & ((!\hdmi_inst|tmds_encoder_blue|Equal1~0_combout  & (!\hdmi_inst|tmds_encoder_blue|balance_acc [3])) # 
// (\hdmi_inst|tmds_encoder_blue|Equal1~0_combout  & ((\hdmi_inst|tmds_encoder_blue|XNOR~1_combout ))))) # (\hdmi_inst|tmds_encoder_blue|Add14~0_combout  & (!\hdmi_inst|tmds_encoder_blue|balance_acc [3])) ) ) ) # ( 
// \hdmi_inst|tmds_encoder_blue|Equal2~0_combout  & ( !\hdmi_inst|tmds_encoder_blue|Add10~0_combout  & ( \hdmi_inst|tmds_encoder_blue|XNOR~1_combout  ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|Equal2~0_combout  & ( !\hdmi_inst|tmds_encoder_blue|Add10~0_combout  
// & ( (!\hdmi_inst|tmds_encoder_blue|Add14~0_combout  & (\hdmi_inst|tmds_encoder_blue|balance_acc [3])) # (\hdmi_inst|tmds_encoder_blue|Add14~0_combout  & ((!\hdmi_inst|tmds_encoder_blue|Equal1~0_combout  & (!\hdmi_inst|tmds_encoder_blue|balance_acc [3])) # 
// (\hdmi_inst|tmds_encoder_blue|Equal1~0_combout  & ((\hdmi_inst|tmds_encoder_blue|XNOR~1_combout ))))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|Add14~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_blue|balance_acc [3]),
	.datac(!\hdmi_inst|tmds_encoder_blue|Equal1~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_blue|XNOR~1_combout ),
	.datae(!\hdmi_inst|tmds_encoder_blue|Equal2~0_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_blue|Add10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|tmds_data[9]~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|tmds_data[9]~0 .lut_mask = 64'h626700FFC4CE00FF;
defparam \hdmi_inst|tmds_encoder_blue|tmds_data[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N40
dffeas \hdmi_inst|tmds_encoder_blue|balance_acc[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_blue|Add17~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hdmi_inst|sync_inst|s.de~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_blue|balance_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|balance_acc[2] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_blue|balance_acc[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y4_N54
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|Equal2~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|Equal2~0_combout  = ( !\hdmi_inst|tmds_encoder_blue|balance_acc [3] & ( (!\hdmi_inst|tmds_encoder_blue|balance_acc [2] & (!\hdmi_inst|tmds_encoder_blue|balance_acc [0] & !\hdmi_inst|tmds_encoder_blue|balance_acc [1])) ) )

	.dataa(gnd),
	.datab(!\hdmi_inst|tmds_encoder_blue|balance_acc [2]),
	.datac(!\hdmi_inst|tmds_encoder_blue|balance_acc [0]),
	.datad(!\hdmi_inst|tmds_encoder_blue|balance_acc [1]),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_blue|balance_acc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|Equal2~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|Equal2~0 .lut_mask = 64'hC000C00000000000;
defparam \hdmi_inst|tmds_encoder_blue|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y4_N0
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|out~0 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|out~0_combout  = ( \hdmi_inst|tmds_encoder_blue|Equal1~1_combout  & ( \hdmi_inst|tmds_encoder_blue|comb~0_combout  & ( ((\hdmi_inst|tmds_encoder_blue|XNOR~1_combout  & \hdmi_inst|sync_inst|s.de~q )) # 
// (\hdmi_inst|tmds_encoder_red|out~0_combout ) ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|Equal1~1_combout  & ( \hdmi_inst|tmds_encoder_blue|comb~0_combout  & ( ((\hdmi_inst|sync_inst|s.de~q  & ((!\hdmi_inst|tmds_encoder_blue|Equal2~0_combout ) # 
// (\hdmi_inst|tmds_encoder_blue|XNOR~1_combout )))) # (\hdmi_inst|tmds_encoder_red|out~0_combout ) ) ) ) # ( \hdmi_inst|tmds_encoder_blue|Equal1~1_combout  & ( !\hdmi_inst|tmds_encoder_blue|comb~0_combout  & ( ((\hdmi_inst|tmds_encoder_blue|XNOR~1_combout  
// & \hdmi_inst|sync_inst|s.de~q )) # (\hdmi_inst|tmds_encoder_red|out~0_combout ) ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|Equal1~1_combout  & ( !\hdmi_inst|tmds_encoder_blue|comb~0_combout  & ( ((\hdmi_inst|tmds_encoder_blue|XNOR~1_combout  & 
// (\hdmi_inst|tmds_encoder_blue|Equal2~0_combout  & \hdmi_inst|sync_inst|s.de~q ))) # (\hdmi_inst|tmds_encoder_red|out~0_combout ) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|out~0_combout ),
	.datab(!\hdmi_inst|tmds_encoder_blue|XNOR~1_combout ),
	.datac(!\hdmi_inst|tmds_encoder_blue|Equal2~0_combout ),
	.datad(!\hdmi_inst|sync_inst|s.de~q ),
	.datae(!\hdmi_inst|tmds_encoder_blue|Equal1~1_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_blue|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|out~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|out~0 .lut_mask = 64'h5557557755F75577;
defparam \hdmi_inst|tmds_encoder_blue|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N2
dffeas \hdmi_inst|tmds_encoder_blue|out[9] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_blue|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_blue|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|out[9] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_blue|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N3
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|out~3 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|out~3_combout  = ( \hdmi_inst|tmds_encoder_red|out~2_combout  ) # ( !\hdmi_inst|tmds_encoder_red|out~2_combout  & ( (\hdmi_inst|sync_inst|s.de~q  & (!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout  $ 
// (!\hdmi_inst|tmds_encoder_blue|Add0~0_combout  $ (\hdmi_inst|tmds_encoder_blue|XNOR~1_combout )))) ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout ),
	.datab(!\hdmi_inst|sync_inst|s.de~q ),
	.datac(!\hdmi_inst|tmds_encoder_blue|Add0~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_blue|XNOR~1_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_red|out~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|out~3 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|out~3 .lut_mask = 64'h12211221FFFFFFFF;
defparam \hdmi_inst|tmds_encoder_blue|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N5
dffeas \hdmi_inst|tmds_encoder_blue|out[3] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_blue|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_blue|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|out[3] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_blue|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N42
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|out~4 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|out~4_combout  = ( \hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout  & ( ((\hdmi_inst|sync_inst|s.de~q  & !\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout )) # (\hdmi_inst|tmds_encoder_red|out~2_combout ) ) ) # ( 
// !\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout  & ( ((\hdmi_inst|sync_inst|s.de~q  & \hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout )) # (\hdmi_inst|tmds_encoder_red|out~2_combout ) ) )

	.dataa(gnd),
	.datab(!\hdmi_inst|sync_inst|s.de~q ),
	.datac(!\hdmi_inst|tmds_encoder_red|out~2_combout ),
	.datad(!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_blue|q_m[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|out~4 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|out~4 .lut_mask = 64'h0F3F0F3F3F0F3F0F;
defparam \hdmi_inst|tmds_encoder_blue|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N43
dffeas \hdmi_inst|tmds_encoder_blue|out[7] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_blue|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_blue|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|out[7] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_blue|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N51
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|out~2 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|out~2_combout  = ( \hdmi_inst|tmds_encoder_blue|XNOR~1_combout  & ( \hdmi_inst|tmds_encoder_red|out~2_combout  ) ) # ( !\hdmi_inst|tmds_encoder_blue|XNOR~1_combout  & ( \hdmi_inst|tmds_encoder_red|out~2_combout  ) ) # ( 
// \hdmi_inst|tmds_encoder_blue|XNOR~1_combout  & ( !\hdmi_inst|tmds_encoder_red|out~2_combout  & ( (\hdmi_inst|sync_inst|s.de~q  & (!\hdmi_inst|tmds_encoder_blue|Add3~1_combout  $ (!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout  $ (!b[5])))) ) ) ) # ( 
// !\hdmi_inst|tmds_encoder_blue|XNOR~1_combout  & ( !\hdmi_inst|tmds_encoder_red|out~2_combout  & ( (\hdmi_inst|sync_inst|s.de~q  & (!\hdmi_inst|tmds_encoder_blue|Add3~1_combout  $ (!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout  $ (b[5])))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|Add3~1_combout ),
	.datab(!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout ),
	.datac(!\hdmi_inst|sync_inst|s.de~q ),
	.datad(!b[5]),
	.datae(!\hdmi_inst|tmds_encoder_blue|XNOR~1_combout ),
	.dataf(!\hdmi_inst|tmds_encoder_red|out~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|out~2 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|out~2 .lut_mask = 64'h06090906FFFFFFFF;
defparam \hdmi_inst|tmds_encoder_blue|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N52
dffeas \hdmi_inst|tmds_encoder_blue|out[5] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_blue|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_blue|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|out[5] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_blue|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N15
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|out~1 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|out~1_combout  = ( \hdmi_inst|tmds_encoder_blue|XNOR~1_combout  & ( \hdmi_inst|sync_inst|s.de~q  & ( (!b[1] $ (!b[0] $ (!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout ))) # (\hdmi_inst|tmds_encoder_red|out~2_combout ) ) 
// ) ) # ( !\hdmi_inst|tmds_encoder_blue|XNOR~1_combout  & ( \hdmi_inst|sync_inst|s.de~q  & ( (!b[1] $ (!b[0] $ (\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout ))) # (\hdmi_inst|tmds_encoder_red|out~2_combout ) ) ) ) # ( 
// \hdmi_inst|tmds_encoder_blue|XNOR~1_combout  & ( !\hdmi_inst|sync_inst|s.de~q  & ( \hdmi_inst|tmds_encoder_red|out~2_combout  ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|XNOR~1_combout  & ( !\hdmi_inst|sync_inst|s.de~q  & ( 
// \hdmi_inst|tmds_encoder_red|out~2_combout  ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_red|out~2_combout ),
	.datab(!b[1]),
	.datac(!b[0]),
	.datad(!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout ),
	.datae(!\hdmi_inst|tmds_encoder_blue|XNOR~1_combout ),
	.dataf(!\hdmi_inst|sync_inst|s.de~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|out~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|out~1 .lut_mask = 64'h555555557DD7D77D;
defparam \hdmi_inst|tmds_encoder_blue|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N17
dffeas \hdmi_inst|tmds_encoder_blue|out[1] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_blue|out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_blue|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|out[1] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_blue|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N30
cyclonev_lcell_comb \hdmi_inst|tmds_serial_blue|Mux3~0 (
// Equation(s):
// \hdmi_inst|tmds_serial_blue|Mux3~0_combout  = ( \hdmi_inst|tmds_encoder_blue|out [5] & ( \hdmi_inst|tmds_encoder_blue|out [1] & ( (!\hdmi_inst|tmds_serial_blue|i [1]) # ((!\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & (\hdmi_inst|tmds_encoder_blue|out 
// [3])) # (\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & ((\hdmi_inst|tmds_encoder_blue|out [7])))) ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|out [5] & ( \hdmi_inst|tmds_encoder_blue|out [1] & ( (!\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & 
// (((!\hdmi_inst|tmds_serial_blue|i [1])) # (\hdmi_inst|tmds_encoder_blue|out [3]))) # (\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & (((\hdmi_inst|tmds_serial_blue|i [1] & \hdmi_inst|tmds_encoder_blue|out [7])))) ) ) ) # ( 
// \hdmi_inst|tmds_encoder_blue|out [5] & ( !\hdmi_inst|tmds_encoder_blue|out [1] & ( (!\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & (\hdmi_inst|tmds_encoder_blue|out [3] & (\hdmi_inst|tmds_serial_blue|i [1]))) # 
// (\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & (((!\hdmi_inst|tmds_serial_blue|i [1]) # (\hdmi_inst|tmds_encoder_blue|out [7])))) ) ) ) # ( !\hdmi_inst|tmds_encoder_blue|out [5] & ( !\hdmi_inst|tmds_encoder_blue|out [1] & ( 
// (\hdmi_inst|tmds_serial_blue|i [1] & ((!\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & (\hdmi_inst|tmds_encoder_blue|out [3])) # (\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & ((\hdmi_inst|tmds_encoder_blue|out [7]))))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|out [3]),
	.datab(!\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q ),
	.datac(!\hdmi_inst|tmds_serial_blue|i [1]),
	.datad(!\hdmi_inst|tmds_encoder_blue|out [7]),
	.datae(!\hdmi_inst|tmds_encoder_blue|out [5]),
	.dataf(!\hdmi_inst|tmds_encoder_blue|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_serial_blue|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_blue|Mux3~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_serial_blue|Mux3~0 .lut_mask = 64'h04073437C4C7F4F7;
defparam \hdmi_inst|tmds_serial_blue|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N0
cyclonev_lcell_comb \hdmi_inst|tmds_serial_blue|Mux3~1 (
// Equation(s):
// \hdmi_inst|tmds_serial_blue|Mux3~1_combout  = ( \hdmi_inst|tmds_serial_blue|Mux3~0_combout  & ( (!\hdmi_inst|tmds_serial_blue|i [3]) # (\hdmi_inst|tmds_encoder_blue|out [9]) ) ) # ( !\hdmi_inst|tmds_serial_blue|Mux3~0_combout  & ( 
// (\hdmi_inst|tmds_serial_blue|i [3] & \hdmi_inst|tmds_encoder_blue|out [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_serial_blue|i [3]),
	.datad(!\hdmi_inst|tmds_encoder_blue|out [9]),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_serial_blue|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_serial_blue|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_blue|Mux3~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_serial_blue|Mux3~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \hdmi_inst|tmds_serial_blue|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N54
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|out~5 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|out~5_combout  = ( \hdmi_inst|tmds_encoder_blue|XNOR~1_combout  & ( \hdmi_inst|tmds_encoder_red|out~0_combout  ) ) # ( !\hdmi_inst|tmds_encoder_blue|XNOR~1_combout  & ( (\hdmi_inst|tmds_encoder_red|out~0_combout ) # 
// (\hdmi_inst|sync_inst|s.de~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_inst|sync_inst|s.de~q ),
	.datad(!\hdmi_inst|tmds_encoder_red|out~0_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_encoder_blue|XNOR~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|out~5 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|out~5 .lut_mask = 64'h0FFF0FFF00FF00FF;
defparam \hdmi_inst|tmds_encoder_blue|out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N47
dffeas \hdmi_inst|tmds_encoder_blue|out[8] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|tmds_encoder_blue|out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_blue|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|out[8] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_blue|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N18
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|out~8 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|out~8_combout  = ( b[0] & ( b[1] & ( ((\hdmi_inst|sync_inst|s.de~q  & (!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout  $ (!b[2])))) # (\hdmi_inst|tmds_encoder_red|out~0_combout ) ) ) ) # ( !b[0] & ( b[1] & ( 
// ((\hdmi_inst|sync_inst|s.de~q  & (!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout  $ (b[2])))) # (\hdmi_inst|tmds_encoder_red|out~0_combout ) ) ) ) # ( b[0] & ( !b[1] & ( ((\hdmi_inst|sync_inst|s.de~q  & 
// (!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout  $ (b[2])))) # (\hdmi_inst|tmds_encoder_red|out~0_combout ) ) ) ) # ( !b[0] & ( !b[1] & ( ((\hdmi_inst|sync_inst|s.de~q  & (!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout  $ (!b[2])))) # 
// (\hdmi_inst|tmds_encoder_red|out~0_combout ) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout ),
	.datab(!\hdmi_inst|sync_inst|s.de~q ),
	.datac(!b[2]),
	.datad(!\hdmi_inst|tmds_encoder_red|out~0_combout ),
	.datae(!b[0]),
	.dataf(!b[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|out~8 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|out~8 .lut_mask = 64'h12FF21FF21FF12FF;
defparam \hdmi_inst|tmds_encoder_blue|out~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N20
dffeas \hdmi_inst|tmds_encoder_blue|out[2] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_blue|out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_blue|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|out[2] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_blue|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N9
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|out~6 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|out~6_combout  = ( \hdmi_inst|sync_inst|s.vh[1]~5_combout  & ( (!\hdmi_inst|sync_inst|s.de~q  & (((\hdmi_inst|sync_inst|s.vh[0]~1_combout )))) # (\hdmi_inst|sync_inst|s.de~q  & 
// (!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout  $ ((!b[0])))) ) ) # ( !\hdmi_inst|sync_inst|s.vh[1]~5_combout  & ( (!\hdmi_inst|sync_inst|s.de~q  & (((!\hdmi_inst|sync_inst|s.vh[0]~1_combout )))) # (\hdmi_inst|sync_inst|s.de~q  & 
// (!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout  $ ((!b[0])))) ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout ),
	.datab(!b[0]),
	.datac(!\hdmi_inst|sync_inst|s.de~q ),
	.datad(!\hdmi_inst|sync_inst|s.vh[0]~1_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|sync_inst|s.vh[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|out~6 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|out~6 .lut_mask = 64'hF606F60606F606F6;
defparam \hdmi_inst|tmds_encoder_blue|out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N11
dffeas \hdmi_inst|tmds_encoder_blue|out[0] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_blue|out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_blue|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|out[0] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_blue|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N48
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|out~9 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|out~9_combout  = ( b[6] & ( \hdmi_inst|tmds_encoder_red|out~0_combout  ) ) # ( !b[6] & ( \hdmi_inst|tmds_encoder_red|out~0_combout  ) ) # ( b[6] & ( !\hdmi_inst|tmds_encoder_red|out~0_combout  & ( (\hdmi_inst|sync_inst|s.de~q  
// & (!\hdmi_inst|tmds_encoder_blue|Add3~1_combout  $ (!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout  $ (!b[5])))) ) ) ) # ( !b[6] & ( !\hdmi_inst|tmds_encoder_red|out~0_combout  & ( (\hdmi_inst|sync_inst|s.de~q  & 
// (!\hdmi_inst|tmds_encoder_blue|Add3~1_combout  $ (!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout  $ (b[5])))) ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|Add3~1_combout ),
	.datab(!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout ),
	.datac(!b[5]),
	.datad(!\hdmi_inst|sync_inst|s.de~q ),
	.datae(!b[6]),
	.dataf(!\hdmi_inst|tmds_encoder_red|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|out~9 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|out~9 .lut_mask = 64'h00690096FFFFFFFF;
defparam \hdmi_inst|tmds_encoder_blue|out~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N50
dffeas \hdmi_inst|tmds_encoder_blue|out[6] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_blue|out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_blue|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|out[6] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_blue|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N57
cyclonev_lcell_comb \hdmi_inst|tmds_encoder_blue|out~7 (
// Equation(s):
// \hdmi_inst|tmds_encoder_blue|out~7_combout  = ( \hdmi_inst|sync_inst|s.de~q  & ( (!\hdmi_inst|tmds_encoder_blue|Add3~1_combout  $ (!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout )) # (\hdmi_inst|tmds_encoder_red|out~0_combout ) ) ) # ( 
// !\hdmi_inst|sync_inst|s.de~q  & ( \hdmi_inst|tmds_encoder_red|out~0_combout  ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|Add3~1_combout ),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_encoder_red|out~0_combout ),
	.datad(!\hdmi_inst|tmds_encoder_blue|tmds_data[9]~0_combout ),
	.datae(gnd),
	.dataf(!\hdmi_inst|sync_inst|s.de~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_encoder_blue|out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|out~7 .extended_lut = "off";
defparam \hdmi_inst|tmds_encoder_blue|out~7 .lut_mask = 64'h0F0F0F0F5FAF5FAF;
defparam \hdmi_inst|tmds_encoder_blue|out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N59
dffeas \hdmi_inst|tmds_encoder_blue|out[4] (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\hdmi_inst|tmds_encoder_blue|out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|tmds_encoder_blue|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|tmds_encoder_blue|out[4] .is_wysiwyg = "true";
defparam \hdmi_inst|tmds_encoder_blue|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N24
cyclonev_lcell_comb \hdmi_inst|tmds_serial_blue|Mux2~0 (
// Equation(s):
// \hdmi_inst|tmds_serial_blue|Mux2~0_combout  = ( \hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & ( \hdmi_inst|tmds_serial_blue|i [1] & ( \hdmi_inst|tmds_encoder_blue|out [6] ) ) ) # ( !\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & ( 
// \hdmi_inst|tmds_serial_blue|i [1] & ( \hdmi_inst|tmds_encoder_blue|out [2] ) ) ) # ( \hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & ( !\hdmi_inst|tmds_serial_blue|i [1] & ( \hdmi_inst|tmds_encoder_blue|out [4] ) ) ) # ( 
// !\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q  & ( !\hdmi_inst|tmds_serial_blue|i [1] & ( \hdmi_inst|tmds_encoder_blue|out [0] ) ) )

	.dataa(!\hdmi_inst|tmds_encoder_blue|out [2]),
	.datab(!\hdmi_inst|tmds_encoder_blue|out [0]),
	.datac(!\hdmi_inst|tmds_encoder_blue|out [6]),
	.datad(!\hdmi_inst|tmds_encoder_blue|out [4]),
	.datae(!\hdmi_inst|tmds_serial_blue|i[2]~DUPLICATE_q ),
	.dataf(!\hdmi_inst|tmds_serial_blue|i [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_serial_blue|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_blue|Mux2~0 .extended_lut = "off";
defparam \hdmi_inst|tmds_serial_blue|Mux2~0 .lut_mask = 64'h333300FF55550F0F;
defparam \hdmi_inst|tmds_serial_blue|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N45
cyclonev_lcell_comb \hdmi_inst|tmds_serial_blue|Mux2~1 (
// Equation(s):
// \hdmi_inst|tmds_serial_blue|Mux2~1_combout  = ( \hdmi_inst|tmds_serial_blue|Mux2~0_combout  & ( (!\hdmi_inst|tmds_serial_blue|i [3]) # (\hdmi_inst|tmds_encoder_blue|out [8]) ) ) # ( !\hdmi_inst|tmds_serial_blue|Mux2~0_combout  & ( 
// (\hdmi_inst|tmds_serial_blue|i [3] & \hdmi_inst|tmds_encoder_blue|out [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_inst|tmds_serial_blue|i [3]),
	.datad(!\hdmi_inst|tmds_encoder_blue|out [8]),
	.datae(gnd),
	.dataf(!\hdmi_inst|tmds_serial_blue|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|tmds_serial_blue|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_blue|Mux2~1 .extended_lut = "off";
defparam \hdmi_inst|tmds_serial_blue|Mux2~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \hdmi_inst|tmds_serial_blue|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X17_Y0_N101
cyclonev_ddio_out \hdmi_inst|tmds_serial_blue|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] (
	.datainlo(!\hdmi_inst|tmds_serial_blue|Mux3~1_combout ),
	.datainhi(!\hdmi_inst|tmds_serial_blue|Mux2~1_combout ),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hdmi_inst|tmds_serial_blue|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_blue|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .async_mode = "none";
defparam \hdmi_inst|tmds_serial_blue|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .half_rate_mode = "false";
defparam \hdmi_inst|tmds_serial_blue|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .power_up = "low";
defparam \hdmi_inst|tmds_serial_blue|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .sync_mode = "none";
defparam \hdmi_inst|tmds_serial_blue|ddio_inst_inv|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X19_Y0_N44
cyclonev_ddio_out \hdmi_inst|tmds_serial_blue|ddio_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] (
	.datainlo(\hdmi_inst|tmds_serial_blue|Mux3~1_combout ),
	.datainhi(\hdmi_inst|tmds_serial_blue|Mux2~1_combout ),
	.clkhi(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clklo(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.muxsel(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hdmi_inst|tmds_serial_blue|ddio_inst|ALTDDIO_OUT_component|auto_generated|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \hdmi_inst|tmds_serial_blue|ddio_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .async_mode = "none";
defparam \hdmi_inst|tmds_serial_blue|ddio_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .half_rate_mode = "false";
defparam \hdmi_inst|tmds_serial_blue|ddio_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .power_up = "low";
defparam \hdmi_inst|tmds_serial_blue|ddio_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .sync_mode = "none";
defparam \hdmi_inst|tmds_serial_blue|ddio_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: MLABCELL_X19_Y4_N27
cyclonev_lcell_comb \hdmi_inst|clk_p.n~0 (
// Equation(s):
// \hdmi_inst|clk_p.n~0_combout  = ( !GLOBAL(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|clk_p.n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|clk_p.n~0 .extended_lut = "off";
defparam \hdmi_inst|clk_p.n~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \hdmi_inst|clk_p.n~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N16
dffeas \hdmi_inst|clk_p.n (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_inst|clk_p.n~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|clk_p.n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|clk_p.n .is_wysiwyg = "true";
defparam \hdmi_inst|clk_p.n .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N15
cyclonev_lcell_comb \hdmi_inst|clk_p.p~feeder (
// Equation(s):
// \hdmi_inst|clk_p.p~feeder_combout  = ( GLOBAL(\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_inst|clk_p.p~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_inst|clk_p.p~feeder .extended_lut = "off";
defparam \hdmi_inst|clk_p.p~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \hdmi_inst|clk_p.p~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N16
dffeas \hdmi_inst|clk_p.p (
	.clk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_inst|clk_p.p~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_inst|clk_p.p~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_inst|clk_p.p .is_wysiwyg = "true";
defparam \hdmi_inst|clk_p.p .power_up = "low";
// synopsys translate_on

// Location: HPSINTERFACEDBGAPB_X32_Y53_N111
cyclonev_hps_interface_dbg_apb \u0|hps_0|fpga_interfaces|debug_apb (
	.p_slv_err(gnd),
	.p_ready(gnd),
	.p_clk(gnd),
	.p_clk_en(gnd),
	.dbg_apb_disable(gnd),
	.p_rdata(32'b00000000000000000000000000000000),
	.p_addr_31(\u0|hps_0|fpga_interfaces|debug_apb~O_P_ADDR_31 ),
	.p_write(),
	.p_sel(),
	.p_enable(),
	.p_reset_n(),
	.p_addr(),
	.p_wdata());
// synopsys translate_off
defparam \u0|hps_0|fpga_interfaces|debug_apb .dummy_param = 256;
// synopsys translate_on

// Location: HPSINTERFACETPIUTRACE_X32_Y18_N111
cyclonev_hps_interface_tpiu_trace \u0|hps_0|fpga_interfaces|tpiu (
	.traceclk_ctl(vcc),
	.traceclkin(gnd),
	.traceclk(),
	.trace_data(\u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus ));

// Location: HPSINTERFACEBOOTFROMFPGA_X32_Y46_N111
cyclonev_hps_interface_boot_from_fpga \u0|hps_0|fpga_interfaces|boot_from_fpga (
	.boot_from_fpga_on_failure(gnd),
	.boot_from_fpga_ready(gnd),
	.bsel_en(gnd),
	.csel_en(gnd),
	.bsel({gnd,gnd,vcc}),
	.csel({gnd,vcc}),
	.fake_dout(\u0|hps_0|fpga_interfaces|boot_from_fpga~fake_dout ));

// Location: HPSINTERFACEFPGA2HPS_X32_Y23_N111
cyclonev_hps_interface_fpga2hps \u0|hps_0|fpga_interfaces|fpga2hps (
	.arvalid(gnd),
	.awvalid(gnd),
	.bready(gnd),
	.clk(gnd),
	.rready(gnd),
	.wlast(gnd),
	.wvalid(gnd),
	.araddr(32'b00000000000000000000000000000000),
	.arburst(2'b00),
	.arcache(4'b0000),
	.arid(8'b00000000),
	.arlen(4'b0000),
	.arlock(2'b00),
	.arprot(3'b000),
	.arsize(3'b000),
	.aruser(5'b00000),
	.awaddr(32'b00000000000000000000000000000000),
	.awburst(2'b00),
	.awcache(4'b0000),
	.awid(8'b00000000),
	.awlen(4'b0000),
	.awlock(2'b00),
	.awprot(3'b000),
	.awsize(3'b000),
	.awuser(5'b00000),
	.port_size_config({vcc,vcc}),
	.wdata(128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.wid(8'b00000000),
	.wstrb(16'b0000000000000000),
	.arready(\u0|hps_0|fpga_interfaces|fpga2hps~arready ),
	.awready(),
	.bvalid(),
	.rlast(),
	.rvalid(),
	.wready(),
	.bid(),
	.bresp(),
	.rdata(),
	.rid(),
	.rresp());
// synopsys translate_off
defparam \u0|hps_0|fpga_interfaces|fpga2hps .data_width = 32;
// synopsys translate_on

// Location: HPSINTERFACEHPS2FPGA_X32_Y24_N111
cyclonev_hps_interface_hps2fpga \u0|hps_0|fpga_interfaces|hps2fpga (
	.arready(gnd),
	.awready(gnd),
	.bvalid(gnd),
	.clk(gnd),
	.rlast(gnd),
	.rvalid(gnd),
	.wready(gnd),
	.bid(12'b000000000000),
	.bresp(2'b00),
	.port_size_config({vcc,vcc}),
	.rdata(128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.rid(12'b000000000000),
	.rresp(2'b00),
	.arvalid(),
	.awvalid(),
	.bready(),
	.rready(),
	.wlast(),
	.wvalid(),
	.araddr(\u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus ),
	.arburst(),
	.arcache(),
	.arid(),
	.arlen(),
	.arlock(),
	.arprot(),
	.arsize(),
	.awaddr(),
	.awburst(),
	.awcache(),
	.awid(),
	.awlen(),
	.awlock(),
	.awprot(),
	.awsize(),
	.wdata(),
	.wid(),
	.wstrb());
// synopsys translate_off
defparam \u0|hps_0|fpga_interfaces|hps2fpga .data_width = 32;
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N75
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y32_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
