# 
# Synthesis run script generated by Vivado
# 

proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
create_project -in_memory -part xc7z020clg400-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.cache/wt [current_project]
set_property parent.project_path C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_FIFO XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language VHDL [current_project]
set_property board_part em.avnet.com:microzed_7020:part0:1.1 [current_project]
set_property ip_repo_paths {
  c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/parameter_load_2/parameter_load_2_1.0
  c:/Users/Jorge/Documents/GitHub/nvHIL/hls/DC_DC_proof_V2/dc_dc_prj/sol_IP_Vivado
  c:/Users/Jorge/Documents/GitHub/nvHIL/hls/3ph_modulator_V2/three_ph_mod_prj/sol_IP_Vivado
  c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/IP_AD5293/IP_AD5293
  c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/TCA_9538_inputs
  c:/Users/Jorge/Documents/GitHub/nvHIL/hls/grid_3ph_inv_V2/grid_3ph_bridge_prj/sol_IP_Vivado
  c:/Users/Jorge/Documents/GitHub/nvHIL/hls/LCL_filter_V2/LCL_filter_prj/sol_IP_Vivado
  c:/Users/Jorge/Documents/GitHub/nvHIL/hls/DC_bus_V2/dc_bus_prj/sol_IP_Vivado
  c:/Users/Jorge/Documents/GitHub/nvHIL/hls/grid_V2/grid_prj/sol_IP_Vivado
  c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/IP_TCA9538
  c:/Users/Jorge/Documents/GitHub/nvHIL/hls/gain_offset_truncation_V2/gain_offset_truncation_prj/sol_IP_Vivado
  c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/IP_NV_io_controller/NV_io_controller_1.0
  c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/IP_DAC121S101/IP_DAC121S101
  c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/IP_parameter_load/NV_parameter_load_1.0
  c:/Users/Jorge/Documents/GitHub/nvHIL/hls/wind_tur_V2/wind_turb_V2_prj/sol_IP_Vivado
  c:/Users/Jorge/Documents/GitHub/nvHIL/hls/pmsm_V2/pmsm_V2_prj/sol_IP_Vivado
  c:/Users/Jorge/Documents/GitHub/nvHIL/hls/pmsm_3ph_inv_V2/pmsm_inv_prj/sol_IP_Vivado
} [current_project]
set_property ip_output_repo c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_vhdl -library xil_defaultlib {
  C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/new/Modulator.vhd
  C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/new/FSM.vhd
  C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/new/IP_test_mode.vhd
  C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/new/start_peripheral.vhd
  C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/new/NOT.vhd
  C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/new/DAC121s101_V2.vhd
  C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/new/AD5293_v2.vhd
  C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/new/AD_7476_input.vhd
  C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/new/DeMultiplexer_8bits.vhd
  C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/new/IGBT_input_selector.vhd
  C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/new/bit_order_adjust_tca9538.vhd
  C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/new/serial_interrupt.vhd
  C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/new/start_200ns.vhd
  C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/new/3ph_modulator.vhd
  C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/hdl/NV_project_wrapper.vhd
}
add_files C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/NV_project.bd
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_wind_turb_0_0/constraints/wind_turb_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_pmsm_0_0/constraints/pmsm_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_bridge3ph_0_0/constraints/bridge3ph_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_DCbus_dynamic_0_0/constraints/DCbus_dynamic_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_grid_bridge3ph_0_0/constraints/grid_bridge3ph_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_lcl_filter_0_0/constraints/lcl_filter_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_grid_0_0/constraints/grid_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_processing_system7_0_1/NV_project_processing_system7_0_1.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_axi_gpio_0_1/NV_project_axi_gpio_0_1_board.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_axi_gpio_0_1/NV_project_axi_gpio_0_1_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_axi_gpio_0_1/NV_project_axi_gpio_0_1.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_rst_ps7_0_100M_0/NV_project_rst_ps7_0_100M_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_rst_ps7_0_100M_0/NV_project_rst_ps7_0_100M_0.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_rst_ps7_0_100M_0/NV_project_rst_ps7_0_100M_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_xbar_0/NV_project_xbar_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_gain_offset_truncation_1_1/constraints/gain_offset_truncation_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_rst_ps7_0_50M_2/NV_project_rst_ps7_0_50M_2_board.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_rst_ps7_0_50M_2/NV_project_rst_ps7_0_50M_2.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_rst_ps7_0_50M_2/NV_project_rst_ps7_0_50M_2_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_rst_ps7_0_10M_0/NV_project_rst_ps7_0_10M_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_rst_ps7_0_10M_0/NV_project_rst_ps7_0_10M_0.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_rst_ps7_0_10M_0/NV_project_rst_ps7_0_10M_0_ooc.xdc]
set_property used_in_synthesis false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_system_ila_0_0/bd_0/ip/ip_0/bd_f43d_ila_lib_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_system_ila_0_0/bd_0/bd_f43d_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_system_ila_0_0/NV_project_system_ila_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_dc_dc_0_0/constraints/dc_dc_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/ip/NV_project_auto_pc_0/NV_project_auto_pc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/sources_1/bd/NV_project/NV_project_ooc.xdc]

# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/constrs_1/new/NV_constraints.xdc
set_property used_in_implementation false [get_files C:/Users/Jorge/Documents/GitHub/nvHIL/Vivado/NV_project/NV_project/NV_project.srcs/constrs_1/new/NV_constraints.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]

synth_design -top NV_project_wrapper -part xc7z020clg400-1 -retiming


# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef NV_project_wrapper.dcp
create_report "synth_1_synth_report_utilization_0" "report_utilization -file NV_project_wrapper_utilization_synth.rpt -pb NV_project_wrapper_utilization_synth.pb"
