
BallancingRobot_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a09c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  0800a240  0800a240  0000b240  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a684  0800a684  0000c1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a684  0800a684  0000b684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a68c  0800a68c  0000c1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a68c  0800a68c  0000b68c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a690  0800a690  0000b690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800a694  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000430  200001e0  0800a874  0000c1e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000610  0800a874  0000c610  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013029  00000000  00000000  0000c210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cd6  00000000  00000000  0001f239  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f8  00000000  00000000  00021f10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d46  00000000  00000000  00023008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018bf8  00000000  00000000  00023d4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015c90  00000000  00000000  0003c946  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093aa4  00000000  00000000  000525d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e607a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005be0  00000000  00000000  000e60c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000ebca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a224 	.word	0x0800a224

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800a224 	.word	0x0800a224

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <Encoder_Init>:
#include "Encoder.h"

#define VELOCITY_FILTER_ALPHA 0.7f

void Encoder_Init(Encoder_t *Encoder, TIM_HandleTypeDef *Tim, uint16_t PulsesPerRevolution, float SampleTime)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	60f8      	str	r0, [r7, #12]
 8001038:	60b9      	str	r1, [r7, #8]
 800103a:	4613      	mov	r3, r2
 800103c:	ed87 0a00 	vstr	s0, [r7]
 8001040:	80fb      	strh	r3, [r7, #6]
	Encoder->Tim = Tim;
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	68ba      	ldr	r2, [r7, #8]
 8001046:	601a      	str	r2, [r3, #0]
	Encoder->PulsesPerRevolution = PulsesPerRevolution;
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	88fa      	ldrh	r2, [r7, #6]
 800104c:	809a      	strh	r2, [r3, #4]
	Encoder->SampleTime = SampleTime;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	683a      	ldr	r2, [r7, #0]
 8001052:	609a      	str	r2, [r3, #8]

	Encoder->LastCounterValue = 0;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	2200      	movs	r2, #0
 8001058:	60da      	str	r2, [r3, #12]

	Encoder->TotalPulses = 0;
 800105a:	68f9      	ldr	r1, [r7, #12]
 800105c:	f04f 0200 	mov.w	r2, #0
 8001060:	f04f 0300 	mov.w	r3, #0
 8001064:	e9c1 2304 	strd	r2, r3, [r1, #16]
	Encoder->AngularVelocity = 0.0;
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	f04f 0200 	mov.w	r2, #0
 800106e:	619a      	str	r2, [r3, #24]
	Encoder->Angle = 0.0;
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	f04f 0200 	mov.w	r2, #0
 8001076:	61da      	str	r2, [r3, #28]

	__HAL_TIM_SET_COUNTER(Encoder->Tim, 0);					// Reset counter value
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	2200      	movs	r2, #0
 8001080:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Encoder_Start(Encoder->Tim, TIM_CHANNEL_ALL);	// Start the Encoder
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	213c      	movs	r1, #60	@ 0x3c
 8001088:	4618      	mov	r0, r3
 800108a:	f003 fb6f 	bl	800476c <HAL_TIM_Encoder_Start>
}
 800108e:	bf00      	nop
 8001090:	3710      	adds	r7, #16
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
	...

08001098 <MPU6050_Init>:
//Complementary filter function to estimate current angle
static void ComplementaryFilter(float *roll, float *pitch, float roll_accel, float pitch_accel);

//Initialize MPU6050
MPU6050_STATE_t MPU6050_Init(MPU6050_t *MPU6050, I2C_HandleTypeDef *Hi2c, uint16_t Address)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af00      	add	r7, sp, #0
 800109e:	60f8      	str	r0, [r7, #12]
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	4613      	mov	r3, r2
 80010a4:	80fb      	strh	r3, [r7, #6]
    uint8_t CheckID;

    MPU6050->hi2c     = Hi2c;
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	68ba      	ldr	r2, [r7, #8]
 80010aa:	601a      	str	r2, [r3, #0]
    MPU6050->address  = Address;
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	88fa      	ldrh	r2, [r7, #6]
 80010b0:	809a      	strh	r2, [r3, #4]

    CheckID = Read8(MPU6050, 0x75);
 80010b2:	2175      	movs	r1, #117	@ 0x75
 80010b4:	68f8      	ldr	r0, [r7, #12]
 80010b6:	f000 f884 	bl	80011c2 <Read8>
 80010ba:	4603      	mov	r3, r0
 80010bc:	75fb      	strb	r3, [r7, #23]
    if (CheckID != 0x68) 										//Checking sensor ID
 80010be:	7dfb      	ldrb	r3, [r7, #23]
 80010c0:	2b68      	cmp	r3, #104	@ 0x68
 80010c2:	d001      	beq.n	80010c8 <MPU6050_Init+0x30>
    {
        return MPU6050_ERROR;
 80010c4:	2301      	movs	r3, #1
 80010c6:	e02a      	b.n	800111e <MPU6050_Init+0x86>
    }

    if (MPU6050_WakeUp(MPU6050) != MPU6050_OK) 					//Waking up the sensor
 80010c8:	68f8      	ldr	r0, [r7, #12]
 80010ca:	f000 f839 	bl	8001140 <MPU6050_WakeUp>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MPU6050_Init+0x40>
    {
        return MPU6050_ERROR;
 80010d4:	2301      	movs	r3, #1
 80010d6:	e022      	b.n	800111e <MPU6050_Init+0x86>
    }
    if (MPU6050_SetAccelerationRange(MPU6050) != MPU6050_OK) 	//Setting acceleration range
 80010d8:	68f8      	ldr	r0, [r7, #12]
 80010da:	f000 f8ca 	bl	8001272 <MPU6050_SetAccelerationRange>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <MPU6050_Init+0x50>
    {
        return MPU6050_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e01a      	b.n	800111e <MPU6050_Init+0x86>
    }
    if (MPU6050_SetGyroRange(MPU6050) != MPU6050_OK) 			//Setting gyroscope range
 80010e8:	68f8      	ldr	r0, [r7, #12]
 80010ea:	f000 f8a5 	bl	8001238 <MPU6050_SetGyroRange>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <MPU6050_Init+0x60>
    {
        return MPU6050_ERROR;
 80010f4:	2301      	movs	r3, #1
 80010f6:	e012      	b.n	800111e <MPU6050_Init+0x86>
    }

    MPU6050->AccelOffset.X = ACCEL_OFFSET_X;					//Load calibration offsets
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	4a0b      	ldr	r2, [pc, #44]	@ (8001128 <MPU6050_Init+0x90>)
 80010fc:	609a      	str	r2, [r3, #8]
    MPU6050->AccelOffset.Y = ACCEL_OFFSET_Y;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	4a0a      	ldr	r2, [pc, #40]	@ (800112c <MPU6050_Init+0x94>)
 8001102:	60da      	str	r2, [r3, #12]
    MPU6050->AccelOffset.Z = ACCEL_OFFSET_Z;
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	4a0a      	ldr	r2, [pc, #40]	@ (8001130 <MPU6050_Init+0x98>)
 8001108:	611a      	str	r2, [r3, #16]

    MPU6050->GyroOffset.X  = GYRO_OFFSET_X;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	4a09      	ldr	r2, [pc, #36]	@ (8001134 <MPU6050_Init+0x9c>)
 800110e:	615a      	str	r2, [r3, #20]
    MPU6050->GyroOffset.Y  = GYRO_OFFSET_Y;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	4a09      	ldr	r2, [pc, #36]	@ (8001138 <MPU6050_Init+0xa0>)
 8001114:	619a      	str	r2, [r3, #24]
    MPU6050->GyroOffset.Z  = GYRO_OFFSET_Z;
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	4a08      	ldr	r2, [pc, #32]	@ (800113c <MPU6050_Init+0xa4>)
 800111a:	61da      	str	r2, [r3, #28]

    return MPU6050_OK;
 800111c:	2300      	movs	r3, #0
}
 800111e:	4618      	mov	r0, r3
 8001120:	3718      	adds	r7, #24
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	c439d70a 	.word	0xc439d70a
 800112c:	c12851ec 	.word	0xc12851ec
 8001130:	445caa40 	.word	0x445caa40
 8001134:	c2b935c3 	.word	0xc2b935c3
 8001138:	c2586666 	.word	0xc2586666
 800113c:	c39021ec 	.word	0xc39021ec

08001140 <MPU6050_WakeUp>:
{
    return Read8(MPU6050, 0x75);
}

MPU6050_STATE_t MPU6050_WakeUp(MPU6050_t *MPU6050)	//Waking up MPU6050 from sleep mode
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
    uint8_t Value = Read8(MPU6050, PWR_MGMT_1);
 8001148:	216b      	movs	r1, #107	@ 0x6b
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f000 f839 	bl	80011c2 <Read8>
 8001150:	4603      	mov	r3, r0
 8001152:	73fb      	strb	r3, [r7, #15]

    Value &= ~(1 << 6);  // disable sleep
 8001154:	7bfb      	ldrb	r3, [r7, #15]
 8001156:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800115a:	73fb      	strb	r3, [r7, #15]
    Value &= ~(1 << 5);  // disable cycle
 800115c:	7bfb      	ldrb	r3, [r7, #15]
 800115e:	f023 0320 	bic.w	r3, r3, #32
 8001162:	73fb      	strb	r3, [r7, #15]
    Value |= (1 << 3);   // disable temperature sensor
 8001164:	7bfb      	ldrb	r3, [r7, #15]
 8001166:	f043 0308 	orr.w	r3, r3, #8
 800116a:	73fb      	strb	r3, [r7, #15]

    Value &= ~0x07;
 800116c:	7bfb      	ldrb	r3, [r7, #15]
 800116e:	f023 0307 	bic.w	r3, r3, #7
 8001172:	73fb      	strb	r3, [r7, #15]
    Value |= 0x01;
 8001174:	7bfb      	ldrb	r3, [r7, #15]
 8001176:	f043 0301 	orr.w	r3, r3, #1
 800117a:	73fb      	strb	r3, [r7, #15]

    Write8(MPU6050, PWR_MGMT_1, Value);
 800117c:	7bfb      	ldrb	r3, [r7, #15]
 800117e:	461a      	mov	r2, r3
 8001180:	216b      	movs	r1, #107	@ 0x6b
 8001182:	6878      	ldr	r0, [r7, #4]
 8001184:	f000 f83a 	bl	80011fc <Write8>

    Value = Read8(MPU6050, CONFIG);
 8001188:	211a      	movs	r1, #26
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f000 f819 	bl	80011c2 <Read8>
 8001190:	4603      	mov	r3, r0
 8001192:	73fb      	strb	r3, [r7, #15]
    Value &= ~((1 << 3) | (1 << 4) | (1 << 5)); // disable external sync
 8001194:	7bfb      	ldrb	r3, [r7, #15]
 8001196:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 800119a:	73fb      	strb	r3, [r7, #15]
    Value &= ~0x07;
 800119c:	7bfb      	ldrb	r3, [r7, #15]
 800119e:	f023 0307 	bic.w	r3, r3, #7
 80011a2:	73fb      	strb	r3, [r7, #15]
    //Value |= ((1 << 1) | (1 << 0)); // set LPF to reduce noise
    Value |= (1 << 2);
 80011a4:	7bfb      	ldrb	r3, [r7, #15]
 80011a6:	f043 0304 	orr.w	r3, r3, #4
 80011aa:	73fb      	strb	r3, [r7, #15]

    return Write8(MPU6050, CONFIG, Value);
 80011ac:	7bfb      	ldrb	r3, [r7, #15]
 80011ae:	461a      	mov	r2, r3
 80011b0:	211a      	movs	r1, #26
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f000 f822 	bl	80011fc <Write8>
 80011b8:	4603      	mov	r3, r0
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3710      	adds	r7, #16
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}

080011c2 <Read8>:

/* ---------------- PRIVATE HELP FUNCTIONS ---------------- */

// Function to read 8 bits from MPU6050
static uint8_t Read8(MPU6050_t *MPU6050, uint8_t Register)
{
 80011c2:	b580      	push	{r7, lr}
 80011c4:	b088      	sub	sp, #32
 80011c6:	af04      	add	r7, sp, #16
 80011c8:	6078      	str	r0, [r7, #4]
 80011ca:	460b      	mov	r3, r1
 80011cc:	70fb      	strb	r3, [r7, #3]
    uint8_t Value;
    HAL_I2C_Mem_Read(MPU6050->hi2c, (MPU6050->address) << 1, Register, 1, &Value, 1, MPU6050_TIMEOUT);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6818      	ldr	r0, [r3, #0]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	889b      	ldrh	r3, [r3, #4]
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	b299      	uxth	r1, r3
 80011da:	78fb      	ldrb	r3, [r7, #3]
 80011dc:	b29a      	uxth	r2, r3
 80011de:	2364      	movs	r3, #100	@ 0x64
 80011e0:	9302      	str	r3, [sp, #8]
 80011e2:	2301      	movs	r3, #1
 80011e4:	9301      	str	r3, [sp, #4]
 80011e6:	f107 030f 	add.w	r3, r7, #15
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	2301      	movs	r3, #1
 80011ee:	f001 fdc5 	bl	8002d7c <HAL_I2C_Mem_Read>
    return Value;
 80011f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3710      	adds	r7, #16
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}

080011fc <Write8>:
// Function to write 8 bits to MPU6050
static MPU6050_STATE_t Write8(MPU6050_t *MPU6050, uint8_t Register, uint8_t Value)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af04      	add	r7, sp, #16
 8001202:	6078      	str	r0, [r7, #4]
 8001204:	460b      	mov	r3, r1
 8001206:	70fb      	strb	r3, [r7, #3]
 8001208:	4613      	mov	r3, r2
 800120a:	70bb      	strb	r3, [r7, #2]
    return HAL_I2C_Mem_Write(MPU6050->hi2c, (MPU6050->address) << 1, Register, 1, &Value, 1, MPU6050_TIMEOUT);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6818      	ldr	r0, [r3, #0]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	889b      	ldrh	r3, [r3, #4]
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	b299      	uxth	r1, r3
 8001218:	78fb      	ldrb	r3, [r7, #3]
 800121a:	b29a      	uxth	r2, r3
 800121c:	2364      	movs	r3, #100	@ 0x64
 800121e:	9302      	str	r3, [sp, #8]
 8001220:	2301      	movs	r3, #1
 8001222:	9301      	str	r3, [sp, #4]
 8001224:	1cbb      	adds	r3, r7, #2
 8001226:	9300      	str	r3, [sp, #0]
 8001228:	2301      	movs	r3, #1
 800122a:	f001 fcad 	bl	8002b88 <HAL_I2C_Mem_Write>
 800122e:	4603      	mov	r3, r0
}
 8001230:	4618      	mov	r0, r3
 8001232:	3708      	adds	r7, #8
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <MPU6050_SetGyroRange>:
    HAL_I2C_Mem_Read(MPU6050->hi2c, (MPU6050->address) << 1, Register, 1, Value, 2, MPU6050_TIMEOUT);
    return (int16_t)((Value[0] << 8) | Value[1]);
}
// Setting up gyro range
static MPU6050_STATE_t MPU6050_SetGyroRange(MPU6050_t *MPU6050)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
    uint8_t RegisterValue = Read8(MPU6050, GYRO_CONFIG);
 8001240:	211b      	movs	r1, #27
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f7ff ffbd 	bl	80011c2 <Read8>
 8001248:	4603      	mov	r3, r0
 800124a:	73fb      	strb	r3, [r7, #15]
    RegisterValue &= ~( (1 << 3) | (1 << 4) );
 800124c:	7bfb      	ldrb	r3, [r7, #15]
 800124e:	f023 0318 	bic.w	r3, r3, #24
 8001252:	73fb      	strb	r3, [r7, #15]
    RegisterValue |= (1 << 3);// 500/s
 8001254:	7bfb      	ldrb	r3, [r7, #15]
 8001256:	f043 0308 	orr.w	r3, r3, #8
 800125a:	73fb      	strb	r3, [r7, #15]
    return Write8(MPU6050, GYRO_CONFIG, RegisterValue);
 800125c:	7bfb      	ldrb	r3, [r7, #15]
 800125e:	461a      	mov	r2, r3
 8001260:	211b      	movs	r1, #27
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f7ff ffca 	bl	80011fc <Write8>
 8001268:	4603      	mov	r3, r0
}
 800126a:	4618      	mov	r0, r3
 800126c:	3710      	adds	r7, #16
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}

08001272 <MPU6050_SetAccelerationRange>:
// Setting up accelerometer range
static MPU6050_STATE_t MPU6050_SetAccelerationRange(MPU6050_t *MPU6050)
{
 8001272:	b580      	push	{r7, lr}
 8001274:	b084      	sub	sp, #16
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
    uint8_t RegisterValue = Read8(MPU6050, ACCEL_CONFIG);
 800127a:	211c      	movs	r1, #28
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7ff ffa0 	bl	80011c2 <Read8>
 8001282:	4603      	mov	r3, r0
 8001284:	73fb      	strb	r3, [r7, #15]
    RegisterValue &= ~( (1 << 4) | (1 << 5) ); // 2g
 8001286:	7bfb      	ldrb	r3, [r7, #15]
 8001288:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800128c:	73fb      	strb	r3, [r7, #15]
    return Write8(MPU6050, ACCEL_CONFIG, RegisterValue);
 800128e:	7bfb      	ldrb	r3, [r7, #15]
 8001290:	461a      	mov	r2, r3
 8001292:	211c      	movs	r1, #28
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f7ff ffb1 	bl	80011fc <Write8>
 800129a:	4603      	mov	r3, r0
}
 800129c:	4618      	mov	r0, r3
 800129e:	3710      	adds	r7, #16
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}

080012a4 <PID_Init>:
 * Author: jakub
 */
#include "PID.h"

void PID_Init(PID_t *Pid, float P, float I, float D, float SampleTime, float MaxValue, float MinValue)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b089      	sub	sp, #36	@ 0x24
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	61f8      	str	r0, [r7, #28]
 80012ac:	ed87 0a06 	vstr	s0, [r7, #24]
 80012b0:	edc7 0a05 	vstr	s1, [r7, #20]
 80012b4:	ed87 1a04 	vstr	s2, [r7, #16]
 80012b8:	edc7 1a03 	vstr	s3, [r7, #12]
 80012bc:	ed87 2a02 	vstr	s4, [r7, #8]
 80012c0:	edc7 2a01 	vstr	s5, [r7, #4]
	Pid->P = P;
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	69ba      	ldr	r2, [r7, #24]
 80012c8:	601a      	str	r2, [r3, #0]
	Pid->I = I;
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	697a      	ldr	r2, [r7, #20]
 80012ce:	605a      	str	r2, [r3, #4]
	Pid->D = D;
 80012d0:	69fb      	ldr	r3, [r7, #28]
 80012d2:	693a      	ldr	r2, [r7, #16]
 80012d4:	609a      	str	r2, [r3, #8]

	Pid->SampleTime = SampleTime;
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	68fa      	ldr	r2, [r7, #12]
 80012da:	60da      	str	r2, [r3, #12]
	Pid->MaxValue = MaxValue;
 80012dc:	69fb      	ldr	r3, [r7, #28]
 80012de:	68ba      	ldr	r2, [r7, #8]
 80012e0:	611a      	str	r2, [r3, #16]
	Pid->MinValue = MinValue;
 80012e2:	69fb      	ldr	r3, [r7, #28]
 80012e4:	687a      	ldr	r2, [r7, #4]
 80012e6:	615a      	str	r2, [r3, #20]

	// Reset values
	Pid->Integrator = 0.0f;
 80012e8:	69fb      	ldr	r3, [r7, #28]
 80012ea:	f04f 0200 	mov.w	r2, #0
 80012ee:	619a      	str	r2, [r3, #24]
	Pid->LastError = 0.0f;
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	f04f 0200 	mov.w	r2, #0
 80012f6:	61da      	str	r2, [r3, #28]
	Pid->LastMeasurement = 0.0f;
 80012f8:	69fb      	ldr	r3, [r7, #28]
 80012fa:	f04f 0200 	mov.w	r2, #0
 80012fe:	621a      	str	r2, [r3, #32]
	Pid->Clamp = 0;
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	2200      	movs	r2, #0
 8001304:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 8001308:	bf00      	nop
 800130a:	3724      	adds	r7, #36	@ 0x24
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr

08001314 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b08a      	sub	sp, #40	@ 0x28
 8001318:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800131a:	f107 0314 	add.w	r3, r7, #20
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	605a      	str	r2, [r3, #4]
 8001324:	609a      	str	r2, [r3, #8]
 8001326:	60da      	str	r2, [r3, #12]
 8001328:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	613b      	str	r3, [r7, #16]
 800132e:	4b32      	ldr	r3, [pc, #200]	@ (80013f8 <MX_GPIO_Init+0xe4>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001332:	4a31      	ldr	r2, [pc, #196]	@ (80013f8 <MX_GPIO_Init+0xe4>)
 8001334:	f043 0304 	orr.w	r3, r3, #4
 8001338:	6313      	str	r3, [r2, #48]	@ 0x30
 800133a:	4b2f      	ldr	r3, [pc, #188]	@ (80013f8 <MX_GPIO_Init+0xe4>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133e:	f003 0304 	and.w	r3, r3, #4
 8001342:	613b      	str	r3, [r7, #16]
 8001344:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	4b2b      	ldr	r3, [pc, #172]	@ (80013f8 <MX_GPIO_Init+0xe4>)
 800134c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800134e:	4a2a      	ldr	r2, [pc, #168]	@ (80013f8 <MX_GPIO_Init+0xe4>)
 8001350:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001354:	6313      	str	r3, [r2, #48]	@ 0x30
 8001356:	4b28      	ldr	r3, [pc, #160]	@ (80013f8 <MX_GPIO_Init+0xe4>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001362:	2300      	movs	r3, #0
 8001364:	60bb      	str	r3, [r7, #8]
 8001366:	4b24      	ldr	r3, [pc, #144]	@ (80013f8 <MX_GPIO_Init+0xe4>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136a:	4a23      	ldr	r2, [pc, #140]	@ (80013f8 <MX_GPIO_Init+0xe4>)
 800136c:	f043 0301 	orr.w	r3, r3, #1
 8001370:	6313      	str	r3, [r2, #48]	@ 0x30
 8001372:	4b21      	ldr	r3, [pc, #132]	@ (80013f8 <MX_GPIO_Init+0xe4>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001376:	f003 0301 	and.w	r3, r3, #1
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800137e:	2300      	movs	r3, #0
 8001380:	607b      	str	r3, [r7, #4]
 8001382:	4b1d      	ldr	r3, [pc, #116]	@ (80013f8 <MX_GPIO_Init+0xe4>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001386:	4a1c      	ldr	r2, [pc, #112]	@ (80013f8 <MX_GPIO_Init+0xe4>)
 8001388:	f043 0302 	orr.w	r3, r3, #2
 800138c:	6313      	str	r3, [r2, #48]	@ 0x30
 800138e:	4b1a      	ldr	r3, [pc, #104]	@ (80013f8 <MX_GPIO_Init+0xe4>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001392:	f003 0302 	and.w	r3, r3, #2
 8001396:	607b      	str	r3, [r7, #4]
 8001398:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MotorA_Dir2_Pin|MotorA_Dir1_Pin, GPIO_PIN_RESET);
 800139a:	2200      	movs	r2, #0
 800139c:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 80013a0:	4816      	ldr	r0, [pc, #88]	@ (80013fc <MX_GPIO_Init+0xe8>)
 80013a2:	f001 fa93 	bl	80028cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MotorB_Dir2_Pin|MotorB_Dir1_Pin, GPIO_PIN_RESET);
 80013a6:	2200      	movs	r2, #0
 80013a8:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 80013ac:	4814      	ldr	r0, [pc, #80]	@ (8001400 <MX_GPIO_Init+0xec>)
 80013ae:	f001 fa8d 	bl	80028cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MotorA_Dir2_Pin MotorA_Dir1_Pin */
  GPIO_InitStruct.Pin = MotorA_Dir2_Pin|MotorA_Dir1_Pin;
 80013b2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80013b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b8:	2301      	movs	r3, #1
 80013ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c0:	2300      	movs	r3, #0
 80013c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c4:	f107 0314 	add.w	r3, r7, #20
 80013c8:	4619      	mov	r1, r3
 80013ca:	480c      	ldr	r0, [pc, #48]	@ (80013fc <MX_GPIO_Init+0xe8>)
 80013cc:	f001 f8fa 	bl	80025c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MotorB_Dir2_Pin MotorB_Dir1_Pin */
  GPIO_InitStruct.Pin = MotorB_Dir2_Pin|MotorB_Dir1_Pin;
 80013d0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80013d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d6:	2301      	movs	r3, #1
 80013d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013da:	2300      	movs	r3, #0
 80013dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013de:	2300      	movs	r3, #0
 80013e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e2:	f107 0314 	add.w	r3, r7, #20
 80013e6:	4619      	mov	r1, r3
 80013e8:	4805      	ldr	r0, [pc, #20]	@ (8001400 <MX_GPIO_Init+0xec>)
 80013ea:	f001 f8eb 	bl	80025c4 <HAL_GPIO_Init>

}
 80013ee:	bf00      	nop
 80013f0:	3728      	adds	r7, #40	@ 0x28
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	40023800 	.word	0x40023800
 80013fc:	40020400 	.word	0x40020400
 8001400:	40020000 	.word	0x40020000

08001404 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001408:	4b12      	ldr	r3, [pc, #72]	@ (8001454 <MX_I2C1_Init+0x50>)
 800140a:	4a13      	ldr	r2, [pc, #76]	@ (8001458 <MX_I2C1_Init+0x54>)
 800140c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800140e:	4b11      	ldr	r3, [pc, #68]	@ (8001454 <MX_I2C1_Init+0x50>)
 8001410:	4a12      	ldr	r2, [pc, #72]	@ (800145c <MX_I2C1_Init+0x58>)
 8001412:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001414:	4b0f      	ldr	r3, [pc, #60]	@ (8001454 <MX_I2C1_Init+0x50>)
 8001416:	2200      	movs	r2, #0
 8001418:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800141a:	4b0e      	ldr	r3, [pc, #56]	@ (8001454 <MX_I2C1_Init+0x50>)
 800141c:	2200      	movs	r2, #0
 800141e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001420:	4b0c      	ldr	r3, [pc, #48]	@ (8001454 <MX_I2C1_Init+0x50>)
 8001422:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001426:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001428:	4b0a      	ldr	r3, [pc, #40]	@ (8001454 <MX_I2C1_Init+0x50>)
 800142a:	2200      	movs	r2, #0
 800142c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800142e:	4b09      	ldr	r3, [pc, #36]	@ (8001454 <MX_I2C1_Init+0x50>)
 8001430:	2200      	movs	r2, #0
 8001432:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001434:	4b07      	ldr	r3, [pc, #28]	@ (8001454 <MX_I2C1_Init+0x50>)
 8001436:	2200      	movs	r2, #0
 8001438:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800143a:	4b06      	ldr	r3, [pc, #24]	@ (8001454 <MX_I2C1_Init+0x50>)
 800143c:	2200      	movs	r2, #0
 800143e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001440:	4804      	ldr	r0, [pc, #16]	@ (8001454 <MX_I2C1_Init+0x50>)
 8001442:	f001 fa5d 	bl	8002900 <HAL_I2C_Init>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800144c:	f000 f9cc 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001450:	bf00      	nop
 8001452:	bd80      	pop	{r7, pc}
 8001454:	200001fc 	.word	0x200001fc
 8001458:	40005400 	.word	0x40005400
 800145c:	000186a0 	.word	0x000186a0

08001460 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08a      	sub	sp, #40	@ 0x28
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001468:	f107 0314 	add.w	r3, r7, #20
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a19      	ldr	r2, [pc, #100]	@ (80014e4 <HAL_I2C_MspInit+0x84>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d12b      	bne.n	80014da <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	613b      	str	r3, [r7, #16]
 8001486:	4b18      	ldr	r3, [pc, #96]	@ (80014e8 <HAL_I2C_MspInit+0x88>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148a:	4a17      	ldr	r2, [pc, #92]	@ (80014e8 <HAL_I2C_MspInit+0x88>)
 800148c:	f043 0302 	orr.w	r3, r3, #2
 8001490:	6313      	str	r3, [r2, #48]	@ 0x30
 8001492:	4b15      	ldr	r3, [pc, #84]	@ (80014e8 <HAL_I2C_MspInit+0x88>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001496:	f003 0302 	and.w	r3, r3, #2
 800149a:	613b      	str	r3, [r7, #16]
 800149c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800149e:	23c0      	movs	r3, #192	@ 0xc0
 80014a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014a2:	2312      	movs	r3, #18
 80014a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a6:	2300      	movs	r3, #0
 80014a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014aa:	2303      	movs	r3, #3
 80014ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014ae:	2304      	movs	r3, #4
 80014b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b2:	f107 0314 	add.w	r3, r7, #20
 80014b6:	4619      	mov	r1, r3
 80014b8:	480c      	ldr	r0, [pc, #48]	@ (80014ec <HAL_I2C_MspInit+0x8c>)
 80014ba:	f001 f883 	bl	80025c4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	60fb      	str	r3, [r7, #12]
 80014c2:	4b09      	ldr	r3, [pc, #36]	@ (80014e8 <HAL_I2C_MspInit+0x88>)
 80014c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c6:	4a08      	ldr	r2, [pc, #32]	@ (80014e8 <HAL_I2C_MspInit+0x88>)
 80014c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ce:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <HAL_I2C_MspInit+0x88>)
 80014d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014d6:	60fb      	str	r3, [r7, #12]
 80014d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80014da:	bf00      	nop
 80014dc:	3728      	adds	r7, #40	@ 0x28
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40005400 	.word	0x40005400
 80014e8:	40023800 	.word	0x40023800
 80014ec:	40020400 	.word	0x40020400

080014f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014f6:	f000 febd 	bl	8002274 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014fa:	f000 f8eb 	bl	80016d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014fe:	f7ff ff09 	bl	8001314 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001502:	f000 fb47 	bl	8001b94 <MX_TIM1_Init>
  MX_TIM5_Init();
 8001506:	f000 fcb9 	bl	8001e7c <MX_TIM5_Init>
  MX_I2C1_Init();
 800150a:	f7ff ff7b 	bl	8001404 <MX_I2C1_Init>
  MX_TIM2_Init();
 800150e:	f000 fbed 	bl	8001cec <MX_TIM2_Init>
  MX_TIM4_Init();
 8001512:	f000 fc3f 	bl	8001d94 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8001516:	f000 fe11 	bl	800213c <MX_USART2_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800151a:	f000 f943 	bl	80017a4 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  //initializing motors
  //start PWM
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); //for motor A
 800151e:	2100      	movs	r1, #0
 8001520:	4852      	ldr	r0, [pc, #328]	@ (800166c <main+0x17c>)
 8001522:	f002 ffcd 	bl	80044c0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2); //for motor B
 8001526:	2104      	movs	r1, #4
 8001528:	4850      	ldr	r0, [pc, #320]	@ (800166c <main+0x17c>)
 800152a:	f002 ffc9 	bl	80044c0 <HAL_TIM_PWM_Start>

  Motor_Init(&MotorA, &htim1, TIM_CHANNEL_1, MotorA_PWM, MotorA_Dir1_GPIO_Port, MotorA_Dir1_Pin, MotorA_Dir2_GPIO_Port, MotorA_Dir2_Pin);
 800152e:	4b50      	ldr	r3, [pc, #320]	@ (8001670 <main+0x180>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	461a      	mov	r2, r3
 8001534:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001538:	9303      	str	r3, [sp, #12]
 800153a:	4b4e      	ldr	r3, [pc, #312]	@ (8001674 <main+0x184>)
 800153c:	9302      	str	r3, [sp, #8]
 800153e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001542:	9301      	str	r3, [sp, #4]
 8001544:	4b4b      	ldr	r3, [pc, #300]	@ (8001674 <main+0x184>)
 8001546:	9300      	str	r3, [sp, #0]
 8001548:	4613      	mov	r3, r2
 800154a:	2200      	movs	r2, #0
 800154c:	4947      	ldr	r1, [pc, #284]	@ (800166c <main+0x17c>)
 800154e:	484a      	ldr	r0, [pc, #296]	@ (8001678 <main+0x188>)
 8001550:	f000 f9c2 	bl	80018d8 <Motor_Init>
  Motor_Init(&MotorB, &htim1, TIM_CHANNEL_2, MotorB_PWM, MotorB_Dir1_GPIO_Port, MotorB_Dir1_Pin, MotorB_Dir2_GPIO_Port, MotorB_Dir2_Pin);
 8001554:	4b49      	ldr	r3, [pc, #292]	@ (800167c <main+0x18c>)
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	461a      	mov	r2, r3
 800155a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800155e:	9303      	str	r3, [sp, #12]
 8001560:	4b47      	ldr	r3, [pc, #284]	@ (8001680 <main+0x190>)
 8001562:	9302      	str	r3, [sp, #8]
 8001564:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001568:	9301      	str	r3, [sp, #4]
 800156a:	4b45      	ldr	r3, [pc, #276]	@ (8001680 <main+0x190>)
 800156c:	9300      	str	r3, [sp, #0]
 800156e:	4613      	mov	r3, r2
 8001570:	2204      	movs	r2, #4
 8001572:	493e      	ldr	r1, [pc, #248]	@ (800166c <main+0x17c>)
 8001574:	4843      	ldr	r0, [pc, #268]	@ (8001684 <main+0x194>)
 8001576:	f000 f9af 	bl	80018d8 <Motor_Init>

  //initializing encoders
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 800157a:	213c      	movs	r1, #60	@ 0x3c
 800157c:	4842      	ldr	r0, [pc, #264]	@ (8001688 <main+0x198>)
 800157e:	f003 f8f5 	bl	800476c <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 8001582:	213c      	movs	r1, #60	@ 0x3c
 8001584:	4841      	ldr	r0, [pc, #260]	@ (800168c <main+0x19c>)
 8001586:	f003 f8f1 	bl	800476c <HAL_TIM_Encoder_Start>

  Encoder_Init(&EncoderA, &htim5, ENCODER_PULSES_PER_REV, ENCODER_DT);
 800158a:	ed9f 0a41 	vldr	s0, [pc, #260]	@ 8001690 <main+0x1a0>
 800158e:	f44f 62a5 	mov.w	r2, #1320	@ 0x528
 8001592:	493e      	ldr	r1, [pc, #248]	@ (800168c <main+0x19c>)
 8001594:	483f      	ldr	r0, [pc, #252]	@ (8001694 <main+0x1a4>)
 8001596:	f7ff fd4b 	bl	8001030 <Encoder_Init>
  Encoder_Init(&EncoderB, &htim2, ENCODER_PULSES_PER_REV, ENCODER_DT);
 800159a:	ed9f 0a3d 	vldr	s0, [pc, #244]	@ 8001690 <main+0x1a0>
 800159e:	f44f 62a5 	mov.w	r2, #1320	@ 0x528
 80015a2:	4939      	ldr	r1, [pc, #228]	@ (8001688 <main+0x198>)
 80015a4:	483c      	ldr	r0, [pc, #240]	@ (8001698 <main+0x1a8>)
 80015a6:	f7ff fd43 	bl	8001030 <Encoder_Init>

  //initializing mpu6050 module
  MPU6050_Init(&MPU6050, &hi2c1, 0x68);
 80015aa:	2268      	movs	r2, #104	@ 0x68
 80015ac:	493b      	ldr	r1, [pc, #236]	@ (800169c <main+0x1ac>)
 80015ae:	483c      	ldr	r0, [pc, #240]	@ (80016a0 <main+0x1b0>)
 80015b0:	f7ff fd72 	bl	8001098 <MPU6050_Init>

  //initializing PID for Angle and Velociity
  PID_Init(&PidAngle, PID_ANGLE_P, PID_ANGLE_I, PID_ANGLE_D, ANGLE_DT , PwmMaxValue, -PwmMaxValue);
 80015b4:	4b3b      	ldr	r3, [pc, #236]	@ (80016a4 <main+0x1b4>)
 80015b6:	ed93 7a00 	vldr	s14, [r3]
 80015ba:	4b3a      	ldr	r3, [pc, #232]	@ (80016a4 <main+0x1b4>)
 80015bc:	edd3 7a00 	vldr	s15, [r3]
 80015c0:	eef1 7a67 	vneg.f32	s15, s15
 80015c4:	eef0 2a67 	vmov.f32	s5, s15
 80015c8:	eeb0 2a47 	vmov.f32	s4, s14
 80015cc:	eddf 1a30 	vldr	s3, [pc, #192]	@ 8001690 <main+0x1a0>
 80015d0:	ed9f 1a35 	vldr	s2, [pc, #212]	@ 80016a8 <main+0x1b8>
 80015d4:	eddf 0a34 	vldr	s1, [pc, #208]	@ 80016a8 <main+0x1b8>
 80015d8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80015dc:	4833      	ldr	r0, [pc, #204]	@ (80016ac <main+0x1bc>)
 80015de:	f7ff fe61 	bl	80012a4 <PID_Init>
  PID_Init(&PidSpeed, PID_SPEED_P, PID_SPEED_I, PID_SPEED_D, 4 * ANGLE_DT, EncoderMaxValue, EncoderMinValue);
 80015e2:	4b33      	ldr	r3, [pc, #204]	@ (80016b0 <main+0x1c0>)
 80015e4:	edd3 7a00 	vldr	s15, [r3]
 80015e8:	4b32      	ldr	r3, [pc, #200]	@ (80016b4 <main+0x1c4>)
 80015ea:	ed93 7a00 	vldr	s14, [r3]
 80015ee:	eef0 2a47 	vmov.f32	s5, s14
 80015f2:	eeb0 2a67 	vmov.f32	s4, s15
 80015f6:	eddf 1a30 	vldr	s3, [pc, #192]	@ 80016b8 <main+0x1c8>
 80015fa:	ed9f 1a2b 	vldr	s2, [pc, #172]	@ 80016a8 <main+0x1b8>
 80015fe:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 80016a8 <main+0x1b8>
 8001602:	ed9f 0a29 	vldr	s0, [pc, #164]	@ 80016a8 <main+0x1b8>
 8001606:	482d      	ldr	r0, [pc, #180]	@ (80016bc <main+0x1cc>)
 8001608:	f7ff fe4c 	bl	80012a4 <PID_Init>

  HAL_TIM_Base_Start_IT(&htim4);
 800160c:	482c      	ldr	r0, [pc, #176]	@ (80016c0 <main+0x1d0>)
 800160e:	f002 fe43 	bl	8004298 <HAL_TIM_Base_Start_IT>

  // Wartoci pocztkowe
  RobotState.TargetAngle = ANGLE_DUE_TO_MASS_ASIMETRY;
 8001612:	4b2c      	ldr	r3, [pc, #176]	@ (80016c4 <main+0x1d4>)
 8001614:	4a2c      	ldr	r2, [pc, #176]	@ (80016c8 <main+0x1d8>)
 8001616:	609a      	str	r2, [r3, #8]
  RobotState.SpeedTarget = 0.0f;
 8001618:	4b2a      	ldr	r3, [pc, #168]	@ (80016c4 <main+0x1d4>)
 800161a:	f04f 0200 	mov.w	r2, #0
 800161e:	60da      	str	r2, [r3, #12]
  HAL_Delay(1000);
 8001620:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001624:	f000 fe98 	bl	8002358 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (EncoderCallback == 1)
 8001628:	4b28      	ldr	r3, [pc, #160]	@ (80016cc <main+0x1dc>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	2b01      	cmp	r3, #1
 800162e:	d1fb      	bne.n	8001628 <main+0x138>
	//	  AngleControl();

		  //MPU6050_CalibrateAccel(&MPU6050, &CalibrateAccel);
		  //MPU6050_CalibrateGyro(&MPU6050, &CalibrateGyro);
		  //function to test deadzone
		  for( i =0; i < 15; i++)
 8001630:	4b27      	ldr	r3, [pc, #156]	@ (80016d0 <main+0x1e0>)
 8001632:	2200      	movs	r2, #0
 8001634:	701a      	strb	r2, [r3, #0]
 8001636:	e013      	b.n	8001660 <main+0x170>
		  {

			  Motor_SetRideParameters(&MotorA, i, 0);
 8001638:	4b25      	ldr	r3, [pc, #148]	@ (80016d0 <main+0x1e0>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	2200      	movs	r2, #0
 800163e:	4619      	mov	r1, r3
 8001640:	480d      	ldr	r0, [pc, #52]	@ (8001678 <main+0x188>)
 8001642:	f000 f8d7 	bl	80017f4 <Motor_SetRideParameters>
			  Motor_Ride(&MotorA);
 8001646:	480c      	ldr	r0, [pc, #48]	@ (8001678 <main+0x188>)
 8001648:	f000 f912 	bl	8001870 <Motor_Ride>
			  HAL_Delay(2000);
 800164c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001650:	f000 fe82 	bl	8002358 <HAL_Delay>
		  for( i =0; i < 15; i++)
 8001654:	4b1e      	ldr	r3, [pc, #120]	@ (80016d0 <main+0x1e0>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	3301      	adds	r3, #1
 800165a:	b2da      	uxtb	r2, r3
 800165c:	4b1c      	ldr	r3, [pc, #112]	@ (80016d0 <main+0x1e0>)
 800165e:	701a      	strb	r2, [r3, #0]
 8001660:	4b1b      	ldr	r3, [pc, #108]	@ (80016d0 <main+0x1e0>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	2b0e      	cmp	r3, #14
 8001666:	d9e7      	bls.n	8001638 <main+0x148>
	  if (EncoderCallback == 1)
 8001668:	e7de      	b.n	8001628 <main+0x138>
 800166a:	bf00      	nop
 800166c:	20000358 	.word	0x20000358
 8001670:	20000280 	.word	0x20000280
 8001674:	40020400 	.word	0x40020400
 8001678:	20000250 	.word	0x20000250
 800167c:	20000281 	.word	0x20000281
 8001680:	40020000 	.word	0x40020000
 8001684:	20000268 	.word	0x20000268
 8001688:	200003a0 	.word	0x200003a0
 800168c:	20000430 	.word	0x20000430
 8001690:	3c23d70a 	.word	0x3c23d70a
 8001694:	20000288 	.word	0x20000288
 8001698:	200002a8 	.word	0x200002a8
 800169c:	200001fc 	.word	0x200001fc
 80016a0:	2000031c 	.word	0x2000031c
 80016a4:	20000000 	.word	0x20000000
 80016a8:	00000000 	.word	0x00000000
 80016ac:	200002f4 	.word	0x200002f4
 80016b0:	20000004 	.word	0x20000004
 80016b4:	20000008 	.word	0x20000008
 80016b8:	3d23d70a 	.word	0x3d23d70a
 80016bc:	200002c8 	.word	0x200002c8
 80016c0:	200003e8 	.word	0x200003e8
 80016c4:	2000033c 	.word	0x2000033c
 80016c8:	bf3d70a4 	.word	0xbf3d70a4
 80016cc:	200002f0 	.word	0x200002f0
 80016d0:	20000350 	.word	0x20000350

080016d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b094      	sub	sp, #80	@ 0x50
 80016d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016da:	f107 0320 	add.w	r3, r7, #32
 80016de:	2230      	movs	r2, #48	@ 0x30
 80016e0:	2100      	movs	r1, #0
 80016e2:	4618      	mov	r0, r3
 80016e4:	f005 f9c3 	bl	8006a6e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016e8:	f107 030c 	add.w	r3, r7, #12
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	60da      	str	r2, [r3, #12]
 80016f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016f8:	2300      	movs	r3, #0
 80016fa:	60bb      	str	r3, [r7, #8]
 80016fc:	4b27      	ldr	r3, [pc, #156]	@ (800179c <SystemClock_Config+0xc8>)
 80016fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001700:	4a26      	ldr	r2, [pc, #152]	@ (800179c <SystemClock_Config+0xc8>)
 8001702:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001706:	6413      	str	r3, [r2, #64]	@ 0x40
 8001708:	4b24      	ldr	r3, [pc, #144]	@ (800179c <SystemClock_Config+0xc8>)
 800170a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800170c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001710:	60bb      	str	r3, [r7, #8]
 8001712:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001714:	2300      	movs	r3, #0
 8001716:	607b      	str	r3, [r7, #4]
 8001718:	4b21      	ldr	r3, [pc, #132]	@ (80017a0 <SystemClock_Config+0xcc>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a20      	ldr	r2, [pc, #128]	@ (80017a0 <SystemClock_Config+0xcc>)
 800171e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001722:	6013      	str	r3, [r2, #0]
 8001724:	4b1e      	ldr	r3, [pc, #120]	@ (80017a0 <SystemClock_Config+0xcc>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800172c:	607b      	str	r3, [r7, #4]
 800172e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001730:	2301      	movs	r3, #1
 8001732:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001734:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001738:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800173a:	2302      	movs	r3, #2
 800173c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800173e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001742:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001744:	2319      	movs	r3, #25
 8001746:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001748:	23c0      	movs	r3, #192	@ 0xc0
 800174a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800174c:	2302      	movs	r3, #2
 800174e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001750:	2304      	movs	r3, #4
 8001752:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001754:	f107 0320 	add.w	r3, r7, #32
 8001758:	4618      	mov	r0, r3
 800175a:	f002 f8f5 	bl	8003948 <HAL_RCC_OscConfig>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001764:	f000 f840 	bl	80017e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001768:	230f      	movs	r3, #15
 800176a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800176c:	2302      	movs	r3, #2
 800176e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001770:	2300      	movs	r3, #0
 8001772:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001774:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001778:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800177a:	2300      	movs	r3, #0
 800177c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800177e:	f107 030c 	add.w	r3, r7, #12
 8001782:	2103      	movs	r1, #3
 8001784:	4618      	mov	r0, r3
 8001786:	f002 fb57 	bl	8003e38 <HAL_RCC_ClockConfig>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001790:	f000 f82a 	bl	80017e8 <Error_Handler>
  }
}
 8001794:	bf00      	nop
 8001796:	3750      	adds	r7, #80	@ 0x50
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40023800 	.word	0x40023800
 80017a0:	40007000 	.word	0x40007000

080017a4 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* TIM4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80017a8:	2200      	movs	r2, #0
 80017aa:	2100      	movs	r1, #0
 80017ac:	201e      	movs	r0, #30
 80017ae:	f000 fed2 	bl	8002556 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80017b2:	201e      	movs	r0, #30
 80017b4:	f000 feeb 	bl	800258e <HAL_NVIC_EnableIRQ>
}
 80017b8:	bf00      	nop
 80017ba:	bd80      	pop	{r7, pc}

080017bc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM4)	//0.01s
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a05      	ldr	r2, [pc, #20]	@ (80017e0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d102      	bne.n	80017d4 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		EncoderCallback = 1;
 80017ce:	4b05      	ldr	r3, [pc, #20]	@ (80017e4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	701a      	strb	r2, [r3, #0]
		//TestMotorAndEncoderB();

	}
}
 80017d4:	bf00      	nop
 80017d6:	370c      	adds	r7, #12
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr
 80017e0:	40000800 	.word	0x40000800
 80017e4:	200002f0 	.word	0x200002f0

080017e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017ec:	b672      	cpsid	i
}
 80017ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017f0:	bf00      	nop
 80017f2:	e7fd      	b.n	80017f0 <Error_Handler+0x8>

080017f4 <Motor_SetRideParameters>:

#include "main.h"
#include "motor_simple.h"

MotorStatus_t Motor_SetRideParameters(Motor_t *Motor, uint8_t PWM, uint8_t Dir)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	460b      	mov	r3, r1
 80017fe:	70fb      	strb	r3, [r7, #3]
 8001800:	4613      	mov	r3, r2
 8001802:	70bb      	strb	r3, [r7, #2]
	//Make sure PWM is in range from 0 to 100
	if (PWM > MOTOR_PWM_MAX)
 8001804:	78fb      	ldrb	r3, [r7, #3]
 8001806:	2b64      	cmp	r3, #100	@ 0x64
 8001808:	d903      	bls.n	8001812 <Motor_SetRideParameters+0x1e>
	{
		Motor->MotorPWM = MOTOR_PWM_MAX;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2264      	movs	r2, #100	@ 0x64
 800180e:	759a      	strb	r2, [r3, #22]
 8001810:	e002      	b.n	8001818 <Motor_SetRideParameters+0x24>
	}
	else
	{
		Motor->MotorPWM = PWM;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	78fa      	ldrb	r2, [r7, #3]
 8001816:	759a      	strb	r2, [r3, #22]
	}

	//setting direction
	if (Dir == MOTOR_DIR_FORWARD) 	// Go forward
 8001818:	78bb      	ldrb	r3, [r7, #2]
 800181a:	2b01      	cmp	r3, #1
 800181c:	d110      	bne.n	8001840 <Motor_SetRideParameters+0x4c>
	{
		HAL_GPIO_WritePin(Motor->MotorDir1Port, Motor->MotorDir1Pin, GPIO_PIN_SET);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6898      	ldr	r0, [r3, #8]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	899b      	ldrh	r3, [r3, #12]
 8001826:	2201      	movs	r2, #1
 8001828:	4619      	mov	r1, r3
 800182a:	f001 f84f 	bl	80028cc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor->MotorDir2Port, Motor->MotorDir2Pin, GPIO_PIN_RESET);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6918      	ldr	r0, [r3, #16]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	8a9b      	ldrh	r3, [r3, #20]
 8001836:	2200      	movs	r2, #0
 8001838:	4619      	mov	r1, r3
 800183a:	f001 f847 	bl	80028cc <HAL_GPIO_WritePin>
 800183e:	e00f      	b.n	8001860 <Motor_SetRideParameters+0x6c>
	}
	else // Go backward
	{
		HAL_GPIO_WritePin(Motor->MotorDir1Port, Motor->MotorDir1Pin, GPIO_PIN_RESET);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6898      	ldr	r0, [r3, #8]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	899b      	ldrh	r3, [r3, #12]
 8001848:	2200      	movs	r2, #0
 800184a:	4619      	mov	r1, r3
 800184c:	f001 f83e 	bl	80028cc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor->MotorDir2Port, Motor->MotorDir2Pin, GPIO_PIN_SET);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6918      	ldr	r0, [r3, #16]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	8a9b      	ldrh	r3, [r3, #20]
 8001858:	2201      	movs	r2, #1
 800185a:	4619      	mov	r1, r3
 800185c:	f001 f836 	bl	80028cc <HAL_GPIO_WritePin>
	}
	Motor->Direction = Dir;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	78ba      	ldrb	r2, [r7, #2]
 8001864:	75da      	strb	r2, [r3, #23]

	return MOTOR_OK;
 8001866:	2300      	movs	r3, #0
}
 8001868:	4618      	mov	r0, r3
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}

08001870 <Motor_Ride>:

void Motor_Ride(Motor_t *Motor)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
	// Update CCR to change duty cycle
	__HAL_TIM_SET_COMPARE(Motor->htim, Motor->Channel, Motor->MotorPWM);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d106      	bne.n	800188e <Motor_Ride+0x1e>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	7d9a      	ldrb	r2, [r3, #22]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800188c:	e01e      	b.n	80018cc <Motor_Ride+0x5c>
	__HAL_TIM_SET_COMPARE(Motor->htim, Motor->Channel, Motor->MotorPWM);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	2b04      	cmp	r3, #4
 8001894:	d107      	bne.n	80018a6 <Motor_Ride+0x36>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	7d99      	ldrb	r1, [r3, #22]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	460b      	mov	r3, r1
 80018a2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80018a4:	e012      	b.n	80018cc <Motor_Ride+0x5c>
	__HAL_TIM_SET_COMPARE(Motor->htim, Motor->Channel, Motor->MotorPWM);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b08      	cmp	r3, #8
 80018ac:	d107      	bne.n	80018be <Motor_Ride+0x4e>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	7d99      	ldrb	r1, [r3, #22]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	460b      	mov	r3, r1
 80018ba:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80018bc:	e006      	b.n	80018cc <Motor_Ride+0x5c>
	__HAL_TIM_SET_COMPARE(Motor->htim, Motor->Channel, Motor->MotorPWM);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	7d99      	ldrb	r1, [r3, #22]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	460b      	mov	r3, r1
 80018ca:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80018cc:	bf00      	nop
 80018ce:	370c      	adds	r7, #12
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <Motor_Init>:


MotorStatus_t Motor_Init(Motor_t *Motor, TIM_HandleTypeDef *Timer, uint32_t TimerChannel, uint16_t PWM, GPIO_TypeDef *Dir1Port, uint16_t Dir1Pin, GPIO_TypeDef *Dir2Port, uint16_t Dir2Pin)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	60b9      	str	r1, [r7, #8]
 80018e2:	607a      	str	r2, [r7, #4]
 80018e4:	807b      	strh	r3, [r7, #2]
	Motor->htim = Timer;
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	68ba      	ldr	r2, [r7, #8]
 80018ea:	601a      	str	r2, [r3, #0]
	Motor->Channel = TimerChannel;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	687a      	ldr	r2, [r7, #4]
 80018f0:	605a      	str	r2, [r3, #4]

	//initial speed
	Motor->MotorPWM = PWM;
 80018f2:	887b      	ldrh	r3, [r7, #2]
 80018f4:	b2da      	uxtb	r2, r3
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	759a      	strb	r2, [r3, #22]

	// GPIO configuration
	Motor->MotorDir1Port = Dir1Port;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	69ba      	ldr	r2, [r7, #24]
 80018fe:	609a      	str	r2, [r3, #8]
	Motor->MotorDir1Pin = Dir1Pin;
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	8bba      	ldrh	r2, [r7, #28]
 8001904:	819a      	strh	r2, [r3, #12]
	Motor->MotorDir2Port = Dir2Port;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	6a3a      	ldr	r2, [r7, #32]
 800190a:	611a      	str	r2, [r3, #16]
	Motor->MotorDir2Pin = Dir2Pin;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001910:	829a      	strh	r2, [r3, #20]

	return MOTOR_OK;
 8001912:	2300      	movs	r3, #0
}
 8001914:	4618      	mov	r0, r3
 8001916:	3714      	adds	r7, #20
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr

08001920 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001926:	2300      	movs	r3, #0
 8001928:	607b      	str	r3, [r7, #4]
 800192a:	4b10      	ldr	r3, [pc, #64]	@ (800196c <HAL_MspInit+0x4c>)
 800192c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800192e:	4a0f      	ldr	r2, [pc, #60]	@ (800196c <HAL_MspInit+0x4c>)
 8001930:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001934:	6453      	str	r3, [r2, #68]	@ 0x44
 8001936:	4b0d      	ldr	r3, [pc, #52]	@ (800196c <HAL_MspInit+0x4c>)
 8001938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800193a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800193e:	607b      	str	r3, [r7, #4]
 8001940:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	603b      	str	r3, [r7, #0]
 8001946:	4b09      	ldr	r3, [pc, #36]	@ (800196c <HAL_MspInit+0x4c>)
 8001948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194a:	4a08      	ldr	r2, [pc, #32]	@ (800196c <HAL_MspInit+0x4c>)
 800194c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001950:	6413      	str	r3, [r2, #64]	@ 0x40
 8001952:	4b06      	ldr	r3, [pc, #24]	@ (800196c <HAL_MspInit+0x4c>)
 8001954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001956:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800195a:	603b      	str	r3, [r7, #0]
 800195c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800195e:	bf00      	nop
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	40023800 	.word	0x40023800

08001970 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001974:	bf00      	nop
 8001976:	e7fd      	b.n	8001974 <NMI_Handler+0x4>

08001978 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800197c:	bf00      	nop
 800197e:	e7fd      	b.n	800197c <HardFault_Handler+0x4>

08001980 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001984:	bf00      	nop
 8001986:	e7fd      	b.n	8001984 <MemManage_Handler+0x4>

08001988 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800198c:	bf00      	nop
 800198e:	e7fd      	b.n	800198c <BusFault_Handler+0x4>

08001990 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001994:	bf00      	nop
 8001996:	e7fd      	b.n	8001994 <UsageFault_Handler+0x4>

08001998 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800199c:	bf00      	nop
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr

080019a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019a6:	b480      	push	{r7}
 80019a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019aa:	bf00      	nop
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019b8:	bf00      	nop
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr

080019c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019c6:	f000 fca7 	bl	8002318 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019ca:	bf00      	nop
 80019cc:	bd80      	pop	{r7, pc}
	...

080019d0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80019d4:	4802      	ldr	r0, [pc, #8]	@ (80019e0 <TIM4_IRQHandler+0x10>)
 80019d6:	f002 ff57 	bl	8004888 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80019da:	bf00      	nop
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	200003e8 	.word	0x200003e8

080019e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  return 1;
 80019e8:	2301      	movs	r3, #1
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr

080019f4 <_kill>:

int _kill(int pid, int sig)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019fe:	f005 f889 	bl	8006b14 <__errno>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2216      	movs	r2, #22
 8001a06:	601a      	str	r2, [r3, #0]
  return -1;
 8001a08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3708      	adds	r7, #8
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <_exit>:

void _exit (int status)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f7ff ffe7 	bl	80019f4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a26:	bf00      	nop
 8001a28:	e7fd      	b.n	8001a26 <_exit+0x12>

08001a2a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b086      	sub	sp, #24
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	60f8      	str	r0, [r7, #12]
 8001a32:	60b9      	str	r1, [r7, #8]
 8001a34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a36:	2300      	movs	r3, #0
 8001a38:	617b      	str	r3, [r7, #20]
 8001a3a:	e00a      	b.n	8001a52 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a3c:	f3af 8000 	nop.w
 8001a40:	4601      	mov	r1, r0
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	1c5a      	adds	r2, r3, #1
 8001a46:	60ba      	str	r2, [r7, #8]
 8001a48:	b2ca      	uxtb	r2, r1
 8001a4a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	3301      	adds	r3, #1
 8001a50:	617b      	str	r3, [r7, #20]
 8001a52:	697a      	ldr	r2, [r7, #20]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	429a      	cmp	r2, r3
 8001a58:	dbf0      	blt.n	8001a3c <_read+0x12>
  }

  return len;
 8001a5a:	687b      	ldr	r3, [r7, #4]
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	3718      	adds	r7, #24
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b086      	sub	sp, #24
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	60f8      	str	r0, [r7, #12]
 8001a6c:	60b9      	str	r1, [r7, #8]
 8001a6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a70:	2300      	movs	r3, #0
 8001a72:	617b      	str	r3, [r7, #20]
 8001a74:	e009      	b.n	8001a8a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	1c5a      	adds	r2, r3, #1
 8001a7a:	60ba      	str	r2, [r7, #8]
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	3301      	adds	r3, #1
 8001a88:	617b      	str	r3, [r7, #20]
 8001a8a:	697a      	ldr	r2, [r7, #20]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	dbf1      	blt.n	8001a76 <_write+0x12>
  }
  return len;
 8001a92:	687b      	ldr	r3, [r7, #4]
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3718      	adds	r7, #24
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <_close>:

int _close(int file)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001aa4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ac4:	605a      	str	r2, [r3, #4]
  return 0;
 8001ac6:	2300      	movs	r3, #0
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <_isatty>:

int _isatty(int file)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001adc:	2301      	movs	r3, #1
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	370c      	adds	r7, #12
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr

08001aea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001aea:	b480      	push	{r7}
 8001aec:	b085      	sub	sp, #20
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	60f8      	str	r0, [r7, #12]
 8001af2:	60b9      	str	r1, [r7, #8]
 8001af4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001af6:	2300      	movs	r3, #0
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3714      	adds	r7, #20
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b086      	sub	sp, #24
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b0c:	4a14      	ldr	r2, [pc, #80]	@ (8001b60 <_sbrk+0x5c>)
 8001b0e:	4b15      	ldr	r3, [pc, #84]	@ (8001b64 <_sbrk+0x60>)
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b18:	4b13      	ldr	r3, [pc, #76]	@ (8001b68 <_sbrk+0x64>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d102      	bne.n	8001b26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b20:	4b11      	ldr	r3, [pc, #68]	@ (8001b68 <_sbrk+0x64>)
 8001b22:	4a12      	ldr	r2, [pc, #72]	@ (8001b6c <_sbrk+0x68>)
 8001b24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b26:	4b10      	ldr	r3, [pc, #64]	@ (8001b68 <_sbrk+0x64>)
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	693a      	ldr	r2, [r7, #16]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d207      	bcs.n	8001b44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b34:	f004 ffee 	bl	8006b14 <__errno>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	220c      	movs	r2, #12
 8001b3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b42:	e009      	b.n	8001b58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b44:	4b08      	ldr	r3, [pc, #32]	@ (8001b68 <_sbrk+0x64>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b4a:	4b07      	ldr	r3, [pc, #28]	@ (8001b68 <_sbrk+0x64>)
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4413      	add	r3, r2
 8001b52:	4a05      	ldr	r2, [pc, #20]	@ (8001b68 <_sbrk+0x64>)
 8001b54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b56:	68fb      	ldr	r3, [r7, #12]
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3718      	adds	r7, #24
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	20020000 	.word	0x20020000
 8001b64:	00000400 	.word	0x00000400
 8001b68:	20000354 	.word	0x20000354
 8001b6c:	20000610 	.word	0x20000610

08001b70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b74:	4b06      	ldr	r3, [pc, #24]	@ (8001b90 <SystemInit+0x20>)
 8001b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b7a:	4a05      	ldr	r2, [pc, #20]	@ (8001b90 <SystemInit+0x20>)
 8001b7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b84:	bf00      	nop
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	e000ed00 	.word	0xe000ed00

08001b94 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b096      	sub	sp, #88	@ 0x58
 8001b98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b9a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	601a      	str	r2, [r3, #0]
 8001ba2:	605a      	str	r2, [r3, #4]
 8001ba4:	609a      	str	r2, [r3, #8]
 8001ba6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ba8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	605a      	str	r2, [r3, #4]
 8001bbc:	609a      	str	r2, [r3, #8]
 8001bbe:	60da      	str	r2, [r3, #12]
 8001bc0:	611a      	str	r2, [r3, #16]
 8001bc2:	615a      	str	r2, [r3, #20]
 8001bc4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001bc6:	1d3b      	adds	r3, r7, #4
 8001bc8:	2220      	movs	r2, #32
 8001bca:	2100      	movs	r1, #0
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f004 ff4e 	bl	8006a6e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001bd2:	4b44      	ldr	r3, [pc, #272]	@ (8001ce4 <MX_TIM1_Init+0x150>)
 8001bd4:	4a44      	ldr	r2, [pc, #272]	@ (8001ce8 <MX_TIM1_Init+0x154>)
 8001bd6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 95;
 8001bd8:	4b42      	ldr	r3, [pc, #264]	@ (8001ce4 <MX_TIM1_Init+0x150>)
 8001bda:	225f      	movs	r2, #95	@ 0x5f
 8001bdc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bde:	4b41      	ldr	r3, [pc, #260]	@ (8001ce4 <MX_TIM1_Init+0x150>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8001be4:	4b3f      	ldr	r3, [pc, #252]	@ (8001ce4 <MX_TIM1_Init+0x150>)
 8001be6:	2263      	movs	r2, #99	@ 0x63
 8001be8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bea:	4b3e      	ldr	r3, [pc, #248]	@ (8001ce4 <MX_TIM1_Init+0x150>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001bf0:	4b3c      	ldr	r3, [pc, #240]	@ (8001ce4 <MX_TIM1_Init+0x150>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bf6:	4b3b      	ldr	r3, [pc, #236]	@ (8001ce4 <MX_TIM1_Init+0x150>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001bfc:	4839      	ldr	r0, [pc, #228]	@ (8001ce4 <MX_TIM1_Init+0x150>)
 8001bfe:	f002 fafb 	bl	80041f8 <HAL_TIM_Base_Init>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001c08:	f7ff fdee 	bl	80017e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c10:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c12:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001c16:	4619      	mov	r1, r3
 8001c18:	4832      	ldr	r0, [pc, #200]	@ (8001ce4 <MX_TIM1_Init+0x150>)
 8001c1a:	f003 f843 	bl	8004ca4 <HAL_TIM_ConfigClockSource>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001c24:	f7ff fde0 	bl	80017e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c28:	482e      	ldr	r0, [pc, #184]	@ (8001ce4 <MX_TIM1_Init+0x150>)
 8001c2a:	f002 fbf0 	bl	800440e <HAL_TIM_PWM_Init>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d001      	beq.n	8001c38 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001c34:	f7ff fdd8 	bl	80017e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c40:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001c44:	4619      	mov	r1, r3
 8001c46:	4827      	ldr	r0, [pc, #156]	@ (8001ce4 <MX_TIM1_Init+0x150>)
 8001c48:	f003 fbee 	bl	8005428 <HAL_TIMEx_MasterConfigSynchronization>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001c52:	f7ff fdc9 	bl	80017e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c56:	2360      	movs	r3, #96	@ 0x60
 8001c58:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c62:	2300      	movs	r3, #0
 8001c64:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c66:	2300      	movs	r3, #0
 8001c68:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c76:	2200      	movs	r2, #0
 8001c78:	4619      	mov	r1, r3
 8001c7a:	481a      	ldr	r0, [pc, #104]	@ (8001ce4 <MX_TIM1_Init+0x150>)
 8001c7c:	f002 ff50 	bl	8004b20 <HAL_TIM_PWM_ConfigChannel>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001c86:	f7ff fdaf 	bl	80017e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c8e:	2204      	movs	r2, #4
 8001c90:	4619      	mov	r1, r3
 8001c92:	4814      	ldr	r0, [pc, #80]	@ (8001ce4 <MX_TIM1_Init+0x150>)
 8001c94:	f002 ff44 	bl	8004b20 <HAL_TIM_PWM_ConfigChannel>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8001c9e:	f7ff fda3 	bl	80017e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001caa:	2300      	movs	r3, #0
 8001cac:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001cb6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001cba:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001cc0:	1d3b      	adds	r3, r7, #4
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4807      	ldr	r0, [pc, #28]	@ (8001ce4 <MX_TIM1_Init+0x150>)
 8001cc6:	f003 fc1d 	bl	8005504 <HAL_TIMEx_ConfigBreakDeadTime>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001cd0:	f7ff fd8a 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001cd4:	4803      	ldr	r0, [pc, #12]	@ (8001ce4 <MX_TIM1_Init+0x150>)
 8001cd6:	f000 f9f7 	bl	80020c8 <HAL_TIM_MspPostInit>

}
 8001cda:	bf00      	nop
 8001cdc:	3758      	adds	r7, #88	@ 0x58
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	20000358 	.word	0x20000358
 8001ce8:	40010000 	.word	0x40010000

08001cec <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b08c      	sub	sp, #48	@ 0x30
 8001cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001cf2:	f107 030c 	add.w	r3, r7, #12
 8001cf6:	2224      	movs	r2, #36	@ 0x24
 8001cf8:	2100      	movs	r1, #0
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f004 feb7 	bl	8006a6e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d00:	1d3b      	adds	r3, r7, #4
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d08:	4b21      	ldr	r3, [pc, #132]	@ (8001d90 <MX_TIM2_Init+0xa4>)
 8001d0a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d0e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001d10:	4b1f      	ldr	r3, [pc, #124]	@ (8001d90 <MX_TIM2_Init+0xa4>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d16:	4b1e      	ldr	r3, [pc, #120]	@ (8001d90 <MX_TIM2_Init+0xa4>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001d1c:	4b1c      	ldr	r3, [pc, #112]	@ (8001d90 <MX_TIM2_Init+0xa4>)
 8001d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8001d22:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d24:	4b1a      	ldr	r3, [pc, #104]	@ (8001d90 <MX_TIM2_Init+0xa4>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d2a:	4b19      	ldr	r3, [pc, #100]	@ (8001d90 <MX_TIM2_Init+0xa4>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d30:	2303      	movs	r3, #3
 8001d32:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d34:	2300      	movs	r3, #0
 8001d36:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001d40:	2300      	movs	r3, #0
 8001d42:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d44:	2300      	movs	r3, #0
 8001d46:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8001d50:	230a      	movs	r3, #10
 8001d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001d54:	f107 030c 	add.w	r3, r7, #12
 8001d58:	4619      	mov	r1, r3
 8001d5a:	480d      	ldr	r0, [pc, #52]	@ (8001d90 <MX_TIM2_Init+0xa4>)
 8001d5c:	f002 fc60 	bl	8004620 <HAL_TIM_Encoder_Init>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001d66:	f7ff fd3f 	bl	80017e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d72:	1d3b      	adds	r3, r7, #4
 8001d74:	4619      	mov	r1, r3
 8001d76:	4806      	ldr	r0, [pc, #24]	@ (8001d90 <MX_TIM2_Init+0xa4>)
 8001d78:	f003 fb56 	bl	8005428 <HAL_TIMEx_MasterConfigSynchronization>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001d82:	f7ff fd31 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d86:	bf00      	nop
 8001d88:	3730      	adds	r7, #48	@ 0x30
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	200003a0 	.word	0x200003a0

08001d94 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b08e      	sub	sp, #56	@ 0x38
 8001d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d9a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d9e:	2200      	movs	r2, #0
 8001da0:	601a      	str	r2, [r3, #0]
 8001da2:	605a      	str	r2, [r3, #4]
 8001da4:	609a      	str	r2, [r3, #8]
 8001da6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001da8:	f107 0320 	add.w	r3, r7, #32
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001db2:	1d3b      	adds	r3, r7, #4
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	605a      	str	r2, [r3, #4]
 8001dba:	609a      	str	r2, [r3, #8]
 8001dbc:	60da      	str	r2, [r3, #12]
 8001dbe:	611a      	str	r2, [r3, #16]
 8001dc0:	615a      	str	r2, [r3, #20]
 8001dc2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001dc4:	4b2b      	ldr	r3, [pc, #172]	@ (8001e74 <MX_TIM4_Init+0xe0>)
 8001dc6:	4a2c      	ldr	r2, [pc, #176]	@ (8001e78 <MX_TIM4_Init+0xe4>)
 8001dc8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 9599;
 8001dca:	4b2a      	ldr	r3, [pc, #168]	@ (8001e74 <MX_TIM4_Init+0xe0>)
 8001dcc:	f242 527f 	movw	r2, #9599	@ 0x257f
 8001dd0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dd2:	4b28      	ldr	r3, [pc, #160]	@ (8001e74 <MX_TIM4_Init+0xe0>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8001dd8:	4b26      	ldr	r3, [pc, #152]	@ (8001e74 <MX_TIM4_Init+0xe0>)
 8001dda:	2263      	movs	r2, #99	@ 0x63
 8001ddc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dde:	4b25      	ldr	r3, [pc, #148]	@ (8001e74 <MX_TIM4_Init+0xe0>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001de4:	4b23      	ldr	r3, [pc, #140]	@ (8001e74 <MX_TIM4_Init+0xe0>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001dea:	4822      	ldr	r0, [pc, #136]	@ (8001e74 <MX_TIM4_Init+0xe0>)
 8001dec:	f002 fa04 	bl	80041f8 <HAL_TIM_Base_Init>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001df6:	f7ff fcf7 	bl	80017e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dfa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dfe:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001e00:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e04:	4619      	mov	r1, r3
 8001e06:	481b      	ldr	r0, [pc, #108]	@ (8001e74 <MX_TIM4_Init+0xe0>)
 8001e08:	f002 ff4c 	bl	8004ca4 <HAL_TIM_ConfigClockSource>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001e12:	f7ff fce9 	bl	80017e8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8001e16:	4817      	ldr	r0, [pc, #92]	@ (8001e74 <MX_TIM4_Init+0xe0>)
 8001e18:	f002 faa0 	bl	800435c <HAL_TIM_OC_Init>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001e22:	f7ff fce1 	bl	80017e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e26:	2300      	movs	r3, #0
 8001e28:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e2e:	f107 0320 	add.w	r3, r7, #32
 8001e32:	4619      	mov	r1, r3
 8001e34:	480f      	ldr	r0, [pc, #60]	@ (8001e74 <MX_TIM4_Init+0xe0>)
 8001e36:	f003 faf7 	bl	8005428 <HAL_TIMEx_MasterConfigSynchronization>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001e40:	f7ff fcd2 	bl	80017e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001e44:	2300      	movs	r3, #0
 8001e46:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e50:	2300      	movs	r3, #0
 8001e52:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e54:	1d3b      	adds	r3, r7, #4
 8001e56:	2200      	movs	r2, #0
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4806      	ldr	r0, [pc, #24]	@ (8001e74 <MX_TIM4_Init+0xe0>)
 8001e5c:	f002 fe04 	bl	8004a68 <HAL_TIM_OC_ConfigChannel>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001e66:	f7ff fcbf 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001e6a:	bf00      	nop
 8001e6c:	3738      	adds	r7, #56	@ 0x38
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	200003e8 	.word	0x200003e8
 8001e78:	40000800 	.word	0x40000800

08001e7c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b08c      	sub	sp, #48	@ 0x30
 8001e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e82:	f107 030c 	add.w	r3, r7, #12
 8001e86:	2224      	movs	r2, #36	@ 0x24
 8001e88:	2100      	movs	r1, #0
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f004 fdef 	bl	8006a6e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e90:	1d3b      	adds	r3, r7, #4
 8001e92:	2200      	movs	r2, #0
 8001e94:	601a      	str	r2, [r3, #0]
 8001e96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001e98:	4b20      	ldr	r3, [pc, #128]	@ (8001f1c <MX_TIM5_Init+0xa0>)
 8001e9a:	4a21      	ldr	r2, [pc, #132]	@ (8001f20 <MX_TIM5_Init+0xa4>)
 8001e9c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001e9e:	4b1f      	ldr	r3, [pc, #124]	@ (8001f1c <MX_TIM5_Init+0xa0>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ea4:	4b1d      	ldr	r3, [pc, #116]	@ (8001f1c <MX_TIM5_Init+0xa0>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001eaa:	4b1c      	ldr	r3, [pc, #112]	@ (8001f1c <MX_TIM5_Init+0xa0>)
 8001eac:	f04f 32ff 	mov.w	r2, #4294967295
 8001eb0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eb2:	4b1a      	ldr	r3, [pc, #104]	@ (8001f1c <MX_TIM5_Init+0xa0>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eb8:	4b18      	ldr	r3, [pc, #96]	@ (8001f1c <MX_TIM5_Init+0xa0>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001ece:	230a      	movs	r3, #10
 8001ed0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001eda:	2300      	movs	r3, #0
 8001edc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8001ede:	230a      	movs	r3, #10
 8001ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001ee2:	f107 030c 	add.w	r3, r7, #12
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	480c      	ldr	r0, [pc, #48]	@ (8001f1c <MX_TIM5_Init+0xa0>)
 8001eea:	f002 fb99 	bl	8004620 <HAL_TIM_Encoder_Init>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001ef4:	f7ff fc78 	bl	80017e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001efc:	2300      	movs	r3, #0
 8001efe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001f00:	1d3b      	adds	r3, r7, #4
 8001f02:	4619      	mov	r1, r3
 8001f04:	4805      	ldr	r0, [pc, #20]	@ (8001f1c <MX_TIM5_Init+0xa0>)
 8001f06:	f003 fa8f 	bl	8005428 <HAL_TIMEx_MasterConfigSynchronization>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001f10:	f7ff fc6a 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001f14:	bf00      	nop
 8001f16:	3730      	adds	r7, #48	@ 0x30
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	20000430 	.word	0x20000430
 8001f20:	40000c00 	.word	0x40000c00

08001f24 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b085      	sub	sp, #20
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a15      	ldr	r2, [pc, #84]	@ (8001f88 <HAL_TIM_Base_MspInit+0x64>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d10e      	bne.n	8001f54 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f36:	2300      	movs	r3, #0
 8001f38:	60fb      	str	r3, [r7, #12]
 8001f3a:	4b14      	ldr	r3, [pc, #80]	@ (8001f8c <HAL_TIM_Base_MspInit+0x68>)
 8001f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f3e:	4a13      	ldr	r2, [pc, #76]	@ (8001f8c <HAL_TIM_Base_MspInit+0x68>)
 8001f40:	f043 0301 	orr.w	r3, r3, #1
 8001f44:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f46:	4b11      	ldr	r3, [pc, #68]	@ (8001f8c <HAL_TIM_Base_MspInit+0x68>)
 8001f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	60fb      	str	r3, [r7, #12]
 8001f50:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001f52:	e012      	b.n	8001f7a <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM4)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a0d      	ldr	r2, [pc, #52]	@ (8001f90 <HAL_TIM_Base_MspInit+0x6c>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d10d      	bne.n	8001f7a <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	60bb      	str	r3, [r7, #8]
 8001f62:	4b0a      	ldr	r3, [pc, #40]	@ (8001f8c <HAL_TIM_Base_MspInit+0x68>)
 8001f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f66:	4a09      	ldr	r2, [pc, #36]	@ (8001f8c <HAL_TIM_Base_MspInit+0x68>)
 8001f68:	f043 0304 	orr.w	r3, r3, #4
 8001f6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f6e:	4b07      	ldr	r3, [pc, #28]	@ (8001f8c <HAL_TIM_Base_MspInit+0x68>)
 8001f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f72:	f003 0304 	and.w	r3, r3, #4
 8001f76:	60bb      	str	r3, [r7, #8]
 8001f78:	68bb      	ldr	r3, [r7, #8]
}
 8001f7a:	bf00      	nop
 8001f7c:	3714      	adds	r7, #20
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	40010000 	.word	0x40010000
 8001f8c:	40023800 	.word	0x40023800
 8001f90:	40000800 	.word	0x40000800

08001f94 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b08c      	sub	sp, #48	@ 0x30
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f9c:	f107 031c 	add.w	r3, r7, #28
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
 8001faa:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fb4:	d14a      	bne.n	800204c <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61bb      	str	r3, [r7, #24]
 8001fba:	4b3f      	ldr	r3, [pc, #252]	@ (80020b8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fbe:	4a3e      	ldr	r2, [pc, #248]	@ (80020b8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001fc0:	f043 0301 	orr.w	r3, r3, #1
 8001fc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fc6:	4b3c      	ldr	r3, [pc, #240]	@ (80020b8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	61bb      	str	r3, [r7, #24]
 8001fd0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	617b      	str	r3, [r7, #20]
 8001fd6:	4b38      	ldr	r3, [pc, #224]	@ (80020b8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fda:	4a37      	ldr	r2, [pc, #220]	@ (80020b8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001fdc:	f043 0301 	orr.w	r3, r3, #1
 8001fe0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fe2:	4b35      	ldr	r3, [pc, #212]	@ (80020b8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe6:	f003 0301 	and.w	r3, r3, #1
 8001fea:	617b      	str	r3, [r7, #20]
 8001fec:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fee:	2300      	movs	r3, #0
 8001ff0:	613b      	str	r3, [r7, #16]
 8001ff2:	4b31      	ldr	r3, [pc, #196]	@ (80020b8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff6:	4a30      	ldr	r2, [pc, #192]	@ (80020b8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001ff8:	f043 0302 	orr.w	r3, r3, #2
 8001ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ffe:	4b2e      	ldr	r3, [pc, #184]	@ (80020b8 <HAL_TIM_Encoder_MspInit+0x124>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002002:	f003 0302 	and.w	r3, r3, #2
 8002006:	613b      	str	r3, [r7, #16]
 8002008:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = EncoderB_SigA_Pin;
 800200a:	2320      	movs	r3, #32
 800200c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200e:	2302      	movs	r3, #2
 8002010:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002012:	2300      	movs	r3, #0
 8002014:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002016:	2300      	movs	r3, #0
 8002018:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800201a:	2301      	movs	r3, #1
 800201c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(EncoderB_SigA_GPIO_Port, &GPIO_InitStruct);
 800201e:	f107 031c 	add.w	r3, r7, #28
 8002022:	4619      	mov	r1, r3
 8002024:	4825      	ldr	r0, [pc, #148]	@ (80020bc <HAL_TIM_Encoder_MspInit+0x128>)
 8002026:	f000 facd 	bl	80025c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = EncoderB_SigB_Pin;
 800202a:	2308      	movs	r3, #8
 800202c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800202e:	2302      	movs	r3, #2
 8002030:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002032:	2300      	movs	r3, #0
 8002034:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002036:	2300      	movs	r3, #0
 8002038:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800203a:	2301      	movs	r3, #1
 800203c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(EncoderB_SigB_GPIO_Port, &GPIO_InitStruct);
 800203e:	f107 031c 	add.w	r3, r7, #28
 8002042:	4619      	mov	r1, r3
 8002044:	481e      	ldr	r0, [pc, #120]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x12c>)
 8002046:	f000 fabd 	bl	80025c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800204a:	e030      	b.n	80020ae <HAL_TIM_Encoder_MspInit+0x11a>
  else if(tim_encoderHandle->Instance==TIM5)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a1c      	ldr	r2, [pc, #112]	@ (80020c4 <HAL_TIM_Encoder_MspInit+0x130>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d12b      	bne.n	80020ae <HAL_TIM_Encoder_MspInit+0x11a>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002056:	2300      	movs	r3, #0
 8002058:	60fb      	str	r3, [r7, #12]
 800205a:	4b17      	ldr	r3, [pc, #92]	@ (80020b8 <HAL_TIM_Encoder_MspInit+0x124>)
 800205c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205e:	4a16      	ldr	r2, [pc, #88]	@ (80020b8 <HAL_TIM_Encoder_MspInit+0x124>)
 8002060:	f043 0308 	orr.w	r3, r3, #8
 8002064:	6413      	str	r3, [r2, #64]	@ 0x40
 8002066:	4b14      	ldr	r3, [pc, #80]	@ (80020b8 <HAL_TIM_Encoder_MspInit+0x124>)
 8002068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206a:	f003 0308 	and.w	r3, r3, #8
 800206e:	60fb      	str	r3, [r7, #12]
 8002070:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	60bb      	str	r3, [r7, #8]
 8002076:	4b10      	ldr	r3, [pc, #64]	@ (80020b8 <HAL_TIM_Encoder_MspInit+0x124>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207a:	4a0f      	ldr	r2, [pc, #60]	@ (80020b8 <HAL_TIM_Encoder_MspInit+0x124>)
 800207c:	f043 0301 	orr.w	r3, r3, #1
 8002080:	6313      	str	r3, [r2, #48]	@ 0x30
 8002082:	4b0d      	ldr	r3, [pc, #52]	@ (80020b8 <HAL_TIM_Encoder_MspInit+0x124>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	60bb      	str	r3, [r7, #8]
 800208c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = EncoderA_SigA_Pin|EncoderA_SigB_Pin;
 800208e:	2303      	movs	r3, #3
 8002090:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002092:	2302      	movs	r3, #2
 8002094:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002096:	2300      	movs	r3, #0
 8002098:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800209a:	2300      	movs	r3, #0
 800209c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800209e:	2302      	movs	r3, #2
 80020a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a2:	f107 031c 	add.w	r3, r7, #28
 80020a6:	4619      	mov	r1, r3
 80020a8:	4804      	ldr	r0, [pc, #16]	@ (80020bc <HAL_TIM_Encoder_MspInit+0x128>)
 80020aa:	f000 fa8b 	bl	80025c4 <HAL_GPIO_Init>
}
 80020ae:	bf00      	nop
 80020b0:	3730      	adds	r7, #48	@ 0x30
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	40023800 	.word	0x40023800
 80020bc:	40020000 	.word	0x40020000
 80020c0:	40020400 	.word	0x40020400
 80020c4:	40000c00 	.word	0x40000c00

080020c8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b088      	sub	sp, #32
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d0:	f107 030c 	add.w	r3, r7, #12
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	605a      	str	r2, [r3, #4]
 80020da:	609a      	str	r2, [r3, #8]
 80020dc:	60da      	str	r2, [r3, #12]
 80020de:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a12      	ldr	r2, [pc, #72]	@ (8002130 <HAL_TIM_MspPostInit+0x68>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d11e      	bne.n	8002128 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ea:	2300      	movs	r3, #0
 80020ec:	60bb      	str	r3, [r7, #8]
 80020ee:	4b11      	ldr	r3, [pc, #68]	@ (8002134 <HAL_TIM_MspPostInit+0x6c>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f2:	4a10      	ldr	r2, [pc, #64]	@ (8002134 <HAL_TIM_MspPostInit+0x6c>)
 80020f4:	f043 0301 	orr.w	r3, r3, #1
 80020f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002134 <HAL_TIM_MspPostInit+0x6c>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fe:	f003 0301 	and.w	r3, r3, #1
 8002102:	60bb      	str	r3, [r7, #8]
 8002104:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = MotorA_PWM_Pin|MotorB_PWM_Pin;
 8002106:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800210a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800210c:	2302      	movs	r3, #2
 800210e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002110:	2300      	movs	r3, #0
 8002112:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002114:	2300      	movs	r3, #0
 8002116:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002118:	2301      	movs	r3, #1
 800211a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800211c:	f107 030c 	add.w	r3, r7, #12
 8002120:	4619      	mov	r1, r3
 8002122:	4805      	ldr	r0, [pc, #20]	@ (8002138 <HAL_TIM_MspPostInit+0x70>)
 8002124:	f000 fa4e 	bl	80025c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002128:	bf00      	nop
 800212a:	3720      	adds	r7, #32
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40010000 	.word	0x40010000
 8002134:	40023800 	.word	0x40023800
 8002138:	40020000 	.word	0x40020000

0800213c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002140:	4b11      	ldr	r3, [pc, #68]	@ (8002188 <MX_USART2_UART_Init+0x4c>)
 8002142:	4a12      	ldr	r2, [pc, #72]	@ (800218c <MX_USART2_UART_Init+0x50>)
 8002144:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002146:	4b10      	ldr	r3, [pc, #64]	@ (8002188 <MX_USART2_UART_Init+0x4c>)
 8002148:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800214c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800214e:	4b0e      	ldr	r3, [pc, #56]	@ (8002188 <MX_USART2_UART_Init+0x4c>)
 8002150:	2200      	movs	r2, #0
 8002152:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002154:	4b0c      	ldr	r3, [pc, #48]	@ (8002188 <MX_USART2_UART_Init+0x4c>)
 8002156:	2200      	movs	r2, #0
 8002158:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800215a:	4b0b      	ldr	r3, [pc, #44]	@ (8002188 <MX_USART2_UART_Init+0x4c>)
 800215c:	2200      	movs	r2, #0
 800215e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002160:	4b09      	ldr	r3, [pc, #36]	@ (8002188 <MX_USART2_UART_Init+0x4c>)
 8002162:	220c      	movs	r2, #12
 8002164:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002166:	4b08      	ldr	r3, [pc, #32]	@ (8002188 <MX_USART2_UART_Init+0x4c>)
 8002168:	2200      	movs	r2, #0
 800216a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800216c:	4b06      	ldr	r3, [pc, #24]	@ (8002188 <MX_USART2_UART_Init+0x4c>)
 800216e:	2200      	movs	r2, #0
 8002170:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002172:	4805      	ldr	r0, [pc, #20]	@ (8002188 <MX_USART2_UART_Init+0x4c>)
 8002174:	f003 fa2c 	bl	80055d0 <HAL_UART_Init>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800217e:	f7ff fb33 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002182:	bf00      	nop
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	20000478 	.word	0x20000478
 800218c:	40004400 	.word	0x40004400

08002190 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b08a      	sub	sp, #40	@ 0x28
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002198:	f107 0314 	add.w	r3, r7, #20
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	605a      	str	r2, [r3, #4]
 80021a2:	609a      	str	r2, [r3, #8]
 80021a4:	60da      	str	r2, [r3, #12]
 80021a6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a19      	ldr	r2, [pc, #100]	@ (8002214 <HAL_UART_MspInit+0x84>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d12b      	bne.n	800220a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021b2:	2300      	movs	r3, #0
 80021b4:	613b      	str	r3, [r7, #16]
 80021b6:	4b18      	ldr	r3, [pc, #96]	@ (8002218 <HAL_UART_MspInit+0x88>)
 80021b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ba:	4a17      	ldr	r2, [pc, #92]	@ (8002218 <HAL_UART_MspInit+0x88>)
 80021bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80021c2:	4b15      	ldr	r3, [pc, #84]	@ (8002218 <HAL_UART_MspInit+0x88>)
 80021c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ca:	613b      	str	r3, [r7, #16]
 80021cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ce:	2300      	movs	r3, #0
 80021d0:	60fb      	str	r3, [r7, #12]
 80021d2:	4b11      	ldr	r3, [pc, #68]	@ (8002218 <HAL_UART_MspInit+0x88>)
 80021d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d6:	4a10      	ldr	r2, [pc, #64]	@ (8002218 <HAL_UART_MspInit+0x88>)
 80021d8:	f043 0301 	orr.w	r3, r3, #1
 80021dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80021de:	4b0e      	ldr	r3, [pc, #56]	@ (8002218 <HAL_UART_MspInit+0x88>)
 80021e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e2:	f003 0301 	and.w	r3, r3, #1
 80021e6:	60fb      	str	r3, [r7, #12]
 80021e8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80021ea:	230c      	movs	r3, #12
 80021ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ee:	2302      	movs	r3, #2
 80021f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f2:	2300      	movs	r3, #0
 80021f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021f6:	2303      	movs	r3, #3
 80021f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021fa:	2307      	movs	r3, #7
 80021fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021fe:	f107 0314 	add.w	r3, r7, #20
 8002202:	4619      	mov	r1, r3
 8002204:	4805      	ldr	r0, [pc, #20]	@ (800221c <HAL_UART_MspInit+0x8c>)
 8002206:	f000 f9dd 	bl	80025c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800220a:	bf00      	nop
 800220c:	3728      	adds	r7, #40	@ 0x28
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	40004400 	.word	0x40004400
 8002218:	40023800 	.word	0x40023800
 800221c:	40020000 	.word	0x40020000

08002220 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002220:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002258 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002224:	f7ff fca4 	bl	8001b70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002228:	480c      	ldr	r0, [pc, #48]	@ (800225c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800222a:	490d      	ldr	r1, [pc, #52]	@ (8002260 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800222c:	4a0d      	ldr	r2, [pc, #52]	@ (8002264 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800222e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002230:	e002      	b.n	8002238 <LoopCopyDataInit>

08002232 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002232:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002234:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002236:	3304      	adds	r3, #4

08002238 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002238:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800223a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800223c:	d3f9      	bcc.n	8002232 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800223e:	4a0a      	ldr	r2, [pc, #40]	@ (8002268 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002240:	4c0a      	ldr	r4, [pc, #40]	@ (800226c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002242:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002244:	e001      	b.n	800224a <LoopFillZerobss>

08002246 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002246:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002248:	3204      	adds	r2, #4

0800224a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800224a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800224c:	d3fb      	bcc.n	8002246 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800224e:	f004 fc67 	bl	8006b20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002252:	f7ff f94d 	bl	80014f0 <main>
  bx  lr    
 8002256:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002258:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800225c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002260:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002264:	0800a694 	.word	0x0800a694
  ldr r2, =_sbss
 8002268:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800226c:	20000610 	.word	0x20000610

08002270 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002270:	e7fe      	b.n	8002270 <ADC_IRQHandler>
	...

08002274 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002278:	4b0e      	ldr	r3, [pc, #56]	@ (80022b4 <HAL_Init+0x40>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a0d      	ldr	r2, [pc, #52]	@ (80022b4 <HAL_Init+0x40>)
 800227e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002282:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002284:	4b0b      	ldr	r3, [pc, #44]	@ (80022b4 <HAL_Init+0x40>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a0a      	ldr	r2, [pc, #40]	@ (80022b4 <HAL_Init+0x40>)
 800228a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800228e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002290:	4b08      	ldr	r3, [pc, #32]	@ (80022b4 <HAL_Init+0x40>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a07      	ldr	r2, [pc, #28]	@ (80022b4 <HAL_Init+0x40>)
 8002296:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800229a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800229c:	2003      	movs	r0, #3
 800229e:	f000 f94f 	bl	8002540 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022a2:	200f      	movs	r0, #15
 80022a4:	f000 f808 	bl	80022b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022a8:	f7ff fb3a 	bl	8001920 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	40023c00 	.word	0x40023c00

080022b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022c0:	4b12      	ldr	r3, [pc, #72]	@ (800230c <HAL_InitTick+0x54>)
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	4b12      	ldr	r3, [pc, #72]	@ (8002310 <HAL_InitTick+0x58>)
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	4619      	mov	r1, r3
 80022ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80022d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022d6:	4618      	mov	r0, r3
 80022d8:	f000 f967 	bl	80025aa <HAL_SYSTICK_Config>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e00e      	b.n	8002304 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2b0f      	cmp	r3, #15
 80022ea:	d80a      	bhi.n	8002302 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022ec:	2200      	movs	r2, #0
 80022ee:	6879      	ldr	r1, [r7, #4]
 80022f0:	f04f 30ff 	mov.w	r0, #4294967295
 80022f4:	f000 f92f 	bl	8002556 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022f8:	4a06      	ldr	r2, [pc, #24]	@ (8002314 <HAL_InitTick+0x5c>)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022fe:	2300      	movs	r3, #0
 8002300:	e000      	b.n	8002304 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
}
 8002304:	4618      	mov	r0, r3
 8002306:	3708      	adds	r7, #8
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	2000000c 	.word	0x2000000c
 8002310:	20000014 	.word	0x20000014
 8002314:	20000010 	.word	0x20000010

08002318 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800231c:	4b06      	ldr	r3, [pc, #24]	@ (8002338 <HAL_IncTick+0x20>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	461a      	mov	r2, r3
 8002322:	4b06      	ldr	r3, [pc, #24]	@ (800233c <HAL_IncTick+0x24>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4413      	add	r3, r2
 8002328:	4a04      	ldr	r2, [pc, #16]	@ (800233c <HAL_IncTick+0x24>)
 800232a:	6013      	str	r3, [r2, #0]
}
 800232c:	bf00      	nop
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	20000014 	.word	0x20000014
 800233c:	200004c0 	.word	0x200004c0

08002340 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  return uwTick;
 8002344:	4b03      	ldr	r3, [pc, #12]	@ (8002354 <HAL_GetTick+0x14>)
 8002346:	681b      	ldr	r3, [r3, #0]
}
 8002348:	4618      	mov	r0, r3
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr
 8002352:	bf00      	nop
 8002354:	200004c0 	.word	0x200004c0

08002358 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002360:	f7ff ffee 	bl	8002340 <HAL_GetTick>
 8002364:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002370:	d005      	beq.n	800237e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002372:	4b0a      	ldr	r3, [pc, #40]	@ (800239c <HAL_Delay+0x44>)
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	461a      	mov	r2, r3
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	4413      	add	r3, r2
 800237c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800237e:	bf00      	nop
 8002380:	f7ff ffde 	bl	8002340 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	68fa      	ldr	r2, [r7, #12]
 800238c:	429a      	cmp	r2, r3
 800238e:	d8f7      	bhi.n	8002380 <HAL_Delay+0x28>
  {
  }
}
 8002390:	bf00      	nop
 8002392:	bf00      	nop
 8002394:	3710      	adds	r7, #16
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	20000014 	.word	0x20000014

080023a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b085      	sub	sp, #20
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	f003 0307 	and.w	r3, r3, #7
 80023ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023b0:	4b0c      	ldr	r3, [pc, #48]	@ (80023e4 <__NVIC_SetPriorityGrouping+0x44>)
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023b6:	68ba      	ldr	r2, [r7, #8]
 80023b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023bc:	4013      	ands	r3, r2
 80023be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023d2:	4a04      	ldr	r2, [pc, #16]	@ (80023e4 <__NVIC_SetPriorityGrouping+0x44>)
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	60d3      	str	r3, [r2, #12]
}
 80023d8:	bf00      	nop
 80023da:	3714      	adds	r7, #20
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr
 80023e4:	e000ed00 	.word	0xe000ed00

080023e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023ec:	4b04      	ldr	r3, [pc, #16]	@ (8002400 <__NVIC_GetPriorityGrouping+0x18>)
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	0a1b      	lsrs	r3, r3, #8
 80023f2:	f003 0307 	and.w	r3, r3, #7
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr
 8002400:	e000ed00 	.word	0xe000ed00

08002404 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	4603      	mov	r3, r0
 800240c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800240e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002412:	2b00      	cmp	r3, #0
 8002414:	db0b      	blt.n	800242e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002416:	79fb      	ldrb	r3, [r7, #7]
 8002418:	f003 021f 	and.w	r2, r3, #31
 800241c:	4907      	ldr	r1, [pc, #28]	@ (800243c <__NVIC_EnableIRQ+0x38>)
 800241e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002422:	095b      	lsrs	r3, r3, #5
 8002424:	2001      	movs	r0, #1
 8002426:	fa00 f202 	lsl.w	r2, r0, r2
 800242a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800242e:	bf00      	nop
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	e000e100 	.word	0xe000e100

08002440 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	4603      	mov	r3, r0
 8002448:	6039      	str	r1, [r7, #0]
 800244a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800244c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002450:	2b00      	cmp	r3, #0
 8002452:	db0a      	blt.n	800246a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	b2da      	uxtb	r2, r3
 8002458:	490c      	ldr	r1, [pc, #48]	@ (800248c <__NVIC_SetPriority+0x4c>)
 800245a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800245e:	0112      	lsls	r2, r2, #4
 8002460:	b2d2      	uxtb	r2, r2
 8002462:	440b      	add	r3, r1
 8002464:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002468:	e00a      	b.n	8002480 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	b2da      	uxtb	r2, r3
 800246e:	4908      	ldr	r1, [pc, #32]	@ (8002490 <__NVIC_SetPriority+0x50>)
 8002470:	79fb      	ldrb	r3, [r7, #7]
 8002472:	f003 030f 	and.w	r3, r3, #15
 8002476:	3b04      	subs	r3, #4
 8002478:	0112      	lsls	r2, r2, #4
 800247a:	b2d2      	uxtb	r2, r2
 800247c:	440b      	add	r3, r1
 800247e:	761a      	strb	r2, [r3, #24]
}
 8002480:	bf00      	nop
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr
 800248c:	e000e100 	.word	0xe000e100
 8002490:	e000ed00 	.word	0xe000ed00

08002494 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002494:	b480      	push	{r7}
 8002496:	b089      	sub	sp, #36	@ 0x24
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	f003 0307 	and.w	r3, r3, #7
 80024a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	f1c3 0307 	rsb	r3, r3, #7
 80024ae:	2b04      	cmp	r3, #4
 80024b0:	bf28      	it	cs
 80024b2:	2304      	movcs	r3, #4
 80024b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	3304      	adds	r3, #4
 80024ba:	2b06      	cmp	r3, #6
 80024bc:	d902      	bls.n	80024c4 <NVIC_EncodePriority+0x30>
 80024be:	69fb      	ldr	r3, [r7, #28]
 80024c0:	3b03      	subs	r3, #3
 80024c2:	e000      	b.n	80024c6 <NVIC_EncodePriority+0x32>
 80024c4:	2300      	movs	r3, #0
 80024c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024c8:	f04f 32ff 	mov.w	r2, #4294967295
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	fa02 f303 	lsl.w	r3, r2, r3
 80024d2:	43da      	mvns	r2, r3
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	401a      	ands	r2, r3
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024dc:	f04f 31ff 	mov.w	r1, #4294967295
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	fa01 f303 	lsl.w	r3, r1, r3
 80024e6:	43d9      	mvns	r1, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024ec:	4313      	orrs	r3, r2
         );
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3724      	adds	r7, #36	@ 0x24
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
	...

080024fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	3b01      	subs	r3, #1
 8002508:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800250c:	d301      	bcc.n	8002512 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800250e:	2301      	movs	r3, #1
 8002510:	e00f      	b.n	8002532 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002512:	4a0a      	ldr	r2, [pc, #40]	@ (800253c <SysTick_Config+0x40>)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	3b01      	subs	r3, #1
 8002518:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800251a:	210f      	movs	r1, #15
 800251c:	f04f 30ff 	mov.w	r0, #4294967295
 8002520:	f7ff ff8e 	bl	8002440 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002524:	4b05      	ldr	r3, [pc, #20]	@ (800253c <SysTick_Config+0x40>)
 8002526:	2200      	movs	r2, #0
 8002528:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800252a:	4b04      	ldr	r3, [pc, #16]	@ (800253c <SysTick_Config+0x40>)
 800252c:	2207      	movs	r2, #7
 800252e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	e000e010 	.word	0xe000e010

08002540 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002548:	6878      	ldr	r0, [r7, #4]
 800254a:	f7ff ff29 	bl	80023a0 <__NVIC_SetPriorityGrouping>
}
 800254e:	bf00      	nop
 8002550:	3708      	adds	r7, #8
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}

08002556 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002556:	b580      	push	{r7, lr}
 8002558:	b086      	sub	sp, #24
 800255a:	af00      	add	r7, sp, #0
 800255c:	4603      	mov	r3, r0
 800255e:	60b9      	str	r1, [r7, #8]
 8002560:	607a      	str	r2, [r7, #4]
 8002562:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002564:	2300      	movs	r3, #0
 8002566:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002568:	f7ff ff3e 	bl	80023e8 <__NVIC_GetPriorityGrouping>
 800256c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	68b9      	ldr	r1, [r7, #8]
 8002572:	6978      	ldr	r0, [r7, #20]
 8002574:	f7ff ff8e 	bl	8002494 <NVIC_EncodePriority>
 8002578:	4602      	mov	r2, r0
 800257a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800257e:	4611      	mov	r1, r2
 8002580:	4618      	mov	r0, r3
 8002582:	f7ff ff5d 	bl	8002440 <__NVIC_SetPriority>
}
 8002586:	bf00      	nop
 8002588:	3718      	adds	r7, #24
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}

0800258e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800258e:	b580      	push	{r7, lr}
 8002590:	b082      	sub	sp, #8
 8002592:	af00      	add	r7, sp, #0
 8002594:	4603      	mov	r3, r0
 8002596:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002598:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800259c:	4618      	mov	r0, r3
 800259e:	f7ff ff31 	bl	8002404 <__NVIC_EnableIRQ>
}
 80025a2:	bf00      	nop
 80025a4:	3708      	adds	r7, #8
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}

080025aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025aa:	b580      	push	{r7, lr}
 80025ac:	b082      	sub	sp, #8
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f7ff ffa2 	bl	80024fc <SysTick_Config>
 80025b8:	4603      	mov	r3, r0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3708      	adds	r7, #8
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
	...

080025c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b089      	sub	sp, #36	@ 0x24
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80025ce:	2300      	movs	r3, #0
 80025d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025d2:	2300      	movs	r3, #0
 80025d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80025d6:	2300      	movs	r3, #0
 80025d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025da:	2300      	movs	r3, #0
 80025dc:	61fb      	str	r3, [r7, #28]
 80025de:	e159      	b.n	8002894 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80025e0:	2201      	movs	r2, #1
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	fa02 f303 	lsl.w	r3, r2, r3
 80025e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	697a      	ldr	r2, [r7, #20]
 80025f0:	4013      	ands	r3, r2
 80025f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025f4:	693a      	ldr	r2, [r7, #16]
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	429a      	cmp	r2, r3
 80025fa:	f040 8148 	bne.w	800288e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f003 0303 	and.w	r3, r3, #3
 8002606:	2b01      	cmp	r3, #1
 8002608:	d005      	beq.n	8002616 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002612:	2b02      	cmp	r3, #2
 8002614:	d130      	bne.n	8002678 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800261c:	69fb      	ldr	r3, [r7, #28]
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	2203      	movs	r2, #3
 8002622:	fa02 f303 	lsl.w	r3, r2, r3
 8002626:	43db      	mvns	r3, r3
 8002628:	69ba      	ldr	r2, [r7, #24]
 800262a:	4013      	ands	r3, r2
 800262c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	68da      	ldr	r2, [r3, #12]
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	005b      	lsls	r3, r3, #1
 8002636:	fa02 f303 	lsl.w	r3, r2, r3
 800263a:	69ba      	ldr	r2, [r7, #24]
 800263c:	4313      	orrs	r3, r2
 800263e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	69ba      	ldr	r2, [r7, #24]
 8002644:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800264c:	2201      	movs	r2, #1
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	fa02 f303 	lsl.w	r3, r2, r3
 8002654:	43db      	mvns	r3, r3
 8002656:	69ba      	ldr	r2, [r7, #24]
 8002658:	4013      	ands	r3, r2
 800265a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	091b      	lsrs	r3, r3, #4
 8002662:	f003 0201 	and.w	r2, r3, #1
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	4313      	orrs	r3, r2
 8002670:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	69ba      	ldr	r2, [r7, #24]
 8002676:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f003 0303 	and.w	r3, r3, #3
 8002680:	2b03      	cmp	r3, #3
 8002682:	d017      	beq.n	80026b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	2203      	movs	r2, #3
 8002690:	fa02 f303 	lsl.w	r3, r2, r3
 8002694:	43db      	mvns	r3, r3
 8002696:	69ba      	ldr	r2, [r7, #24]
 8002698:	4013      	ands	r3, r2
 800269a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	689a      	ldr	r2, [r3, #8]
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	69ba      	ldr	r2, [r7, #24]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f003 0303 	and.w	r3, r3, #3
 80026bc:	2b02      	cmp	r3, #2
 80026be:	d123      	bne.n	8002708 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	08da      	lsrs	r2, r3, #3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	3208      	adds	r2, #8
 80026c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	f003 0307 	and.w	r3, r3, #7
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	220f      	movs	r2, #15
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	43db      	mvns	r3, r3
 80026de:	69ba      	ldr	r2, [r7, #24]
 80026e0:	4013      	ands	r3, r2
 80026e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	691a      	ldr	r2, [r3, #16]
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	f003 0307 	and.w	r3, r3, #7
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	fa02 f303 	lsl.w	r3, r2, r3
 80026f4:	69ba      	ldr	r2, [r7, #24]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	08da      	lsrs	r2, r3, #3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	3208      	adds	r2, #8
 8002702:	69b9      	ldr	r1, [r7, #24]
 8002704:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	2203      	movs	r2, #3
 8002714:	fa02 f303 	lsl.w	r3, r2, r3
 8002718:	43db      	mvns	r3, r3
 800271a:	69ba      	ldr	r2, [r7, #24]
 800271c:	4013      	ands	r3, r2
 800271e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f003 0203 	and.w	r2, r3, #3
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	fa02 f303 	lsl.w	r3, r2, r3
 8002730:	69ba      	ldr	r2, [r7, #24]
 8002732:	4313      	orrs	r3, r2
 8002734:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002744:	2b00      	cmp	r3, #0
 8002746:	f000 80a2 	beq.w	800288e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800274a:	2300      	movs	r3, #0
 800274c:	60fb      	str	r3, [r7, #12]
 800274e:	4b57      	ldr	r3, [pc, #348]	@ (80028ac <HAL_GPIO_Init+0x2e8>)
 8002750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002752:	4a56      	ldr	r2, [pc, #344]	@ (80028ac <HAL_GPIO_Init+0x2e8>)
 8002754:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002758:	6453      	str	r3, [r2, #68]	@ 0x44
 800275a:	4b54      	ldr	r3, [pc, #336]	@ (80028ac <HAL_GPIO_Init+0x2e8>)
 800275c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800275e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002762:	60fb      	str	r3, [r7, #12]
 8002764:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002766:	4a52      	ldr	r2, [pc, #328]	@ (80028b0 <HAL_GPIO_Init+0x2ec>)
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	089b      	lsrs	r3, r3, #2
 800276c:	3302      	adds	r3, #2
 800276e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002772:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002774:	69fb      	ldr	r3, [r7, #28]
 8002776:	f003 0303 	and.w	r3, r3, #3
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	220f      	movs	r2, #15
 800277e:	fa02 f303 	lsl.w	r3, r2, r3
 8002782:	43db      	mvns	r3, r3
 8002784:	69ba      	ldr	r2, [r7, #24]
 8002786:	4013      	ands	r3, r2
 8002788:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4a49      	ldr	r2, [pc, #292]	@ (80028b4 <HAL_GPIO_Init+0x2f0>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d019      	beq.n	80027c6 <HAL_GPIO_Init+0x202>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	4a48      	ldr	r2, [pc, #288]	@ (80028b8 <HAL_GPIO_Init+0x2f4>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d013      	beq.n	80027c2 <HAL_GPIO_Init+0x1fe>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	4a47      	ldr	r2, [pc, #284]	@ (80028bc <HAL_GPIO_Init+0x2f8>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d00d      	beq.n	80027be <HAL_GPIO_Init+0x1fa>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4a46      	ldr	r2, [pc, #280]	@ (80028c0 <HAL_GPIO_Init+0x2fc>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d007      	beq.n	80027ba <HAL_GPIO_Init+0x1f6>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	4a45      	ldr	r2, [pc, #276]	@ (80028c4 <HAL_GPIO_Init+0x300>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d101      	bne.n	80027b6 <HAL_GPIO_Init+0x1f2>
 80027b2:	2304      	movs	r3, #4
 80027b4:	e008      	b.n	80027c8 <HAL_GPIO_Init+0x204>
 80027b6:	2307      	movs	r3, #7
 80027b8:	e006      	b.n	80027c8 <HAL_GPIO_Init+0x204>
 80027ba:	2303      	movs	r3, #3
 80027bc:	e004      	b.n	80027c8 <HAL_GPIO_Init+0x204>
 80027be:	2302      	movs	r3, #2
 80027c0:	e002      	b.n	80027c8 <HAL_GPIO_Init+0x204>
 80027c2:	2301      	movs	r3, #1
 80027c4:	e000      	b.n	80027c8 <HAL_GPIO_Init+0x204>
 80027c6:	2300      	movs	r3, #0
 80027c8:	69fa      	ldr	r2, [r7, #28]
 80027ca:	f002 0203 	and.w	r2, r2, #3
 80027ce:	0092      	lsls	r2, r2, #2
 80027d0:	4093      	lsls	r3, r2
 80027d2:	69ba      	ldr	r2, [r7, #24]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027d8:	4935      	ldr	r1, [pc, #212]	@ (80028b0 <HAL_GPIO_Init+0x2ec>)
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	089b      	lsrs	r3, r3, #2
 80027de:	3302      	adds	r3, #2
 80027e0:	69ba      	ldr	r2, [r7, #24]
 80027e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027e6:	4b38      	ldr	r3, [pc, #224]	@ (80028c8 <HAL_GPIO_Init+0x304>)
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	43db      	mvns	r3, r3
 80027f0:	69ba      	ldr	r2, [r7, #24]
 80027f2:	4013      	ands	r3, r2
 80027f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d003      	beq.n	800280a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002802:	69ba      	ldr	r2, [r7, #24]
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	4313      	orrs	r3, r2
 8002808:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800280a:	4a2f      	ldr	r2, [pc, #188]	@ (80028c8 <HAL_GPIO_Init+0x304>)
 800280c:	69bb      	ldr	r3, [r7, #24]
 800280e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002810:	4b2d      	ldr	r3, [pc, #180]	@ (80028c8 <HAL_GPIO_Init+0x304>)
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	43db      	mvns	r3, r3
 800281a:	69ba      	ldr	r2, [r7, #24]
 800281c:	4013      	ands	r3, r2
 800281e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002828:	2b00      	cmp	r3, #0
 800282a:	d003      	beq.n	8002834 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800282c:	69ba      	ldr	r2, [r7, #24]
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	4313      	orrs	r3, r2
 8002832:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002834:	4a24      	ldr	r2, [pc, #144]	@ (80028c8 <HAL_GPIO_Init+0x304>)
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800283a:	4b23      	ldr	r3, [pc, #140]	@ (80028c8 <HAL_GPIO_Init+0x304>)
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	43db      	mvns	r3, r3
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	4013      	ands	r3, r2
 8002848:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d003      	beq.n	800285e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002856:	69ba      	ldr	r2, [r7, #24]
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	4313      	orrs	r3, r2
 800285c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800285e:	4a1a      	ldr	r2, [pc, #104]	@ (80028c8 <HAL_GPIO_Init+0x304>)
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002864:	4b18      	ldr	r3, [pc, #96]	@ (80028c8 <HAL_GPIO_Init+0x304>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	43db      	mvns	r3, r3
 800286e:	69ba      	ldr	r2, [r7, #24]
 8002870:	4013      	ands	r3, r2
 8002872:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800287c:	2b00      	cmp	r3, #0
 800287e:	d003      	beq.n	8002888 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002880:	69ba      	ldr	r2, [r7, #24]
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	4313      	orrs	r3, r2
 8002886:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002888:	4a0f      	ldr	r2, [pc, #60]	@ (80028c8 <HAL_GPIO_Init+0x304>)
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	3301      	adds	r3, #1
 8002892:	61fb      	str	r3, [r7, #28]
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	2b0f      	cmp	r3, #15
 8002898:	f67f aea2 	bls.w	80025e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800289c:	bf00      	nop
 800289e:	bf00      	nop
 80028a0:	3724      	adds	r7, #36	@ 0x24
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	40023800 	.word	0x40023800
 80028b0:	40013800 	.word	0x40013800
 80028b4:	40020000 	.word	0x40020000
 80028b8:	40020400 	.word	0x40020400
 80028bc:	40020800 	.word	0x40020800
 80028c0:	40020c00 	.word	0x40020c00
 80028c4:	40021000 	.word	0x40021000
 80028c8:	40013c00 	.word	0x40013c00

080028cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	460b      	mov	r3, r1
 80028d6:	807b      	strh	r3, [r7, #2]
 80028d8:	4613      	mov	r3, r2
 80028da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028dc:	787b      	ldrb	r3, [r7, #1]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d003      	beq.n	80028ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028e2:	887a      	ldrh	r2, [r7, #2]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80028e8:	e003      	b.n	80028f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028ea:	887b      	ldrh	r3, [r7, #2]
 80028ec:	041a      	lsls	r2, r3, #16
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	619a      	str	r2, [r3, #24]
}
 80028f2:	bf00      	nop
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
	...

08002900 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d101      	bne.n	8002912 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e12b      	b.n	8002b6a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002918:	b2db      	uxtb	r3, r3
 800291a:	2b00      	cmp	r3, #0
 800291c:	d106      	bne.n	800292c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f7fe fd9a 	bl	8001460 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2224      	movs	r2, #36	@ 0x24
 8002930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f022 0201 	bic.w	r2, r2, #1
 8002942:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002952:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002962:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002964:	f001 fc20 	bl	80041a8 <HAL_RCC_GetPCLK1Freq>
 8002968:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	4a81      	ldr	r2, [pc, #516]	@ (8002b74 <HAL_I2C_Init+0x274>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d807      	bhi.n	8002984 <HAL_I2C_Init+0x84>
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	4a80      	ldr	r2, [pc, #512]	@ (8002b78 <HAL_I2C_Init+0x278>)
 8002978:	4293      	cmp	r3, r2
 800297a:	bf94      	ite	ls
 800297c:	2301      	movls	r3, #1
 800297e:	2300      	movhi	r3, #0
 8002980:	b2db      	uxtb	r3, r3
 8002982:	e006      	b.n	8002992 <HAL_I2C_Init+0x92>
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	4a7d      	ldr	r2, [pc, #500]	@ (8002b7c <HAL_I2C_Init+0x27c>)
 8002988:	4293      	cmp	r3, r2
 800298a:	bf94      	ite	ls
 800298c:	2301      	movls	r3, #1
 800298e:	2300      	movhi	r3, #0
 8002990:	b2db      	uxtb	r3, r3
 8002992:	2b00      	cmp	r3, #0
 8002994:	d001      	beq.n	800299a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e0e7      	b.n	8002b6a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	4a78      	ldr	r2, [pc, #480]	@ (8002b80 <HAL_I2C_Init+0x280>)
 800299e:	fba2 2303 	umull	r2, r3, r2, r3
 80029a2:	0c9b      	lsrs	r3, r3, #18
 80029a4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	68ba      	ldr	r2, [r7, #8]
 80029b6:	430a      	orrs	r2, r1
 80029b8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	6a1b      	ldr	r3, [r3, #32]
 80029c0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	4a6a      	ldr	r2, [pc, #424]	@ (8002b74 <HAL_I2C_Init+0x274>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d802      	bhi.n	80029d4 <HAL_I2C_Init+0xd4>
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	3301      	adds	r3, #1
 80029d2:	e009      	b.n	80029e8 <HAL_I2C_Init+0xe8>
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80029da:	fb02 f303 	mul.w	r3, r2, r3
 80029de:	4a69      	ldr	r2, [pc, #420]	@ (8002b84 <HAL_I2C_Init+0x284>)
 80029e0:	fba2 2303 	umull	r2, r3, r2, r3
 80029e4:	099b      	lsrs	r3, r3, #6
 80029e6:	3301      	adds	r3, #1
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	6812      	ldr	r2, [r2, #0]
 80029ec:	430b      	orrs	r3, r1
 80029ee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	69db      	ldr	r3, [r3, #28]
 80029f6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80029fa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	495c      	ldr	r1, [pc, #368]	@ (8002b74 <HAL_I2C_Init+0x274>)
 8002a04:	428b      	cmp	r3, r1
 8002a06:	d819      	bhi.n	8002a3c <HAL_I2C_Init+0x13c>
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	1e59      	subs	r1, r3, #1
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	005b      	lsls	r3, r3, #1
 8002a12:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a16:	1c59      	adds	r1, r3, #1
 8002a18:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002a1c:	400b      	ands	r3, r1
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d00a      	beq.n	8002a38 <HAL_I2C_Init+0x138>
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	1e59      	subs	r1, r3, #1
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	005b      	lsls	r3, r3, #1
 8002a2c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a30:	3301      	adds	r3, #1
 8002a32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a36:	e051      	b.n	8002adc <HAL_I2C_Init+0x1dc>
 8002a38:	2304      	movs	r3, #4
 8002a3a:	e04f      	b.n	8002adc <HAL_I2C_Init+0x1dc>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d111      	bne.n	8002a68 <HAL_I2C_Init+0x168>
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	1e58      	subs	r0, r3, #1
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6859      	ldr	r1, [r3, #4]
 8002a4c:	460b      	mov	r3, r1
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	440b      	add	r3, r1
 8002a52:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a56:	3301      	adds	r3, #1
 8002a58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	bf0c      	ite	eq
 8002a60:	2301      	moveq	r3, #1
 8002a62:	2300      	movne	r3, #0
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	e012      	b.n	8002a8e <HAL_I2C_Init+0x18e>
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	1e58      	subs	r0, r3, #1
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6859      	ldr	r1, [r3, #4]
 8002a70:	460b      	mov	r3, r1
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	440b      	add	r3, r1
 8002a76:	0099      	lsls	r1, r3, #2
 8002a78:	440b      	add	r3, r1
 8002a7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a7e:	3301      	adds	r3, #1
 8002a80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	bf0c      	ite	eq
 8002a88:	2301      	moveq	r3, #1
 8002a8a:	2300      	movne	r3, #0
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d001      	beq.n	8002a96 <HAL_I2C_Init+0x196>
 8002a92:	2301      	movs	r3, #1
 8002a94:	e022      	b.n	8002adc <HAL_I2C_Init+0x1dc>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d10e      	bne.n	8002abc <HAL_I2C_Init+0x1bc>
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	1e58      	subs	r0, r3, #1
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6859      	ldr	r1, [r3, #4]
 8002aa6:	460b      	mov	r3, r1
 8002aa8:	005b      	lsls	r3, r3, #1
 8002aaa:	440b      	add	r3, r1
 8002aac:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ab6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002aba:	e00f      	b.n	8002adc <HAL_I2C_Init+0x1dc>
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	1e58      	subs	r0, r3, #1
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6859      	ldr	r1, [r3, #4]
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	440b      	add	r3, r1
 8002aca:	0099      	lsls	r1, r3, #2
 8002acc:	440b      	add	r3, r1
 8002ace:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ad2:	3301      	adds	r3, #1
 8002ad4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ad8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002adc:	6879      	ldr	r1, [r7, #4]
 8002ade:	6809      	ldr	r1, [r1, #0]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	69da      	ldr	r2, [r3, #28]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6a1b      	ldr	r3, [r3, #32]
 8002af6:	431a      	orrs	r2, r3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	430a      	orrs	r2, r1
 8002afe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002b0a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	6911      	ldr	r1, [r2, #16]
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	68d2      	ldr	r2, [r2, #12]
 8002b16:	4311      	orrs	r1, r2
 8002b18:	687a      	ldr	r2, [r7, #4]
 8002b1a:	6812      	ldr	r2, [r2, #0]
 8002b1c:	430b      	orrs	r3, r1
 8002b1e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	68db      	ldr	r3, [r3, #12]
 8002b26:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	695a      	ldr	r2, [r3, #20]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	699b      	ldr	r3, [r3, #24]
 8002b32:	431a      	orrs	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	430a      	orrs	r2, r1
 8002b3a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f042 0201 	orr.w	r2, r2, #1
 8002b4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2220      	movs	r2, #32
 8002b56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2200      	movs	r2, #0
 8002b64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3710      	adds	r7, #16
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	000186a0 	.word	0x000186a0
 8002b78:	001e847f 	.word	0x001e847f
 8002b7c:	003d08ff 	.word	0x003d08ff
 8002b80:	431bde83 	.word	0x431bde83
 8002b84:	10624dd3 	.word	0x10624dd3

08002b88 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b088      	sub	sp, #32
 8002b8c:	af02      	add	r7, sp, #8
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	4608      	mov	r0, r1
 8002b92:	4611      	mov	r1, r2
 8002b94:	461a      	mov	r2, r3
 8002b96:	4603      	mov	r3, r0
 8002b98:	817b      	strh	r3, [r7, #10]
 8002b9a:	460b      	mov	r3, r1
 8002b9c:	813b      	strh	r3, [r7, #8]
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ba2:	f7ff fbcd 	bl	8002340 <HAL_GetTick>
 8002ba6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	2b20      	cmp	r3, #32
 8002bb2:	f040 80d9 	bne.w	8002d68 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	9300      	str	r3, [sp, #0]
 8002bba:	2319      	movs	r3, #25
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	496d      	ldr	r1, [pc, #436]	@ (8002d74 <HAL_I2C_Mem_Write+0x1ec>)
 8002bc0:	68f8      	ldr	r0, [r7, #12]
 8002bc2:	f000 fc8b 	bl	80034dc <I2C_WaitOnFlagUntilTimeout>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d001      	beq.n	8002bd0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002bcc:	2302      	movs	r3, #2
 8002bce:	e0cc      	b.n	8002d6a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d101      	bne.n	8002bde <HAL_I2C_Mem_Write+0x56>
 8002bda:	2302      	movs	r3, #2
 8002bdc:	e0c5      	b.n	8002d6a <HAL_I2C_Mem_Write+0x1e2>
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2201      	movs	r2, #1
 8002be2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0301 	and.w	r3, r3, #1
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d007      	beq.n	8002c04 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f042 0201 	orr.w	r2, r2, #1
 8002c02:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c12:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2221      	movs	r2, #33	@ 0x21
 8002c18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2240      	movs	r2, #64	@ 0x40
 8002c20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2200      	movs	r2, #0
 8002c28:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	6a3a      	ldr	r2, [r7, #32]
 8002c2e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002c34:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c3a:	b29a      	uxth	r2, r3
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	4a4d      	ldr	r2, [pc, #308]	@ (8002d78 <HAL_I2C_Mem_Write+0x1f0>)
 8002c44:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c46:	88f8      	ldrh	r0, [r7, #6]
 8002c48:	893a      	ldrh	r2, [r7, #8]
 8002c4a:	8979      	ldrh	r1, [r7, #10]
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	9301      	str	r3, [sp, #4]
 8002c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c52:	9300      	str	r3, [sp, #0]
 8002c54:	4603      	mov	r3, r0
 8002c56:	68f8      	ldr	r0, [r7, #12]
 8002c58:	f000 fac2 	bl	80031e0 <I2C_RequestMemoryWrite>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d052      	beq.n	8002d08 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e081      	b.n	8002d6a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c66:	697a      	ldr	r2, [r7, #20]
 8002c68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c6a:	68f8      	ldr	r0, [r7, #12]
 8002c6c:	f000 fd50 	bl	8003710 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d00d      	beq.n	8002c92 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7a:	2b04      	cmp	r3, #4
 8002c7c:	d107      	bne.n	8002c8e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c8c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e06b      	b.n	8002d6a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c96:	781a      	ldrb	r2, [r3, #0]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca2:	1c5a      	adds	r2, r3, #1
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cac:	3b01      	subs	r3, #1
 8002cae:	b29a      	uxth	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	3b01      	subs	r3, #1
 8002cbc:	b29a      	uxth	r2, r3
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	695b      	ldr	r3, [r3, #20]
 8002cc8:	f003 0304 	and.w	r3, r3, #4
 8002ccc:	2b04      	cmp	r3, #4
 8002cce:	d11b      	bne.n	8002d08 <HAL_I2C_Mem_Write+0x180>
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d017      	beq.n	8002d08 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cdc:	781a      	ldrb	r2, [r3, #0]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce8:	1c5a      	adds	r2, r3, #1
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	b29a      	uxth	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cfe:	b29b      	uxth	r3, r3
 8002d00:	3b01      	subs	r3, #1
 8002d02:	b29a      	uxth	r2, r3
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d1aa      	bne.n	8002c66 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d10:	697a      	ldr	r2, [r7, #20]
 8002d12:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d14:	68f8      	ldr	r0, [r7, #12]
 8002d16:	f000 fd43 	bl	80037a0 <I2C_WaitOnBTFFlagUntilTimeout>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d00d      	beq.n	8002d3c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d24:	2b04      	cmp	r3, #4
 8002d26:	d107      	bne.n	8002d38 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d36:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e016      	b.n	8002d6a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2220      	movs	r2, #32
 8002d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2200      	movs	r2, #0
 8002d58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002d64:	2300      	movs	r3, #0
 8002d66:	e000      	b.n	8002d6a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002d68:	2302      	movs	r3, #2
  }
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3718      	adds	r7, #24
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	00100002 	.word	0x00100002
 8002d78:	ffff0000 	.word	0xffff0000

08002d7c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b08c      	sub	sp, #48	@ 0x30
 8002d80:	af02      	add	r7, sp, #8
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	4608      	mov	r0, r1
 8002d86:	4611      	mov	r1, r2
 8002d88:	461a      	mov	r2, r3
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	817b      	strh	r3, [r7, #10]
 8002d8e:	460b      	mov	r3, r1
 8002d90:	813b      	strh	r3, [r7, #8]
 8002d92:	4613      	mov	r3, r2
 8002d94:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d96:	f7ff fad3 	bl	8002340 <HAL_GetTick>
 8002d9a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	2b20      	cmp	r3, #32
 8002da6:	f040 8214 	bne.w	80031d2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dac:	9300      	str	r3, [sp, #0]
 8002dae:	2319      	movs	r3, #25
 8002db0:	2201      	movs	r2, #1
 8002db2:	497b      	ldr	r1, [pc, #492]	@ (8002fa0 <HAL_I2C_Mem_Read+0x224>)
 8002db4:	68f8      	ldr	r0, [r7, #12]
 8002db6:	f000 fb91 	bl	80034dc <I2C_WaitOnFlagUntilTimeout>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d001      	beq.n	8002dc4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002dc0:	2302      	movs	r3, #2
 8002dc2:	e207      	b.n	80031d4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d101      	bne.n	8002dd2 <HAL_I2C_Mem_Read+0x56>
 8002dce:	2302      	movs	r3, #2
 8002dd0:	e200      	b.n	80031d4 <HAL_I2C_Mem_Read+0x458>
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0301 	and.w	r3, r3, #1
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d007      	beq.n	8002df8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f042 0201 	orr.w	r2, r2, #1
 8002df6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e06:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2222      	movs	r2, #34	@ 0x22
 8002e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2240      	movs	r2, #64	@ 0x40
 8002e14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e22:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002e28:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e2e:	b29a      	uxth	r2, r3
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	4a5b      	ldr	r2, [pc, #364]	@ (8002fa4 <HAL_I2C_Mem_Read+0x228>)
 8002e38:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002e3a:	88f8      	ldrh	r0, [r7, #6]
 8002e3c:	893a      	ldrh	r2, [r7, #8]
 8002e3e:	8979      	ldrh	r1, [r7, #10]
 8002e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e42:	9301      	str	r3, [sp, #4]
 8002e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e46:	9300      	str	r3, [sp, #0]
 8002e48:	4603      	mov	r3, r0
 8002e4a:	68f8      	ldr	r0, [r7, #12]
 8002e4c:	f000 fa5e 	bl	800330c <I2C_RequestMemoryRead>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d001      	beq.n	8002e5a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e1bc      	b.n	80031d4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d113      	bne.n	8002e8a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e62:	2300      	movs	r3, #0
 8002e64:	623b      	str	r3, [r7, #32]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	695b      	ldr	r3, [r3, #20]
 8002e6c:	623b      	str	r3, [r7, #32]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	623b      	str	r3, [r7, #32]
 8002e76:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e86:	601a      	str	r2, [r3, #0]
 8002e88:	e190      	b.n	80031ac <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d11b      	bne.n	8002eca <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ea0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	61fb      	str	r3, [r7, #28]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	695b      	ldr	r3, [r3, #20]
 8002eac:	61fb      	str	r3, [r7, #28]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	699b      	ldr	r3, [r3, #24]
 8002eb4:	61fb      	str	r3, [r7, #28]
 8002eb6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ec6:	601a      	str	r2, [r3, #0]
 8002ec8:	e170      	b.n	80031ac <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d11b      	bne.n	8002f0a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ee0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ef0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	61bb      	str	r3, [r7, #24]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	695b      	ldr	r3, [r3, #20]
 8002efc:	61bb      	str	r3, [r7, #24]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	699b      	ldr	r3, [r3, #24]
 8002f04:	61bb      	str	r3, [r7, #24]
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	e150      	b.n	80031ac <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	617b      	str	r3, [r7, #20]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	695b      	ldr	r3, [r3, #20]
 8002f14:	617b      	str	r3, [r7, #20]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	699b      	ldr	r3, [r3, #24]
 8002f1c:	617b      	str	r3, [r7, #20]
 8002f1e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002f20:	e144      	b.n	80031ac <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f26:	2b03      	cmp	r3, #3
 8002f28:	f200 80f1 	bhi.w	800310e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d123      	bne.n	8002f7c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f36:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002f38:	68f8      	ldr	r0, [r7, #12]
 8002f3a:	f000 fc79 	bl	8003830 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d001      	beq.n	8002f48 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e145      	b.n	80031d4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	691a      	ldr	r2, [r3, #16]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f52:	b2d2      	uxtb	r2, r2
 8002f54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f5a:	1c5a      	adds	r2, r3, #1
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f64:	3b01      	subs	r3, #1
 8002f66:	b29a      	uxth	r2, r3
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f70:	b29b      	uxth	r3, r3
 8002f72:	3b01      	subs	r3, #1
 8002f74:	b29a      	uxth	r2, r3
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002f7a:	e117      	b.n	80031ac <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f80:	2b02      	cmp	r3, #2
 8002f82:	d14e      	bne.n	8003022 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f86:	9300      	str	r3, [sp, #0]
 8002f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	4906      	ldr	r1, [pc, #24]	@ (8002fa8 <HAL_I2C_Mem_Read+0x22c>)
 8002f8e:	68f8      	ldr	r0, [r7, #12]
 8002f90:	f000 faa4 	bl	80034dc <I2C_WaitOnFlagUntilTimeout>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d008      	beq.n	8002fac <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e11a      	b.n	80031d4 <HAL_I2C_Mem_Read+0x458>
 8002f9e:	bf00      	nop
 8002fa0:	00100002 	.word	0x00100002
 8002fa4:	ffff0000 	.word	0xffff0000
 8002fa8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	691a      	ldr	r2, [r3, #16]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc6:	b2d2      	uxtb	r2, r2
 8002fc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fce:	1c5a      	adds	r2, r3, #1
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	691a      	ldr	r2, [r3, #16]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff8:	b2d2      	uxtb	r2, r2
 8002ffa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003000:	1c5a      	adds	r2, r3, #1
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800300a:	3b01      	subs	r3, #1
 800300c:	b29a      	uxth	r2, r3
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003016:	b29b      	uxth	r3, r3
 8003018:	3b01      	subs	r3, #1
 800301a:	b29a      	uxth	r2, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003020:	e0c4      	b.n	80031ac <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003024:	9300      	str	r3, [sp, #0]
 8003026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003028:	2200      	movs	r2, #0
 800302a:	496c      	ldr	r1, [pc, #432]	@ (80031dc <HAL_I2C_Mem_Read+0x460>)
 800302c:	68f8      	ldr	r0, [r7, #12]
 800302e:	f000 fa55 	bl	80034dc <I2C_WaitOnFlagUntilTimeout>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	d001      	beq.n	800303c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e0cb      	b.n	80031d4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800304a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	691a      	ldr	r2, [r3, #16]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003056:	b2d2      	uxtb	r2, r2
 8003058:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800305e:	1c5a      	adds	r2, r3, #1
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003068:	3b01      	subs	r3, #1
 800306a:	b29a      	uxth	r2, r3
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003074:	b29b      	uxth	r3, r3
 8003076:	3b01      	subs	r3, #1
 8003078:	b29a      	uxth	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800307e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003080:	9300      	str	r3, [sp, #0]
 8003082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003084:	2200      	movs	r2, #0
 8003086:	4955      	ldr	r1, [pc, #340]	@ (80031dc <HAL_I2C_Mem_Read+0x460>)
 8003088:	68f8      	ldr	r0, [r7, #12]
 800308a:	f000 fa27 	bl	80034dc <I2C_WaitOnFlagUntilTimeout>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d001      	beq.n	8003098 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	e09d      	b.n	80031d4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	691a      	ldr	r2, [r3, #16]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b2:	b2d2      	uxtb	r2, r2
 80030b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ba:	1c5a      	adds	r2, r3, #1
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030c4:	3b01      	subs	r3, #1
 80030c6:	b29a      	uxth	r2, r3
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030d0:	b29b      	uxth	r3, r3
 80030d2:	3b01      	subs	r3, #1
 80030d4:	b29a      	uxth	r2, r3
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	691a      	ldr	r2, [r3, #16]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e4:	b2d2      	uxtb	r2, r2
 80030e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ec:	1c5a      	adds	r2, r3, #1
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030f6:	3b01      	subs	r3, #1
 80030f8:	b29a      	uxth	r2, r3
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003102:	b29b      	uxth	r3, r3
 8003104:	3b01      	subs	r3, #1
 8003106:	b29a      	uxth	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800310c:	e04e      	b.n	80031ac <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800310e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003110:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003112:	68f8      	ldr	r0, [r7, #12]
 8003114:	f000 fb8c 	bl	8003830 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d001      	beq.n	8003122 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e058      	b.n	80031d4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	691a      	ldr	r2, [r3, #16]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800312c:	b2d2      	uxtb	r2, r2
 800312e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003134:	1c5a      	adds	r2, r3, #1
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800313e:	3b01      	subs	r3, #1
 8003140:	b29a      	uxth	r2, r3
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800314a:	b29b      	uxth	r3, r3
 800314c:	3b01      	subs	r3, #1
 800314e:	b29a      	uxth	r2, r3
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	695b      	ldr	r3, [r3, #20]
 800315a:	f003 0304 	and.w	r3, r3, #4
 800315e:	2b04      	cmp	r3, #4
 8003160:	d124      	bne.n	80031ac <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003166:	2b03      	cmp	r3, #3
 8003168:	d107      	bne.n	800317a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003178:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	691a      	ldr	r2, [r3, #16]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003184:	b2d2      	uxtb	r2, r2
 8003186:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800318c:	1c5a      	adds	r2, r3, #1
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003196:	3b01      	subs	r3, #1
 8003198:	b29a      	uxth	r2, r3
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031a2:	b29b      	uxth	r3, r3
 80031a4:	3b01      	subs	r3, #1
 80031a6:	b29a      	uxth	r2, r3
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	f47f aeb6 	bne.w	8002f22 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2220      	movs	r2, #32
 80031ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2200      	movs	r2, #0
 80031ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80031ce:	2300      	movs	r3, #0
 80031d0:	e000      	b.n	80031d4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80031d2:	2302      	movs	r3, #2
  }
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3728      	adds	r7, #40	@ 0x28
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	00010004 	.word	0x00010004

080031e0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b088      	sub	sp, #32
 80031e4:	af02      	add	r7, sp, #8
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	4608      	mov	r0, r1
 80031ea:	4611      	mov	r1, r2
 80031ec:	461a      	mov	r2, r3
 80031ee:	4603      	mov	r3, r0
 80031f0:	817b      	strh	r3, [r7, #10]
 80031f2:	460b      	mov	r3, r1
 80031f4:	813b      	strh	r3, [r7, #8]
 80031f6:	4613      	mov	r3, r2
 80031f8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003208:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800320a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800320c:	9300      	str	r3, [sp, #0]
 800320e:	6a3b      	ldr	r3, [r7, #32]
 8003210:	2200      	movs	r2, #0
 8003212:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003216:	68f8      	ldr	r0, [r7, #12]
 8003218:	f000 f960 	bl	80034dc <I2C_WaitOnFlagUntilTimeout>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d00d      	beq.n	800323e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800322c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003230:	d103      	bne.n	800323a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003238:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e05f      	b.n	80032fe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800323e:	897b      	ldrh	r3, [r7, #10]
 8003240:	b2db      	uxtb	r3, r3
 8003242:	461a      	mov	r2, r3
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800324c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800324e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003250:	6a3a      	ldr	r2, [r7, #32]
 8003252:	492d      	ldr	r1, [pc, #180]	@ (8003308 <I2C_RequestMemoryWrite+0x128>)
 8003254:	68f8      	ldr	r0, [r7, #12]
 8003256:	f000 f9bb 	bl	80035d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	d001      	beq.n	8003264 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	e04c      	b.n	80032fe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003264:	2300      	movs	r3, #0
 8003266:	617b      	str	r3, [r7, #20]
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	695b      	ldr	r3, [r3, #20]
 800326e:	617b      	str	r3, [r7, #20]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	699b      	ldr	r3, [r3, #24]
 8003276:	617b      	str	r3, [r7, #20]
 8003278:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800327a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800327c:	6a39      	ldr	r1, [r7, #32]
 800327e:	68f8      	ldr	r0, [r7, #12]
 8003280:	f000 fa46 	bl	8003710 <I2C_WaitOnTXEFlagUntilTimeout>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d00d      	beq.n	80032a6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800328e:	2b04      	cmp	r3, #4
 8003290:	d107      	bne.n	80032a2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032a0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e02b      	b.n	80032fe <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80032a6:	88fb      	ldrh	r3, [r7, #6]
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d105      	bne.n	80032b8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80032ac:	893b      	ldrh	r3, [r7, #8]
 80032ae:	b2da      	uxtb	r2, r3
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	611a      	str	r2, [r3, #16]
 80032b6:	e021      	b.n	80032fc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80032b8:	893b      	ldrh	r3, [r7, #8]
 80032ba:	0a1b      	lsrs	r3, r3, #8
 80032bc:	b29b      	uxth	r3, r3
 80032be:	b2da      	uxtb	r2, r3
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032c8:	6a39      	ldr	r1, [r7, #32]
 80032ca:	68f8      	ldr	r0, [r7, #12]
 80032cc:	f000 fa20 	bl	8003710 <I2C_WaitOnTXEFlagUntilTimeout>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d00d      	beq.n	80032f2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032da:	2b04      	cmp	r3, #4
 80032dc:	d107      	bne.n	80032ee <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032ec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e005      	b.n	80032fe <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80032f2:	893b      	ldrh	r3, [r7, #8]
 80032f4:	b2da      	uxtb	r2, r3
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3718      	adds	r7, #24
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	00010002 	.word	0x00010002

0800330c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b088      	sub	sp, #32
 8003310:	af02      	add	r7, sp, #8
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	4608      	mov	r0, r1
 8003316:	4611      	mov	r1, r2
 8003318:	461a      	mov	r2, r3
 800331a:	4603      	mov	r3, r0
 800331c:	817b      	strh	r3, [r7, #10]
 800331e:	460b      	mov	r3, r1
 8003320:	813b      	strh	r3, [r7, #8]
 8003322:	4613      	mov	r3, r2
 8003324:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003334:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003344:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003348:	9300      	str	r3, [sp, #0]
 800334a:	6a3b      	ldr	r3, [r7, #32]
 800334c:	2200      	movs	r2, #0
 800334e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003352:	68f8      	ldr	r0, [r7, #12]
 8003354:	f000 f8c2 	bl	80034dc <I2C_WaitOnFlagUntilTimeout>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d00d      	beq.n	800337a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003368:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800336c:	d103      	bne.n	8003376 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003374:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e0aa      	b.n	80034d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800337a:	897b      	ldrh	r3, [r7, #10]
 800337c:	b2db      	uxtb	r3, r3
 800337e:	461a      	mov	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003388:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800338a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800338c:	6a3a      	ldr	r2, [r7, #32]
 800338e:	4952      	ldr	r1, [pc, #328]	@ (80034d8 <I2C_RequestMemoryRead+0x1cc>)
 8003390:	68f8      	ldr	r0, [r7, #12]
 8003392:	f000 f91d 	bl	80035d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d001      	beq.n	80033a0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e097      	b.n	80034d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033a0:	2300      	movs	r3, #0
 80033a2:	617b      	str	r3, [r7, #20]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	695b      	ldr	r3, [r3, #20]
 80033aa:	617b      	str	r3, [r7, #20]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	699b      	ldr	r3, [r3, #24]
 80033b2:	617b      	str	r3, [r7, #20]
 80033b4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033b8:	6a39      	ldr	r1, [r7, #32]
 80033ba:	68f8      	ldr	r0, [r7, #12]
 80033bc:	f000 f9a8 	bl	8003710 <I2C_WaitOnTXEFlagUntilTimeout>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d00d      	beq.n	80033e2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ca:	2b04      	cmp	r3, #4
 80033cc:	d107      	bne.n	80033de <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033dc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e076      	b.n	80034d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80033e2:	88fb      	ldrh	r3, [r7, #6]
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d105      	bne.n	80033f4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80033e8:	893b      	ldrh	r3, [r7, #8]
 80033ea:	b2da      	uxtb	r2, r3
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	611a      	str	r2, [r3, #16]
 80033f2:	e021      	b.n	8003438 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80033f4:	893b      	ldrh	r3, [r7, #8]
 80033f6:	0a1b      	lsrs	r3, r3, #8
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	b2da      	uxtb	r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003402:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003404:	6a39      	ldr	r1, [r7, #32]
 8003406:	68f8      	ldr	r0, [r7, #12]
 8003408:	f000 f982 	bl	8003710 <I2C_WaitOnTXEFlagUntilTimeout>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d00d      	beq.n	800342e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003416:	2b04      	cmp	r3, #4
 8003418:	d107      	bne.n	800342a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003428:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e050      	b.n	80034d0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800342e:	893b      	ldrh	r3, [r7, #8]
 8003430:	b2da      	uxtb	r2, r3
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003438:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800343a:	6a39      	ldr	r1, [r7, #32]
 800343c:	68f8      	ldr	r0, [r7, #12]
 800343e:	f000 f967 	bl	8003710 <I2C_WaitOnTXEFlagUntilTimeout>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d00d      	beq.n	8003464 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800344c:	2b04      	cmp	r3, #4
 800344e:	d107      	bne.n	8003460 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800345e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	e035      	b.n	80034d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003472:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003476:	9300      	str	r3, [sp, #0]
 8003478:	6a3b      	ldr	r3, [r7, #32]
 800347a:	2200      	movs	r2, #0
 800347c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003480:	68f8      	ldr	r0, [r7, #12]
 8003482:	f000 f82b 	bl	80034dc <I2C_WaitOnFlagUntilTimeout>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	d00d      	beq.n	80034a8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003496:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800349a:	d103      	bne.n	80034a4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034a2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e013      	b.n	80034d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80034a8:	897b      	ldrh	r3, [r7, #10]
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	f043 0301 	orr.w	r3, r3, #1
 80034b0:	b2da      	uxtb	r2, r3
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ba:	6a3a      	ldr	r2, [r7, #32]
 80034bc:	4906      	ldr	r1, [pc, #24]	@ (80034d8 <I2C_RequestMemoryRead+0x1cc>)
 80034be:	68f8      	ldr	r0, [r7, #12]
 80034c0:	f000 f886 	bl	80035d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d001      	beq.n	80034ce <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e000      	b.n	80034d0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80034ce:	2300      	movs	r3, #0
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3718      	adds	r7, #24
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	00010002 	.word	0x00010002

080034dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	603b      	str	r3, [r7, #0]
 80034e8:	4613      	mov	r3, r2
 80034ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034ec:	e048      	b.n	8003580 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034f4:	d044      	beq.n	8003580 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034f6:	f7fe ff23 	bl	8002340 <HAL_GetTick>
 80034fa:	4602      	mov	r2, r0
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	683a      	ldr	r2, [r7, #0]
 8003502:	429a      	cmp	r2, r3
 8003504:	d302      	bcc.n	800350c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d139      	bne.n	8003580 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	0c1b      	lsrs	r3, r3, #16
 8003510:	b2db      	uxtb	r3, r3
 8003512:	2b01      	cmp	r3, #1
 8003514:	d10d      	bne.n	8003532 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	695b      	ldr	r3, [r3, #20]
 800351c:	43da      	mvns	r2, r3
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	4013      	ands	r3, r2
 8003522:	b29b      	uxth	r3, r3
 8003524:	2b00      	cmp	r3, #0
 8003526:	bf0c      	ite	eq
 8003528:	2301      	moveq	r3, #1
 800352a:	2300      	movne	r3, #0
 800352c:	b2db      	uxtb	r3, r3
 800352e:	461a      	mov	r2, r3
 8003530:	e00c      	b.n	800354c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	699b      	ldr	r3, [r3, #24]
 8003538:	43da      	mvns	r2, r3
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	4013      	ands	r3, r2
 800353e:	b29b      	uxth	r3, r3
 8003540:	2b00      	cmp	r3, #0
 8003542:	bf0c      	ite	eq
 8003544:	2301      	moveq	r3, #1
 8003546:	2300      	movne	r3, #0
 8003548:	b2db      	uxtb	r3, r3
 800354a:	461a      	mov	r2, r3
 800354c:	79fb      	ldrb	r3, [r7, #7]
 800354e:	429a      	cmp	r2, r3
 8003550:	d116      	bne.n	8003580 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2200      	movs	r2, #0
 8003556:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2220      	movs	r2, #32
 800355c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2200      	movs	r2, #0
 8003564:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356c:	f043 0220 	orr.w	r2, r3, #32
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2200      	movs	r2, #0
 8003578:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e023      	b.n	80035c8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	0c1b      	lsrs	r3, r3, #16
 8003584:	b2db      	uxtb	r3, r3
 8003586:	2b01      	cmp	r3, #1
 8003588:	d10d      	bne.n	80035a6 <I2C_WaitOnFlagUntilTimeout+0xca>
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	43da      	mvns	r2, r3
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	4013      	ands	r3, r2
 8003596:	b29b      	uxth	r3, r3
 8003598:	2b00      	cmp	r3, #0
 800359a:	bf0c      	ite	eq
 800359c:	2301      	moveq	r3, #1
 800359e:	2300      	movne	r3, #0
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	461a      	mov	r2, r3
 80035a4:	e00c      	b.n	80035c0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	699b      	ldr	r3, [r3, #24]
 80035ac:	43da      	mvns	r2, r3
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	4013      	ands	r3, r2
 80035b2:	b29b      	uxth	r3, r3
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	bf0c      	ite	eq
 80035b8:	2301      	moveq	r3, #1
 80035ba:	2300      	movne	r3, #0
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	461a      	mov	r2, r3
 80035c0:	79fb      	ldrb	r3, [r7, #7]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d093      	beq.n	80034ee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035c6:	2300      	movs	r3, #0
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3710      	adds	r7, #16
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}

080035d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b084      	sub	sp, #16
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	60f8      	str	r0, [r7, #12]
 80035d8:	60b9      	str	r1, [r7, #8]
 80035da:	607a      	str	r2, [r7, #4]
 80035dc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035de:	e071      	b.n	80036c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	695b      	ldr	r3, [r3, #20]
 80035e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035ee:	d123      	bne.n	8003638 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035fe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003608:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2200      	movs	r2, #0
 800360e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2220      	movs	r2, #32
 8003614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2200      	movs	r2, #0
 800361c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003624:	f043 0204 	orr.w	r2, r3, #4
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e067      	b.n	8003708 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800363e:	d041      	beq.n	80036c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003640:	f7fe fe7e 	bl	8002340 <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	429a      	cmp	r2, r3
 800364e:	d302      	bcc.n	8003656 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d136      	bne.n	80036c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	0c1b      	lsrs	r3, r3, #16
 800365a:	b2db      	uxtb	r3, r3
 800365c:	2b01      	cmp	r3, #1
 800365e:	d10c      	bne.n	800367a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	695b      	ldr	r3, [r3, #20]
 8003666:	43da      	mvns	r2, r3
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	4013      	ands	r3, r2
 800366c:	b29b      	uxth	r3, r3
 800366e:	2b00      	cmp	r3, #0
 8003670:	bf14      	ite	ne
 8003672:	2301      	movne	r3, #1
 8003674:	2300      	moveq	r3, #0
 8003676:	b2db      	uxtb	r3, r3
 8003678:	e00b      	b.n	8003692 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	699b      	ldr	r3, [r3, #24]
 8003680:	43da      	mvns	r2, r3
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	4013      	ands	r3, r2
 8003686:	b29b      	uxth	r3, r3
 8003688:	2b00      	cmp	r3, #0
 800368a:	bf14      	ite	ne
 800368c:	2301      	movne	r3, #1
 800368e:	2300      	moveq	r3, #0
 8003690:	b2db      	uxtb	r3, r3
 8003692:	2b00      	cmp	r3, #0
 8003694:	d016      	beq.n	80036c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2200      	movs	r2, #0
 800369a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2220      	movs	r2, #32
 80036a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2200      	movs	r2, #0
 80036a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b0:	f043 0220 	orr.w	r2, r3, #32
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e021      	b.n	8003708 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	0c1b      	lsrs	r3, r3, #16
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d10c      	bne.n	80036e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	695b      	ldr	r3, [r3, #20]
 80036d4:	43da      	mvns	r2, r3
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	4013      	ands	r3, r2
 80036da:	b29b      	uxth	r3, r3
 80036dc:	2b00      	cmp	r3, #0
 80036de:	bf14      	ite	ne
 80036e0:	2301      	movne	r3, #1
 80036e2:	2300      	moveq	r3, #0
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	e00b      	b.n	8003700 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	43da      	mvns	r2, r3
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	4013      	ands	r3, r2
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	bf14      	ite	ne
 80036fa:	2301      	movne	r3, #1
 80036fc:	2300      	moveq	r3, #0
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	2b00      	cmp	r3, #0
 8003702:	f47f af6d 	bne.w	80035e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003706:	2300      	movs	r3, #0
}
 8003708:	4618      	mov	r0, r3
 800370a:	3710      	adds	r7, #16
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800371c:	e034      	b.n	8003788 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800371e:	68f8      	ldr	r0, [r7, #12]
 8003720:	f000 f8e3 	bl	80038ea <I2C_IsAcknowledgeFailed>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e034      	b.n	8003798 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003734:	d028      	beq.n	8003788 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003736:	f7fe fe03 	bl	8002340 <HAL_GetTick>
 800373a:	4602      	mov	r2, r0
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	1ad3      	subs	r3, r2, r3
 8003740:	68ba      	ldr	r2, [r7, #8]
 8003742:	429a      	cmp	r2, r3
 8003744:	d302      	bcc.n	800374c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d11d      	bne.n	8003788 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	695b      	ldr	r3, [r3, #20]
 8003752:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003756:	2b80      	cmp	r3, #128	@ 0x80
 8003758:	d016      	beq.n	8003788 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2200      	movs	r2, #0
 800375e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2220      	movs	r2, #32
 8003764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003774:	f043 0220 	orr.w	r2, r3, #32
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2200      	movs	r2, #0
 8003780:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	e007      	b.n	8003798 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	695b      	ldr	r3, [r3, #20]
 800378e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003792:	2b80      	cmp	r3, #128	@ 0x80
 8003794:	d1c3      	bne.n	800371e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003796:	2300      	movs	r3, #0
}
 8003798:	4618      	mov	r0, r3
 800379a:	3710      	adds	r7, #16
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}

080037a0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80037ac:	e034      	b.n	8003818 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037ae:	68f8      	ldr	r0, [r7, #12]
 80037b0:	f000 f89b 	bl	80038ea <I2C_IsAcknowledgeFailed>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d001      	beq.n	80037be <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e034      	b.n	8003828 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037c4:	d028      	beq.n	8003818 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037c6:	f7fe fdbb 	bl	8002340 <HAL_GetTick>
 80037ca:	4602      	mov	r2, r0
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	1ad3      	subs	r3, r2, r3
 80037d0:	68ba      	ldr	r2, [r7, #8]
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d302      	bcc.n	80037dc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d11d      	bne.n	8003818 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	695b      	ldr	r3, [r3, #20]
 80037e2:	f003 0304 	and.w	r3, r3, #4
 80037e6:	2b04      	cmp	r3, #4
 80037e8:	d016      	beq.n	8003818 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2200      	movs	r2, #0
 80037ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2220      	movs	r2, #32
 80037f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003804:	f043 0220 	orr.w	r2, r3, #32
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	e007      	b.n	8003828 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	695b      	ldr	r3, [r3, #20]
 800381e:	f003 0304 	and.w	r3, r3, #4
 8003822:	2b04      	cmp	r3, #4
 8003824:	d1c3      	bne.n	80037ae <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003826:	2300      	movs	r3, #0
}
 8003828:	4618      	mov	r0, r3
 800382a:	3710      	adds	r7, #16
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}

08003830 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	60b9      	str	r1, [r7, #8]
 800383a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800383c:	e049      	b.n	80038d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	695b      	ldr	r3, [r3, #20]
 8003844:	f003 0310 	and.w	r3, r3, #16
 8003848:	2b10      	cmp	r3, #16
 800384a:	d119      	bne.n	8003880 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f06f 0210 	mvn.w	r2, #16
 8003854:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2200      	movs	r2, #0
 800385a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2220      	movs	r2, #32
 8003860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2200      	movs	r2, #0
 8003868:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2200      	movs	r2, #0
 8003878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	e030      	b.n	80038e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003880:	f7fe fd5e 	bl	8002340 <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	68ba      	ldr	r2, [r7, #8]
 800388c:	429a      	cmp	r2, r3
 800388e:	d302      	bcc.n	8003896 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d11d      	bne.n	80038d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	695b      	ldr	r3, [r3, #20]
 800389c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038a0:	2b40      	cmp	r3, #64	@ 0x40
 80038a2:	d016      	beq.n	80038d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2200      	movs	r2, #0
 80038a8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2220      	movs	r2, #32
 80038ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2200      	movs	r2, #0
 80038b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038be:	f043 0220 	orr.w	r2, r3, #32
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e007      	b.n	80038e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	695b      	ldr	r3, [r3, #20]
 80038d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038dc:	2b40      	cmp	r3, #64	@ 0x40
 80038de:	d1ae      	bne.n	800383e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80038e0:	2300      	movs	r3, #0
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3710      	adds	r7, #16
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}

080038ea <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80038ea:	b480      	push	{r7}
 80038ec:	b083      	sub	sp, #12
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	695b      	ldr	r3, [r3, #20]
 80038f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003900:	d11b      	bne.n	800393a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800390a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2220      	movs	r2, #32
 8003916:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003926:	f043 0204 	orr.w	r2, r3, #4
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e000      	b.n	800393c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800393a:	2300      	movs	r3, #0
}
 800393c:	4618      	mov	r0, r3
 800393e:	370c      	adds	r7, #12
 8003940:	46bd      	mov	sp, r7
 8003942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003946:	4770      	bx	lr

08003948 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b086      	sub	sp, #24
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d101      	bne.n	800395a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e267      	b.n	8003e2a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0301 	and.w	r3, r3, #1
 8003962:	2b00      	cmp	r3, #0
 8003964:	d075      	beq.n	8003a52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003966:	4b88      	ldr	r3, [pc, #544]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	f003 030c 	and.w	r3, r3, #12
 800396e:	2b04      	cmp	r3, #4
 8003970:	d00c      	beq.n	800398c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003972:	4b85      	ldr	r3, [pc, #532]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800397a:	2b08      	cmp	r3, #8
 800397c:	d112      	bne.n	80039a4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800397e:	4b82      	ldr	r3, [pc, #520]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003986:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800398a:	d10b      	bne.n	80039a4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800398c:	4b7e      	ldr	r3, [pc, #504]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003994:	2b00      	cmp	r3, #0
 8003996:	d05b      	beq.n	8003a50 <HAL_RCC_OscConfig+0x108>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d157      	bne.n	8003a50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	e242      	b.n	8003e2a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039ac:	d106      	bne.n	80039bc <HAL_RCC_OscConfig+0x74>
 80039ae:	4b76      	ldr	r3, [pc, #472]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a75      	ldr	r2, [pc, #468]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 80039b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039b8:	6013      	str	r3, [r2, #0]
 80039ba:	e01d      	b.n	80039f8 <HAL_RCC_OscConfig+0xb0>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039c4:	d10c      	bne.n	80039e0 <HAL_RCC_OscConfig+0x98>
 80039c6:	4b70      	ldr	r3, [pc, #448]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a6f      	ldr	r2, [pc, #444]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 80039cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039d0:	6013      	str	r3, [r2, #0]
 80039d2:	4b6d      	ldr	r3, [pc, #436]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a6c      	ldr	r2, [pc, #432]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 80039d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039dc:	6013      	str	r3, [r2, #0]
 80039de:	e00b      	b.n	80039f8 <HAL_RCC_OscConfig+0xb0>
 80039e0:	4b69      	ldr	r3, [pc, #420]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a68      	ldr	r2, [pc, #416]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 80039e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039ea:	6013      	str	r3, [r2, #0]
 80039ec:	4b66      	ldr	r3, [pc, #408]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a65      	ldr	r2, [pc, #404]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 80039f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d013      	beq.n	8003a28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a00:	f7fe fc9e 	bl	8002340 <HAL_GetTick>
 8003a04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a06:	e008      	b.n	8003a1a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a08:	f7fe fc9a 	bl	8002340 <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	2b64      	cmp	r3, #100	@ 0x64
 8003a14:	d901      	bls.n	8003a1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	e207      	b.n	8003e2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a1a:	4b5b      	ldr	r3, [pc, #364]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d0f0      	beq.n	8003a08 <HAL_RCC_OscConfig+0xc0>
 8003a26:	e014      	b.n	8003a52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a28:	f7fe fc8a 	bl	8002340 <HAL_GetTick>
 8003a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a2e:	e008      	b.n	8003a42 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a30:	f7fe fc86 	bl	8002340 <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b64      	cmp	r3, #100	@ 0x64
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e1f3      	b.n	8003e2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a42:	4b51      	ldr	r3, [pc, #324]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d1f0      	bne.n	8003a30 <HAL_RCC_OscConfig+0xe8>
 8003a4e:	e000      	b.n	8003a52 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0302 	and.w	r3, r3, #2
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d063      	beq.n	8003b26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a5e:	4b4a      	ldr	r3, [pc, #296]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	f003 030c 	and.w	r3, r3, #12
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d00b      	beq.n	8003a82 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a6a:	4b47      	ldr	r3, [pc, #284]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a72:	2b08      	cmp	r3, #8
 8003a74:	d11c      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a76:	4b44      	ldr	r3, [pc, #272]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d116      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a82:	4b41      	ldr	r3, [pc, #260]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0302 	and.w	r3, r3, #2
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d005      	beq.n	8003a9a <HAL_RCC_OscConfig+0x152>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d001      	beq.n	8003a9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e1c7      	b.n	8003e2a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a9a:	4b3b      	ldr	r3, [pc, #236]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	00db      	lsls	r3, r3, #3
 8003aa8:	4937      	ldr	r1, [pc, #220]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aae:	e03a      	b.n	8003b26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d020      	beq.n	8003afa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ab8:	4b34      	ldr	r3, [pc, #208]	@ (8003b8c <HAL_RCC_OscConfig+0x244>)
 8003aba:	2201      	movs	r2, #1
 8003abc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003abe:	f7fe fc3f 	bl	8002340 <HAL_GetTick>
 8003ac2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ac4:	e008      	b.n	8003ad8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ac6:	f7fe fc3b 	bl	8002340 <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	d901      	bls.n	8003ad8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	e1a8      	b.n	8003e2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ad8:	4b2b      	ldr	r3, [pc, #172]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0302 	and.w	r3, r3, #2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d0f0      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ae4:	4b28      	ldr	r3, [pc, #160]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	691b      	ldr	r3, [r3, #16]
 8003af0:	00db      	lsls	r3, r3, #3
 8003af2:	4925      	ldr	r1, [pc, #148]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	600b      	str	r3, [r1, #0]
 8003af8:	e015      	b.n	8003b26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003afa:	4b24      	ldr	r3, [pc, #144]	@ (8003b8c <HAL_RCC_OscConfig+0x244>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b00:	f7fe fc1e 	bl	8002340 <HAL_GetTick>
 8003b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b06:	e008      	b.n	8003b1a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b08:	f7fe fc1a 	bl	8002340 <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d901      	bls.n	8003b1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e187      	b.n	8003e2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b1a:	4b1b      	ldr	r3, [pc, #108]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0302 	and.w	r3, r3, #2
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d1f0      	bne.n	8003b08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0308 	and.w	r3, r3, #8
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d036      	beq.n	8003ba0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	695b      	ldr	r3, [r3, #20]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d016      	beq.n	8003b68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b3a:	4b15      	ldr	r3, [pc, #84]	@ (8003b90 <HAL_RCC_OscConfig+0x248>)
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b40:	f7fe fbfe 	bl	8002340 <HAL_GetTick>
 8003b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b46:	e008      	b.n	8003b5a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b48:	f7fe fbfa 	bl	8002340 <HAL_GetTick>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	2b02      	cmp	r3, #2
 8003b54:	d901      	bls.n	8003b5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e167      	b.n	8003e2a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8003b88 <HAL_RCC_OscConfig+0x240>)
 8003b5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b5e:	f003 0302 	and.w	r3, r3, #2
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d0f0      	beq.n	8003b48 <HAL_RCC_OscConfig+0x200>
 8003b66:	e01b      	b.n	8003ba0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b68:	4b09      	ldr	r3, [pc, #36]	@ (8003b90 <HAL_RCC_OscConfig+0x248>)
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b6e:	f7fe fbe7 	bl	8002340 <HAL_GetTick>
 8003b72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b74:	e00e      	b.n	8003b94 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b76:	f7fe fbe3 	bl	8002340 <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d907      	bls.n	8003b94 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e150      	b.n	8003e2a <HAL_RCC_OscConfig+0x4e2>
 8003b88:	40023800 	.word	0x40023800
 8003b8c:	42470000 	.word	0x42470000
 8003b90:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b94:	4b88      	ldr	r3, [pc, #544]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003b96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b98:	f003 0302 	and.w	r3, r3, #2
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d1ea      	bne.n	8003b76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0304 	and.w	r3, r3, #4
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	f000 8097 	beq.w	8003cdc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bb2:	4b81      	ldr	r3, [pc, #516]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d10f      	bne.n	8003bde <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	60bb      	str	r3, [r7, #8]
 8003bc2:	4b7d      	ldr	r3, [pc, #500]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc6:	4a7c      	ldr	r2, [pc, #496]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003bc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bce:	4b7a      	ldr	r3, [pc, #488]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bd6:	60bb      	str	r3, [r7, #8]
 8003bd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bde:	4b77      	ldr	r3, [pc, #476]	@ (8003dbc <HAL_RCC_OscConfig+0x474>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d118      	bne.n	8003c1c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bea:	4b74      	ldr	r3, [pc, #464]	@ (8003dbc <HAL_RCC_OscConfig+0x474>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a73      	ldr	r2, [pc, #460]	@ (8003dbc <HAL_RCC_OscConfig+0x474>)
 8003bf0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bf4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bf6:	f7fe fba3 	bl	8002340 <HAL_GetTick>
 8003bfa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bfc:	e008      	b.n	8003c10 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bfe:	f7fe fb9f 	bl	8002340 <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	2b02      	cmp	r3, #2
 8003c0a:	d901      	bls.n	8003c10 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e10c      	b.n	8003e2a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c10:	4b6a      	ldr	r3, [pc, #424]	@ (8003dbc <HAL_RCC_OscConfig+0x474>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d0f0      	beq.n	8003bfe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d106      	bne.n	8003c32 <HAL_RCC_OscConfig+0x2ea>
 8003c24:	4b64      	ldr	r3, [pc, #400]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003c26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c28:	4a63      	ldr	r2, [pc, #396]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003c2a:	f043 0301 	orr.w	r3, r3, #1
 8003c2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c30:	e01c      	b.n	8003c6c <HAL_RCC_OscConfig+0x324>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	2b05      	cmp	r3, #5
 8003c38:	d10c      	bne.n	8003c54 <HAL_RCC_OscConfig+0x30c>
 8003c3a:	4b5f      	ldr	r3, [pc, #380]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c3e:	4a5e      	ldr	r2, [pc, #376]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003c40:	f043 0304 	orr.w	r3, r3, #4
 8003c44:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c46:	4b5c      	ldr	r3, [pc, #368]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003c48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c4a:	4a5b      	ldr	r2, [pc, #364]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003c4c:	f043 0301 	orr.w	r3, r3, #1
 8003c50:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c52:	e00b      	b.n	8003c6c <HAL_RCC_OscConfig+0x324>
 8003c54:	4b58      	ldr	r3, [pc, #352]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003c56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c58:	4a57      	ldr	r2, [pc, #348]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003c5a:	f023 0301 	bic.w	r3, r3, #1
 8003c5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c60:	4b55      	ldr	r3, [pc, #340]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003c62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c64:	4a54      	ldr	r2, [pc, #336]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003c66:	f023 0304 	bic.w	r3, r3, #4
 8003c6a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d015      	beq.n	8003ca0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c74:	f7fe fb64 	bl	8002340 <HAL_GetTick>
 8003c78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c7a:	e00a      	b.n	8003c92 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c7c:	f7fe fb60 	bl	8002340 <HAL_GetTick>
 8003c80:	4602      	mov	r2, r0
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	1ad3      	subs	r3, r2, r3
 8003c86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d901      	bls.n	8003c92 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e0cb      	b.n	8003e2a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c92:	4b49      	ldr	r3, [pc, #292]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003c94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c96:	f003 0302 	and.w	r3, r3, #2
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d0ee      	beq.n	8003c7c <HAL_RCC_OscConfig+0x334>
 8003c9e:	e014      	b.n	8003cca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ca0:	f7fe fb4e 	bl	8002340 <HAL_GetTick>
 8003ca4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ca6:	e00a      	b.n	8003cbe <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ca8:	f7fe fb4a 	bl	8002340 <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d901      	bls.n	8003cbe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e0b5      	b.n	8003e2a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cbe:	4b3e      	ldr	r3, [pc, #248]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003cc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d1ee      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003cca:	7dfb      	ldrb	r3, [r7, #23]
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d105      	bne.n	8003cdc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cd0:	4b39      	ldr	r3, [pc, #228]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd4:	4a38      	ldr	r2, [pc, #224]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003cd6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cda:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	699b      	ldr	r3, [r3, #24]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	f000 80a1 	beq.w	8003e28 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ce6:	4b34      	ldr	r3, [pc, #208]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	f003 030c 	and.w	r3, r3, #12
 8003cee:	2b08      	cmp	r3, #8
 8003cf0:	d05c      	beq.n	8003dac <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	699b      	ldr	r3, [r3, #24]
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d141      	bne.n	8003d7e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cfa:	4b31      	ldr	r3, [pc, #196]	@ (8003dc0 <HAL_RCC_OscConfig+0x478>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d00:	f7fe fb1e 	bl	8002340 <HAL_GetTick>
 8003d04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d06:	e008      	b.n	8003d1a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d08:	f7fe fb1a 	bl	8002340 <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	2b02      	cmp	r3, #2
 8003d14:	d901      	bls.n	8003d1a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e087      	b.n	8003e2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d1a:	4b27      	ldr	r3, [pc, #156]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d1f0      	bne.n	8003d08 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	69da      	ldr	r2, [r3, #28]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a1b      	ldr	r3, [r3, #32]
 8003d2e:	431a      	orrs	r2, r3
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d34:	019b      	lsls	r3, r3, #6
 8003d36:	431a      	orrs	r2, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d3c:	085b      	lsrs	r3, r3, #1
 8003d3e:	3b01      	subs	r3, #1
 8003d40:	041b      	lsls	r3, r3, #16
 8003d42:	431a      	orrs	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d48:	061b      	lsls	r3, r3, #24
 8003d4a:	491b      	ldr	r1, [pc, #108]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d50:	4b1b      	ldr	r3, [pc, #108]	@ (8003dc0 <HAL_RCC_OscConfig+0x478>)
 8003d52:	2201      	movs	r2, #1
 8003d54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d56:	f7fe faf3 	bl	8002340 <HAL_GetTick>
 8003d5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d5c:	e008      	b.n	8003d70 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d5e:	f7fe faef 	bl	8002340 <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	2b02      	cmp	r3, #2
 8003d6a:	d901      	bls.n	8003d70 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d6c:	2303      	movs	r3, #3
 8003d6e:	e05c      	b.n	8003e2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d70:	4b11      	ldr	r3, [pc, #68]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d0f0      	beq.n	8003d5e <HAL_RCC_OscConfig+0x416>
 8003d7c:	e054      	b.n	8003e28 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d7e:	4b10      	ldr	r3, [pc, #64]	@ (8003dc0 <HAL_RCC_OscConfig+0x478>)
 8003d80:	2200      	movs	r2, #0
 8003d82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d84:	f7fe fadc 	bl	8002340 <HAL_GetTick>
 8003d88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d8a:	e008      	b.n	8003d9e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d8c:	f7fe fad8 	bl	8002340 <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	2b02      	cmp	r3, #2
 8003d98:	d901      	bls.n	8003d9e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	e045      	b.n	8003e2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d9e:	4b06      	ldr	r3, [pc, #24]	@ (8003db8 <HAL_RCC_OscConfig+0x470>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d1f0      	bne.n	8003d8c <HAL_RCC_OscConfig+0x444>
 8003daa:	e03d      	b.n	8003e28 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	699b      	ldr	r3, [r3, #24]
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d107      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e038      	b.n	8003e2a <HAL_RCC_OscConfig+0x4e2>
 8003db8:	40023800 	.word	0x40023800
 8003dbc:	40007000 	.word	0x40007000
 8003dc0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003dc4:	4b1b      	ldr	r3, [pc, #108]	@ (8003e34 <HAL_RCC_OscConfig+0x4ec>)
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	699b      	ldr	r3, [r3, #24]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d028      	beq.n	8003e24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d121      	bne.n	8003e24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d11a      	bne.n	8003e24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003dee:	68fa      	ldr	r2, [r7, #12]
 8003df0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003df4:	4013      	ands	r3, r2
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003dfa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d111      	bne.n	8003e24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e0a:	085b      	lsrs	r3, r3, #1
 8003e0c:	3b01      	subs	r3, #1
 8003e0e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d107      	bne.n	8003e24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e1e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d001      	beq.n	8003e28 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e000      	b.n	8003e2a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003e28:	2300      	movs	r3, #0
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3718      	adds	r7, #24
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	bf00      	nop
 8003e34:	40023800 	.word	0x40023800

08003e38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d101      	bne.n	8003e4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e0cc      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e4c:	4b68      	ldr	r3, [pc, #416]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 0307 	and.w	r3, r3, #7
 8003e54:	683a      	ldr	r2, [r7, #0]
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d90c      	bls.n	8003e74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e5a:	4b65      	ldr	r3, [pc, #404]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e5c:	683a      	ldr	r2, [r7, #0]
 8003e5e:	b2d2      	uxtb	r2, r2
 8003e60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e62:	4b63      	ldr	r3, [pc, #396]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 0307 	and.w	r3, r3, #7
 8003e6a:	683a      	ldr	r2, [r7, #0]
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d001      	beq.n	8003e74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e0b8      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0302 	and.w	r3, r3, #2
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d020      	beq.n	8003ec2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0304 	and.w	r3, r3, #4
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d005      	beq.n	8003e98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e8c:	4b59      	ldr	r3, [pc, #356]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	4a58      	ldr	r2, [pc, #352]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e92:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003e96:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 0308 	and.w	r3, r3, #8
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d005      	beq.n	8003eb0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ea4:	4b53      	ldr	r3, [pc, #332]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	4a52      	ldr	r2, [pc, #328]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003eaa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003eae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003eb0:	4b50      	ldr	r3, [pc, #320]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	494d      	ldr	r1, [pc, #308]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0301 	and.w	r3, r3, #1
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d044      	beq.n	8003f58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d107      	bne.n	8003ee6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ed6:	4b47      	ldr	r3, [pc, #284]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d119      	bne.n	8003f16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e07f      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	d003      	beq.n	8003ef6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ef2:	2b03      	cmp	r3, #3
 8003ef4:	d107      	bne.n	8003f06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ef6:	4b3f      	ldr	r3, [pc, #252]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d109      	bne.n	8003f16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e06f      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f06:	4b3b      	ldr	r3, [pc, #236]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0302 	and.w	r3, r3, #2
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d101      	bne.n	8003f16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e067      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f16:	4b37      	ldr	r3, [pc, #220]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	f023 0203 	bic.w	r2, r3, #3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	4934      	ldr	r1, [pc, #208]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f24:	4313      	orrs	r3, r2
 8003f26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f28:	f7fe fa0a 	bl	8002340 <HAL_GetTick>
 8003f2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f2e:	e00a      	b.n	8003f46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f30:	f7fe fa06 	bl	8002340 <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d901      	bls.n	8003f46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e04f      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f46:	4b2b      	ldr	r3, [pc, #172]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f003 020c 	and.w	r2, r3, #12
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d1eb      	bne.n	8003f30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f58:	4b25      	ldr	r3, [pc, #148]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0307 	and.w	r3, r3, #7
 8003f60:	683a      	ldr	r2, [r7, #0]
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d20c      	bcs.n	8003f80 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f66:	4b22      	ldr	r3, [pc, #136]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f68:	683a      	ldr	r2, [r7, #0]
 8003f6a:	b2d2      	uxtb	r2, r2
 8003f6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f6e:	4b20      	ldr	r3, [pc, #128]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 0307 	and.w	r3, r3, #7
 8003f76:	683a      	ldr	r2, [r7, #0]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d001      	beq.n	8003f80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e032      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0304 	and.w	r3, r3, #4
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d008      	beq.n	8003f9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f8c:	4b19      	ldr	r3, [pc, #100]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	4916      	ldr	r1, [pc, #88]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 0308 	and.w	r3, r3, #8
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d009      	beq.n	8003fbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003faa:	4b12      	ldr	r3, [pc, #72]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	691b      	ldr	r3, [r3, #16]
 8003fb6:	00db      	lsls	r3, r3, #3
 8003fb8:	490e      	ldr	r1, [pc, #56]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003fbe:	f000 f821 	bl	8004004 <HAL_RCC_GetSysClockFreq>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	091b      	lsrs	r3, r3, #4
 8003fca:	f003 030f 	and.w	r3, r3, #15
 8003fce:	490a      	ldr	r1, [pc, #40]	@ (8003ff8 <HAL_RCC_ClockConfig+0x1c0>)
 8003fd0:	5ccb      	ldrb	r3, [r1, r3]
 8003fd2:	fa22 f303 	lsr.w	r3, r2, r3
 8003fd6:	4a09      	ldr	r2, [pc, #36]	@ (8003ffc <HAL_RCC_ClockConfig+0x1c4>)
 8003fd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003fda:	4b09      	ldr	r3, [pc, #36]	@ (8004000 <HAL_RCC_ClockConfig+0x1c8>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f7fe f96a 	bl	80022b8 <HAL_InitTick>

  return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3710      	adds	r7, #16
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	40023c00 	.word	0x40023c00
 8003ff4:	40023800 	.word	0x40023800
 8003ff8:	0800a240 	.word	0x0800a240
 8003ffc:	2000000c 	.word	0x2000000c
 8004000:	20000010 	.word	0x20000010

08004004 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004004:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004008:	b090      	sub	sp, #64	@ 0x40
 800400a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800400c:	2300      	movs	r3, #0
 800400e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004010:	2300      	movs	r3, #0
 8004012:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004014:	2300      	movs	r3, #0
 8004016:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004018:	2300      	movs	r3, #0
 800401a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800401c:	4b59      	ldr	r3, [pc, #356]	@ (8004184 <HAL_RCC_GetSysClockFreq+0x180>)
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	f003 030c 	and.w	r3, r3, #12
 8004024:	2b08      	cmp	r3, #8
 8004026:	d00d      	beq.n	8004044 <HAL_RCC_GetSysClockFreq+0x40>
 8004028:	2b08      	cmp	r3, #8
 800402a:	f200 80a1 	bhi.w	8004170 <HAL_RCC_GetSysClockFreq+0x16c>
 800402e:	2b00      	cmp	r3, #0
 8004030:	d002      	beq.n	8004038 <HAL_RCC_GetSysClockFreq+0x34>
 8004032:	2b04      	cmp	r3, #4
 8004034:	d003      	beq.n	800403e <HAL_RCC_GetSysClockFreq+0x3a>
 8004036:	e09b      	b.n	8004170 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004038:	4b53      	ldr	r3, [pc, #332]	@ (8004188 <HAL_RCC_GetSysClockFreq+0x184>)
 800403a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800403c:	e09b      	b.n	8004176 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800403e:	4b53      	ldr	r3, [pc, #332]	@ (800418c <HAL_RCC_GetSysClockFreq+0x188>)
 8004040:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004042:	e098      	b.n	8004176 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004044:	4b4f      	ldr	r3, [pc, #316]	@ (8004184 <HAL_RCC_GetSysClockFreq+0x180>)
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800404c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800404e:	4b4d      	ldr	r3, [pc, #308]	@ (8004184 <HAL_RCC_GetSysClockFreq+0x180>)
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d028      	beq.n	80040ac <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800405a:	4b4a      	ldr	r3, [pc, #296]	@ (8004184 <HAL_RCC_GetSysClockFreq+0x180>)
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	099b      	lsrs	r3, r3, #6
 8004060:	2200      	movs	r2, #0
 8004062:	623b      	str	r3, [r7, #32]
 8004064:	627a      	str	r2, [r7, #36]	@ 0x24
 8004066:	6a3b      	ldr	r3, [r7, #32]
 8004068:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800406c:	2100      	movs	r1, #0
 800406e:	4b47      	ldr	r3, [pc, #284]	@ (800418c <HAL_RCC_GetSysClockFreq+0x188>)
 8004070:	fb03 f201 	mul.w	r2, r3, r1
 8004074:	2300      	movs	r3, #0
 8004076:	fb00 f303 	mul.w	r3, r0, r3
 800407a:	4413      	add	r3, r2
 800407c:	4a43      	ldr	r2, [pc, #268]	@ (800418c <HAL_RCC_GetSysClockFreq+0x188>)
 800407e:	fba0 1202 	umull	r1, r2, r0, r2
 8004082:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004084:	460a      	mov	r2, r1
 8004086:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004088:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800408a:	4413      	add	r3, r2
 800408c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800408e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004090:	2200      	movs	r2, #0
 8004092:	61bb      	str	r3, [r7, #24]
 8004094:	61fa      	str	r2, [r7, #28]
 8004096:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800409a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800409e:	f7fc fdfb 	bl	8000c98 <__aeabi_uldivmod>
 80040a2:	4602      	mov	r2, r0
 80040a4:	460b      	mov	r3, r1
 80040a6:	4613      	mov	r3, r2
 80040a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80040aa:	e053      	b.n	8004154 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040ac:	4b35      	ldr	r3, [pc, #212]	@ (8004184 <HAL_RCC_GetSysClockFreq+0x180>)
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	099b      	lsrs	r3, r3, #6
 80040b2:	2200      	movs	r2, #0
 80040b4:	613b      	str	r3, [r7, #16]
 80040b6:	617a      	str	r2, [r7, #20]
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80040be:	f04f 0b00 	mov.w	fp, #0
 80040c2:	4652      	mov	r2, sl
 80040c4:	465b      	mov	r3, fp
 80040c6:	f04f 0000 	mov.w	r0, #0
 80040ca:	f04f 0100 	mov.w	r1, #0
 80040ce:	0159      	lsls	r1, r3, #5
 80040d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040d4:	0150      	lsls	r0, r2, #5
 80040d6:	4602      	mov	r2, r0
 80040d8:	460b      	mov	r3, r1
 80040da:	ebb2 080a 	subs.w	r8, r2, sl
 80040de:	eb63 090b 	sbc.w	r9, r3, fp
 80040e2:	f04f 0200 	mov.w	r2, #0
 80040e6:	f04f 0300 	mov.w	r3, #0
 80040ea:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80040ee:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80040f2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80040f6:	ebb2 0408 	subs.w	r4, r2, r8
 80040fa:	eb63 0509 	sbc.w	r5, r3, r9
 80040fe:	f04f 0200 	mov.w	r2, #0
 8004102:	f04f 0300 	mov.w	r3, #0
 8004106:	00eb      	lsls	r3, r5, #3
 8004108:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800410c:	00e2      	lsls	r2, r4, #3
 800410e:	4614      	mov	r4, r2
 8004110:	461d      	mov	r5, r3
 8004112:	eb14 030a 	adds.w	r3, r4, sl
 8004116:	603b      	str	r3, [r7, #0]
 8004118:	eb45 030b 	adc.w	r3, r5, fp
 800411c:	607b      	str	r3, [r7, #4]
 800411e:	f04f 0200 	mov.w	r2, #0
 8004122:	f04f 0300 	mov.w	r3, #0
 8004126:	e9d7 4500 	ldrd	r4, r5, [r7]
 800412a:	4629      	mov	r1, r5
 800412c:	028b      	lsls	r3, r1, #10
 800412e:	4621      	mov	r1, r4
 8004130:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004134:	4621      	mov	r1, r4
 8004136:	028a      	lsls	r2, r1, #10
 8004138:	4610      	mov	r0, r2
 800413a:	4619      	mov	r1, r3
 800413c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800413e:	2200      	movs	r2, #0
 8004140:	60bb      	str	r3, [r7, #8]
 8004142:	60fa      	str	r2, [r7, #12]
 8004144:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004148:	f7fc fda6 	bl	8000c98 <__aeabi_uldivmod>
 800414c:	4602      	mov	r2, r0
 800414e:	460b      	mov	r3, r1
 8004150:	4613      	mov	r3, r2
 8004152:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004154:	4b0b      	ldr	r3, [pc, #44]	@ (8004184 <HAL_RCC_GetSysClockFreq+0x180>)
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	0c1b      	lsrs	r3, r3, #16
 800415a:	f003 0303 	and.w	r3, r3, #3
 800415e:	3301      	adds	r3, #1
 8004160:	005b      	lsls	r3, r3, #1
 8004162:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004164:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004168:	fbb2 f3f3 	udiv	r3, r2, r3
 800416c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800416e:	e002      	b.n	8004176 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004170:	4b05      	ldr	r3, [pc, #20]	@ (8004188 <HAL_RCC_GetSysClockFreq+0x184>)
 8004172:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004174:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004178:	4618      	mov	r0, r3
 800417a:	3740      	adds	r7, #64	@ 0x40
 800417c:	46bd      	mov	sp, r7
 800417e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004182:	bf00      	nop
 8004184:	40023800 	.word	0x40023800
 8004188:	00f42400 	.word	0x00f42400
 800418c:	017d7840 	.word	0x017d7840

08004190 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004190:	b480      	push	{r7}
 8004192:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004194:	4b03      	ldr	r3, [pc, #12]	@ (80041a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004196:	681b      	ldr	r3, [r3, #0]
}
 8004198:	4618      	mov	r0, r3
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr
 80041a2:	bf00      	nop
 80041a4:	2000000c 	.word	0x2000000c

080041a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041ac:	f7ff fff0 	bl	8004190 <HAL_RCC_GetHCLKFreq>
 80041b0:	4602      	mov	r2, r0
 80041b2:	4b05      	ldr	r3, [pc, #20]	@ (80041c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	0a9b      	lsrs	r3, r3, #10
 80041b8:	f003 0307 	and.w	r3, r3, #7
 80041bc:	4903      	ldr	r1, [pc, #12]	@ (80041cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80041be:	5ccb      	ldrb	r3, [r1, r3]
 80041c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	40023800 	.word	0x40023800
 80041cc:	0800a250 	.word	0x0800a250

080041d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80041d4:	f7ff ffdc 	bl	8004190 <HAL_RCC_GetHCLKFreq>
 80041d8:	4602      	mov	r2, r0
 80041da:	4b05      	ldr	r3, [pc, #20]	@ (80041f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	0b5b      	lsrs	r3, r3, #13
 80041e0:	f003 0307 	and.w	r3, r3, #7
 80041e4:	4903      	ldr	r1, [pc, #12]	@ (80041f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041e6:	5ccb      	ldrb	r3, [r1, r3]
 80041e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	bd80      	pop	{r7, pc}
 80041f0:	40023800 	.word	0x40023800
 80041f4:	0800a250 	.word	0x0800a250

080041f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b082      	sub	sp, #8
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d101      	bne.n	800420a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	e041      	b.n	800428e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004210:	b2db      	uxtb	r3, r3
 8004212:	2b00      	cmp	r3, #0
 8004214:	d106      	bne.n	8004224 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2200      	movs	r2, #0
 800421a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f7fd fe80 	bl	8001f24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2202      	movs	r2, #2
 8004228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	3304      	adds	r3, #4
 8004234:	4619      	mov	r1, r3
 8004236:	4610      	mov	r0, r2
 8004238:	f000 fe24 	bl	8004e84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2201      	movs	r2, #1
 8004248:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2201      	movs	r2, #1
 8004260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2201      	movs	r2, #1
 8004278:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	3708      	adds	r7, #8
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
	...

08004298 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004298:	b480      	push	{r7}
 800429a:	b085      	sub	sp, #20
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042a6:	b2db      	uxtb	r3, r3
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d001      	beq.n	80042b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e044      	b.n	800433a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2202      	movs	r2, #2
 80042b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	68da      	ldr	r2, [r3, #12]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f042 0201 	orr.w	r2, r2, #1
 80042c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a1e      	ldr	r2, [pc, #120]	@ (8004348 <HAL_TIM_Base_Start_IT+0xb0>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d018      	beq.n	8004304 <HAL_TIM_Base_Start_IT+0x6c>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042da:	d013      	beq.n	8004304 <HAL_TIM_Base_Start_IT+0x6c>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a1a      	ldr	r2, [pc, #104]	@ (800434c <HAL_TIM_Base_Start_IT+0xb4>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d00e      	beq.n	8004304 <HAL_TIM_Base_Start_IT+0x6c>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a19      	ldr	r2, [pc, #100]	@ (8004350 <HAL_TIM_Base_Start_IT+0xb8>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d009      	beq.n	8004304 <HAL_TIM_Base_Start_IT+0x6c>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a17      	ldr	r2, [pc, #92]	@ (8004354 <HAL_TIM_Base_Start_IT+0xbc>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d004      	beq.n	8004304 <HAL_TIM_Base_Start_IT+0x6c>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a16      	ldr	r2, [pc, #88]	@ (8004358 <HAL_TIM_Base_Start_IT+0xc0>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d111      	bne.n	8004328 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f003 0307 	and.w	r3, r3, #7
 800430e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2b06      	cmp	r3, #6
 8004314:	d010      	beq.n	8004338 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681a      	ldr	r2, [r3, #0]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f042 0201 	orr.w	r2, r2, #1
 8004324:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004326:	e007      	b.n	8004338 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f042 0201 	orr.w	r2, r2, #1
 8004336:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004338:	2300      	movs	r3, #0
}
 800433a:	4618      	mov	r0, r3
 800433c:	3714      	adds	r7, #20
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr
 8004346:	bf00      	nop
 8004348:	40010000 	.word	0x40010000
 800434c:	40000400 	.word	0x40000400
 8004350:	40000800 	.word	0x40000800
 8004354:	40000c00 	.word	0x40000c00
 8004358:	40014000 	.word	0x40014000

0800435c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b082      	sub	sp, #8
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d101      	bne.n	800436e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e041      	b.n	80043f2 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004374:	b2db      	uxtb	r3, r3
 8004376:	2b00      	cmp	r3, #0
 8004378:	d106      	bne.n	8004388 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f000 f839 	bl	80043fa <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2202      	movs	r2, #2
 800438c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	3304      	adds	r3, #4
 8004398:	4619      	mov	r1, r3
 800439a:	4610      	mov	r0, r2
 800439c:	f000 fd72 	bl	8004e84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2201      	movs	r2, #1
 80043a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043f0:	2300      	movs	r3, #0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3708      	adds	r7, #8
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}

080043fa <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80043fa:	b480      	push	{r7}
 80043fc:	b083      	sub	sp, #12
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004402:	bf00      	nop
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr

0800440e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800440e:	b580      	push	{r7, lr}
 8004410:	b082      	sub	sp, #8
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d101      	bne.n	8004420 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	e041      	b.n	80044a4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004426:	b2db      	uxtb	r3, r3
 8004428:	2b00      	cmp	r3, #0
 800442a:	d106      	bne.n	800443a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	f000 f839 	bl	80044ac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2202      	movs	r2, #2
 800443e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	3304      	adds	r3, #4
 800444a:	4619      	mov	r1, r3
 800444c:	4610      	mov	r0, r2
 800444e:	f000 fd19 	bl	8004e84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2201      	movs	r2, #1
 8004456:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2201      	movs	r2, #1
 800445e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2201      	movs	r2, #1
 8004466:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2201      	movs	r2, #1
 800446e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2201      	movs	r2, #1
 8004476:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2201      	movs	r2, #1
 800447e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2201      	movs	r2, #1
 8004486:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2201      	movs	r2, #1
 800448e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2201      	movs	r2, #1
 8004496:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2201      	movs	r2, #1
 800449e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044a2:	2300      	movs	r3, #0
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3708      	adds	r7, #8
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80044b4:	bf00      	nop
 80044b6:	370c      	adds	r7, #12
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b084      	sub	sp, #16
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d109      	bne.n	80044e4 <HAL_TIM_PWM_Start+0x24>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	2b01      	cmp	r3, #1
 80044da:	bf14      	ite	ne
 80044dc:	2301      	movne	r3, #1
 80044de:	2300      	moveq	r3, #0
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	e022      	b.n	800452a <HAL_TIM_PWM_Start+0x6a>
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	2b04      	cmp	r3, #4
 80044e8:	d109      	bne.n	80044fe <HAL_TIM_PWM_Start+0x3e>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	bf14      	ite	ne
 80044f6:	2301      	movne	r3, #1
 80044f8:	2300      	moveq	r3, #0
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	e015      	b.n	800452a <HAL_TIM_PWM_Start+0x6a>
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	2b08      	cmp	r3, #8
 8004502:	d109      	bne.n	8004518 <HAL_TIM_PWM_Start+0x58>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800450a:	b2db      	uxtb	r3, r3
 800450c:	2b01      	cmp	r3, #1
 800450e:	bf14      	ite	ne
 8004510:	2301      	movne	r3, #1
 8004512:	2300      	moveq	r3, #0
 8004514:	b2db      	uxtb	r3, r3
 8004516:	e008      	b.n	800452a <HAL_TIM_PWM_Start+0x6a>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800451e:	b2db      	uxtb	r3, r3
 8004520:	2b01      	cmp	r3, #1
 8004522:	bf14      	ite	ne
 8004524:	2301      	movne	r3, #1
 8004526:	2300      	moveq	r3, #0
 8004528:	b2db      	uxtb	r3, r3
 800452a:	2b00      	cmp	r3, #0
 800452c:	d001      	beq.n	8004532 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e068      	b.n	8004604 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d104      	bne.n	8004542 <HAL_TIM_PWM_Start+0x82>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2202      	movs	r2, #2
 800453c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004540:	e013      	b.n	800456a <HAL_TIM_PWM_Start+0xaa>
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	2b04      	cmp	r3, #4
 8004546:	d104      	bne.n	8004552 <HAL_TIM_PWM_Start+0x92>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2202      	movs	r2, #2
 800454c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004550:	e00b      	b.n	800456a <HAL_TIM_PWM_Start+0xaa>
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	2b08      	cmp	r3, #8
 8004556:	d104      	bne.n	8004562 <HAL_TIM_PWM_Start+0xa2>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2202      	movs	r2, #2
 800455c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004560:	e003      	b.n	800456a <HAL_TIM_PWM_Start+0xaa>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2202      	movs	r2, #2
 8004566:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	2201      	movs	r2, #1
 8004570:	6839      	ldr	r1, [r7, #0]
 8004572:	4618      	mov	r0, r3
 8004574:	f000 ff32 	bl	80053dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a23      	ldr	r2, [pc, #140]	@ (800460c <HAL_TIM_PWM_Start+0x14c>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d107      	bne.n	8004592 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004590:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a1d      	ldr	r2, [pc, #116]	@ (800460c <HAL_TIM_PWM_Start+0x14c>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d018      	beq.n	80045ce <HAL_TIM_PWM_Start+0x10e>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045a4:	d013      	beq.n	80045ce <HAL_TIM_PWM_Start+0x10e>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a19      	ldr	r2, [pc, #100]	@ (8004610 <HAL_TIM_PWM_Start+0x150>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d00e      	beq.n	80045ce <HAL_TIM_PWM_Start+0x10e>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a17      	ldr	r2, [pc, #92]	@ (8004614 <HAL_TIM_PWM_Start+0x154>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d009      	beq.n	80045ce <HAL_TIM_PWM_Start+0x10e>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a16      	ldr	r2, [pc, #88]	@ (8004618 <HAL_TIM_PWM_Start+0x158>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d004      	beq.n	80045ce <HAL_TIM_PWM_Start+0x10e>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a14      	ldr	r2, [pc, #80]	@ (800461c <HAL_TIM_PWM_Start+0x15c>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d111      	bne.n	80045f2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	f003 0307 	and.w	r3, r3, #7
 80045d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2b06      	cmp	r3, #6
 80045de:	d010      	beq.n	8004602 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f042 0201 	orr.w	r2, r2, #1
 80045ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045f0:	e007      	b.n	8004602 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f042 0201 	orr.w	r2, r2, #1
 8004600:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004602:	2300      	movs	r3, #0
}
 8004604:	4618      	mov	r0, r3
 8004606:	3710      	adds	r7, #16
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}
 800460c:	40010000 	.word	0x40010000
 8004610:	40000400 	.word	0x40000400
 8004614:	40000800 	.word	0x40000800
 8004618:	40000c00 	.word	0x40000c00
 800461c:	40014000 	.word	0x40014000

08004620 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b086      	sub	sp, #24
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d101      	bne.n	8004634 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e097      	b.n	8004764 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800463a:	b2db      	uxtb	r3, r3
 800463c:	2b00      	cmp	r3, #0
 800463e:	d106      	bne.n	800464e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f7fd fca3 	bl	8001f94 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2202      	movs	r2, #2
 8004652:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	687a      	ldr	r2, [r7, #4]
 800465e:	6812      	ldr	r2, [r2, #0]
 8004660:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004664:	f023 0307 	bic.w	r3, r3, #7
 8004668:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	3304      	adds	r3, #4
 8004672:	4619      	mov	r1, r3
 8004674:	4610      	mov	r0, r2
 8004676:	f000 fc05 	bl	8004e84 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	699b      	ldr	r3, [r3, #24]
 8004688:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	6a1b      	ldr	r3, [r3, #32]
 8004690:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	697a      	ldr	r2, [r7, #20]
 8004698:	4313      	orrs	r3, r2
 800469a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046a2:	f023 0303 	bic.w	r3, r3, #3
 80046a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	689a      	ldr	r2, [r3, #8]
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	699b      	ldr	r3, [r3, #24]
 80046b0:	021b      	lsls	r3, r3, #8
 80046b2:	4313      	orrs	r3, r2
 80046b4:	693a      	ldr	r2, [r7, #16]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80046c0:	f023 030c 	bic.w	r3, r3, #12
 80046c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80046cc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80046d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	68da      	ldr	r2, [r3, #12]
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	69db      	ldr	r3, [r3, #28]
 80046da:	021b      	lsls	r3, r3, #8
 80046dc:	4313      	orrs	r3, r2
 80046de:	693a      	ldr	r2, [r7, #16]
 80046e0:	4313      	orrs	r3, r2
 80046e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	691b      	ldr	r3, [r3, #16]
 80046e8:	011a      	lsls	r2, r3, #4
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	6a1b      	ldr	r3, [r3, #32]
 80046ee:	031b      	lsls	r3, r3, #12
 80046f0:	4313      	orrs	r3, r2
 80046f2:	693a      	ldr	r2, [r7, #16]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80046fe:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004706:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	685a      	ldr	r2, [r3, #4]
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	695b      	ldr	r3, [r3, #20]
 8004710:	011b      	lsls	r3, r3, #4
 8004712:	4313      	orrs	r3, r2
 8004714:	68fa      	ldr	r2, [r7, #12]
 8004716:	4313      	orrs	r3, r2
 8004718:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	697a      	ldr	r2, [r7, #20]
 8004720:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	693a      	ldr	r2, [r7, #16]
 8004728:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68fa      	ldr	r2, [r7, #12]
 8004730:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2201      	movs	r2, #1
 8004736:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2201      	movs	r2, #1
 800473e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2201      	movs	r2, #1
 8004746:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2201      	movs	r2, #1
 800474e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2201      	movs	r2, #1
 8004756:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2201      	movs	r2, #1
 800475e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004762:	2300      	movs	r3, #0
}
 8004764:	4618      	mov	r0, r3
 8004766:	3718      	adds	r7, #24
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800477c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004784:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800478c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004794:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d110      	bne.n	80047be <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800479c:	7bfb      	ldrb	r3, [r7, #15]
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d102      	bne.n	80047a8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80047a2:	7b7b      	ldrb	r3, [r7, #13]
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d001      	beq.n	80047ac <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e069      	b.n	8004880 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2202      	movs	r2, #2
 80047b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2202      	movs	r2, #2
 80047b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80047bc:	e031      	b.n	8004822 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	2b04      	cmp	r3, #4
 80047c2:	d110      	bne.n	80047e6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80047c4:	7bbb      	ldrb	r3, [r7, #14]
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d102      	bne.n	80047d0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80047ca:	7b3b      	ldrb	r3, [r7, #12]
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d001      	beq.n	80047d4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	e055      	b.n	8004880 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2202      	movs	r2, #2
 80047d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2202      	movs	r2, #2
 80047e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80047e4:	e01d      	b.n	8004822 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80047e6:	7bfb      	ldrb	r3, [r7, #15]
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d108      	bne.n	80047fe <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80047ec:	7bbb      	ldrb	r3, [r7, #14]
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d105      	bne.n	80047fe <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80047f2:	7b7b      	ldrb	r3, [r7, #13]
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d102      	bne.n	80047fe <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80047f8:	7b3b      	ldrb	r3, [r7, #12]
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d001      	beq.n	8004802 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e03e      	b.n	8004880 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2202      	movs	r2, #2
 8004806:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2202      	movs	r2, #2
 800480e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2202      	movs	r2, #2
 8004816:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2202      	movs	r2, #2
 800481e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d003      	beq.n	8004830 <HAL_TIM_Encoder_Start+0xc4>
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	2b04      	cmp	r3, #4
 800482c:	d008      	beq.n	8004840 <HAL_TIM_Encoder_Start+0xd4>
 800482e:	e00f      	b.n	8004850 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	2201      	movs	r2, #1
 8004836:	2100      	movs	r1, #0
 8004838:	4618      	mov	r0, r3
 800483a:	f000 fdcf 	bl	80053dc <TIM_CCxChannelCmd>
      break;
 800483e:	e016      	b.n	800486e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2201      	movs	r2, #1
 8004846:	2104      	movs	r1, #4
 8004848:	4618      	mov	r0, r3
 800484a:	f000 fdc7 	bl	80053dc <TIM_CCxChannelCmd>
      break;
 800484e:	e00e      	b.n	800486e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2201      	movs	r2, #1
 8004856:	2100      	movs	r1, #0
 8004858:	4618      	mov	r0, r3
 800485a:	f000 fdbf 	bl	80053dc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	2201      	movs	r2, #1
 8004864:	2104      	movs	r1, #4
 8004866:	4618      	mov	r0, r3
 8004868:	f000 fdb8 	bl	80053dc <TIM_CCxChannelCmd>
      break;
 800486c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f042 0201 	orr.w	r2, r2, #1
 800487c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800487e:	2300      	movs	r3, #0
}
 8004880:	4618      	mov	r0, r3
 8004882:	3710      	adds	r7, #16
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}

08004888 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b084      	sub	sp, #16
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	691b      	ldr	r3, [r3, #16]
 800489e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	f003 0302 	and.w	r3, r3, #2
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d020      	beq.n	80048ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	f003 0302 	and.w	r3, r3, #2
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d01b      	beq.n	80048ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f06f 0202 	mvn.w	r2, #2
 80048bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2201      	movs	r2, #1
 80048c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	699b      	ldr	r3, [r3, #24]
 80048ca:	f003 0303 	and.w	r3, r3, #3
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d003      	beq.n	80048da <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f000 fab7 	bl	8004e46 <HAL_TIM_IC_CaptureCallback>
 80048d8:	e005      	b.n	80048e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f000 faa9 	bl	8004e32 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f000 faba 	bl	8004e5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	f003 0304 	and.w	r3, r3, #4
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d020      	beq.n	8004938 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	f003 0304 	and.w	r3, r3, #4
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d01b      	beq.n	8004938 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f06f 0204 	mvn.w	r2, #4
 8004908:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2202      	movs	r2, #2
 800490e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	699b      	ldr	r3, [r3, #24]
 8004916:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800491a:	2b00      	cmp	r3, #0
 800491c:	d003      	beq.n	8004926 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f000 fa91 	bl	8004e46 <HAL_TIM_IC_CaptureCallback>
 8004924:	e005      	b.n	8004932 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f000 fa83 	bl	8004e32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800492c:	6878      	ldr	r0, [r7, #4]
 800492e:	f000 fa94 	bl	8004e5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2200      	movs	r2, #0
 8004936:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	f003 0308 	and.w	r3, r3, #8
 800493e:	2b00      	cmp	r3, #0
 8004940:	d020      	beq.n	8004984 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f003 0308 	and.w	r3, r3, #8
 8004948:	2b00      	cmp	r3, #0
 800494a:	d01b      	beq.n	8004984 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f06f 0208 	mvn.w	r2, #8
 8004954:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2204      	movs	r2, #4
 800495a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	69db      	ldr	r3, [r3, #28]
 8004962:	f003 0303 	and.w	r3, r3, #3
 8004966:	2b00      	cmp	r3, #0
 8004968:	d003      	beq.n	8004972 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 fa6b 	bl	8004e46 <HAL_TIM_IC_CaptureCallback>
 8004970:	e005      	b.n	800497e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f000 fa5d 	bl	8004e32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f000 fa6e 	bl	8004e5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2200      	movs	r2, #0
 8004982:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	f003 0310 	and.w	r3, r3, #16
 800498a:	2b00      	cmp	r3, #0
 800498c:	d020      	beq.n	80049d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f003 0310 	and.w	r3, r3, #16
 8004994:	2b00      	cmp	r3, #0
 8004996:	d01b      	beq.n	80049d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f06f 0210 	mvn.w	r2, #16
 80049a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2208      	movs	r2, #8
 80049a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	69db      	ldr	r3, [r3, #28]
 80049ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d003      	beq.n	80049be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f000 fa45 	bl	8004e46 <HAL_TIM_IC_CaptureCallback>
 80049bc:	e005      	b.n	80049ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 fa37 	bl	8004e32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f000 fa48 	bl	8004e5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	f003 0301 	and.w	r3, r3, #1
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00c      	beq.n	80049f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f003 0301 	and.w	r3, r3, #1
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d007      	beq.n	80049f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f06f 0201 	mvn.w	r2, #1
 80049ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f7fc fee4 	bl	80017bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d00c      	beq.n	8004a18 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d007      	beq.n	8004a18 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004a10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 fdd2 	bl	80055bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d00c      	beq.n	8004a3c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d007      	beq.n	8004a3c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004a34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	f000 fa19 	bl	8004e6e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	f003 0320 	and.w	r3, r3, #32
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d00c      	beq.n	8004a60 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	f003 0320 	and.w	r3, r3, #32
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d007      	beq.n	8004a60 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f06f 0220 	mvn.w	r2, #32
 8004a58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f000 fda4 	bl	80055a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a60:	bf00      	nop
 8004a62:	3710      	adds	r7, #16
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}

08004a68 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b086      	sub	sp, #24
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a74:	2300      	movs	r3, #0
 8004a76:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d101      	bne.n	8004a86 <HAL_TIM_OC_ConfigChannel+0x1e>
 8004a82:	2302      	movs	r3, #2
 8004a84:	e048      	b.n	8004b18 <HAL_TIM_OC_ConfigChannel+0xb0>
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2201      	movs	r2, #1
 8004a8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2b0c      	cmp	r3, #12
 8004a92:	d839      	bhi.n	8004b08 <HAL_TIM_OC_ConfigChannel+0xa0>
 8004a94:	a201      	add	r2, pc, #4	@ (adr r2, 8004a9c <HAL_TIM_OC_ConfigChannel+0x34>)
 8004a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a9a:	bf00      	nop
 8004a9c:	08004ad1 	.word	0x08004ad1
 8004aa0:	08004b09 	.word	0x08004b09
 8004aa4:	08004b09 	.word	0x08004b09
 8004aa8:	08004b09 	.word	0x08004b09
 8004aac:	08004adf 	.word	0x08004adf
 8004ab0:	08004b09 	.word	0x08004b09
 8004ab4:	08004b09 	.word	0x08004b09
 8004ab8:	08004b09 	.word	0x08004b09
 8004abc:	08004aed 	.word	0x08004aed
 8004ac0:	08004b09 	.word	0x08004b09
 8004ac4:	08004b09 	.word	0x08004b09
 8004ac8:	08004b09 	.word	0x08004b09
 8004acc:	08004afb 	.word	0x08004afb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	68b9      	ldr	r1, [r7, #8]
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f000 fa5a 	bl	8004f90 <TIM_OC1_SetConfig>
      break;
 8004adc:	e017      	b.n	8004b0e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68b9      	ldr	r1, [r7, #8]
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f000 fab9 	bl	800505c <TIM_OC2_SetConfig>
      break;
 8004aea:	e010      	b.n	8004b0e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68b9      	ldr	r1, [r7, #8]
 8004af2:	4618      	mov	r0, r3
 8004af4:	f000 fb1e 	bl	8005134 <TIM_OC3_SetConfig>
      break;
 8004af8:	e009      	b.n	8004b0e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	68b9      	ldr	r1, [r7, #8]
 8004b00:	4618      	mov	r0, r3
 8004b02:	f000 fb81 	bl	8005208 <TIM_OC4_SetConfig>
      break;
 8004b06:	e002      	b.n	8004b0e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	75fb      	strb	r3, [r7, #23]
      break;
 8004b0c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2200      	movs	r2, #0
 8004b12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b16:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3718      	adds	r7, #24
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}

08004b20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b086      	sub	sp, #24
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	60f8      	str	r0, [r7, #12]
 8004b28:	60b9      	str	r1, [r7, #8]
 8004b2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d101      	bne.n	8004b3e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004b3a:	2302      	movs	r3, #2
 8004b3c:	e0ae      	b.n	8004c9c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2201      	movs	r2, #1
 8004b42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2b0c      	cmp	r3, #12
 8004b4a:	f200 809f 	bhi.w	8004c8c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004b4e:	a201      	add	r2, pc, #4	@ (adr r2, 8004b54 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b54:	08004b89 	.word	0x08004b89
 8004b58:	08004c8d 	.word	0x08004c8d
 8004b5c:	08004c8d 	.word	0x08004c8d
 8004b60:	08004c8d 	.word	0x08004c8d
 8004b64:	08004bc9 	.word	0x08004bc9
 8004b68:	08004c8d 	.word	0x08004c8d
 8004b6c:	08004c8d 	.word	0x08004c8d
 8004b70:	08004c8d 	.word	0x08004c8d
 8004b74:	08004c0b 	.word	0x08004c0b
 8004b78:	08004c8d 	.word	0x08004c8d
 8004b7c:	08004c8d 	.word	0x08004c8d
 8004b80:	08004c8d 	.word	0x08004c8d
 8004b84:	08004c4b 	.word	0x08004c4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	68b9      	ldr	r1, [r7, #8]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f000 f9fe 	bl	8004f90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	699a      	ldr	r2, [r3, #24]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f042 0208 	orr.w	r2, r2, #8
 8004ba2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	699a      	ldr	r2, [r3, #24]
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f022 0204 	bic.w	r2, r2, #4
 8004bb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	6999      	ldr	r1, [r3, #24]
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	691a      	ldr	r2, [r3, #16]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	430a      	orrs	r2, r1
 8004bc4:	619a      	str	r2, [r3, #24]
      break;
 8004bc6:	e064      	b.n	8004c92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	68b9      	ldr	r1, [r7, #8]
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f000 fa44 	bl	800505c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	699a      	ldr	r2, [r3, #24]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004be2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	699a      	ldr	r2, [r3, #24]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bf2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	6999      	ldr	r1, [r3, #24]
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	021a      	lsls	r2, r3, #8
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	430a      	orrs	r2, r1
 8004c06:	619a      	str	r2, [r3, #24]
      break;
 8004c08:	e043      	b.n	8004c92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	68b9      	ldr	r1, [r7, #8]
 8004c10:	4618      	mov	r0, r3
 8004c12:	f000 fa8f 	bl	8005134 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	69da      	ldr	r2, [r3, #28]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f042 0208 	orr.w	r2, r2, #8
 8004c24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	69da      	ldr	r2, [r3, #28]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f022 0204 	bic.w	r2, r2, #4
 8004c34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	69d9      	ldr	r1, [r3, #28]
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	691a      	ldr	r2, [r3, #16]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	430a      	orrs	r2, r1
 8004c46:	61da      	str	r2, [r3, #28]
      break;
 8004c48:	e023      	b.n	8004c92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	68b9      	ldr	r1, [r7, #8]
 8004c50:	4618      	mov	r0, r3
 8004c52:	f000 fad9 	bl	8005208 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	69da      	ldr	r2, [r3, #28]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	69da      	ldr	r2, [r3, #28]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	69d9      	ldr	r1, [r3, #28]
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	691b      	ldr	r3, [r3, #16]
 8004c80:	021a      	lsls	r2, r3, #8
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	430a      	orrs	r2, r1
 8004c88:	61da      	str	r2, [r3, #28]
      break;
 8004c8a:	e002      	b.n	8004c92 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	75fb      	strb	r3, [r7, #23]
      break;
 8004c90:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004c9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3718      	adds	r7, #24
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d101      	bne.n	8004cc0 <HAL_TIM_ConfigClockSource+0x1c>
 8004cbc:	2302      	movs	r3, #2
 8004cbe:	e0b4      	b.n	8004e2a <HAL_TIM_ConfigClockSource+0x186>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2202      	movs	r2, #2
 8004ccc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004cde:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ce6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	68ba      	ldr	r2, [r7, #8]
 8004cee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cf8:	d03e      	beq.n	8004d78 <HAL_TIM_ConfigClockSource+0xd4>
 8004cfa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cfe:	f200 8087 	bhi.w	8004e10 <HAL_TIM_ConfigClockSource+0x16c>
 8004d02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d06:	f000 8086 	beq.w	8004e16 <HAL_TIM_ConfigClockSource+0x172>
 8004d0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d0e:	d87f      	bhi.n	8004e10 <HAL_TIM_ConfigClockSource+0x16c>
 8004d10:	2b70      	cmp	r3, #112	@ 0x70
 8004d12:	d01a      	beq.n	8004d4a <HAL_TIM_ConfigClockSource+0xa6>
 8004d14:	2b70      	cmp	r3, #112	@ 0x70
 8004d16:	d87b      	bhi.n	8004e10 <HAL_TIM_ConfigClockSource+0x16c>
 8004d18:	2b60      	cmp	r3, #96	@ 0x60
 8004d1a:	d050      	beq.n	8004dbe <HAL_TIM_ConfigClockSource+0x11a>
 8004d1c:	2b60      	cmp	r3, #96	@ 0x60
 8004d1e:	d877      	bhi.n	8004e10 <HAL_TIM_ConfigClockSource+0x16c>
 8004d20:	2b50      	cmp	r3, #80	@ 0x50
 8004d22:	d03c      	beq.n	8004d9e <HAL_TIM_ConfigClockSource+0xfa>
 8004d24:	2b50      	cmp	r3, #80	@ 0x50
 8004d26:	d873      	bhi.n	8004e10 <HAL_TIM_ConfigClockSource+0x16c>
 8004d28:	2b40      	cmp	r3, #64	@ 0x40
 8004d2a:	d058      	beq.n	8004dde <HAL_TIM_ConfigClockSource+0x13a>
 8004d2c:	2b40      	cmp	r3, #64	@ 0x40
 8004d2e:	d86f      	bhi.n	8004e10 <HAL_TIM_ConfigClockSource+0x16c>
 8004d30:	2b30      	cmp	r3, #48	@ 0x30
 8004d32:	d064      	beq.n	8004dfe <HAL_TIM_ConfigClockSource+0x15a>
 8004d34:	2b30      	cmp	r3, #48	@ 0x30
 8004d36:	d86b      	bhi.n	8004e10 <HAL_TIM_ConfigClockSource+0x16c>
 8004d38:	2b20      	cmp	r3, #32
 8004d3a:	d060      	beq.n	8004dfe <HAL_TIM_ConfigClockSource+0x15a>
 8004d3c:	2b20      	cmp	r3, #32
 8004d3e:	d867      	bhi.n	8004e10 <HAL_TIM_ConfigClockSource+0x16c>
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d05c      	beq.n	8004dfe <HAL_TIM_ConfigClockSource+0x15a>
 8004d44:	2b10      	cmp	r3, #16
 8004d46:	d05a      	beq.n	8004dfe <HAL_TIM_ConfigClockSource+0x15a>
 8004d48:	e062      	b.n	8004e10 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d5a:	f000 fb1f 	bl	800539c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004d6c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	68ba      	ldr	r2, [r7, #8]
 8004d74:	609a      	str	r2, [r3, #8]
      break;
 8004d76:	e04f      	b.n	8004e18 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d88:	f000 fb08 	bl	800539c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	689a      	ldr	r2, [r3, #8]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d9a:	609a      	str	r2, [r3, #8]
      break;
 8004d9c:	e03c      	b.n	8004e18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004daa:	461a      	mov	r2, r3
 8004dac:	f000 fa7c 	bl	80052a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	2150      	movs	r1, #80	@ 0x50
 8004db6:	4618      	mov	r0, r3
 8004db8:	f000 fad5 	bl	8005366 <TIM_ITRx_SetConfig>
      break;
 8004dbc:	e02c      	b.n	8004e18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004dca:	461a      	mov	r2, r3
 8004dcc:	f000 fa9b 	bl	8005306 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	2160      	movs	r1, #96	@ 0x60
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f000 fac5 	bl	8005366 <TIM_ITRx_SetConfig>
      break;
 8004ddc:	e01c      	b.n	8004e18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dea:	461a      	mov	r2, r3
 8004dec:	f000 fa5c 	bl	80052a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	2140      	movs	r1, #64	@ 0x40
 8004df6:	4618      	mov	r0, r3
 8004df8:	f000 fab5 	bl	8005366 <TIM_ITRx_SetConfig>
      break;
 8004dfc:	e00c      	b.n	8004e18 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4619      	mov	r1, r3
 8004e08:	4610      	mov	r0, r2
 8004e0a:	f000 faac 	bl	8005366 <TIM_ITRx_SetConfig>
      break;
 8004e0e:	e003      	b.n	8004e18 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	73fb      	strb	r3, [r7, #15]
      break;
 8004e14:	e000      	b.n	8004e18 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004e16:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2200      	movs	r2, #0
 8004e24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e28:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3710      	adds	r7, #16
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}

08004e32 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e32:	b480      	push	{r7}
 8004e34:	b083      	sub	sp, #12
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e3a:	bf00      	nop
 8004e3c:	370c      	adds	r7, #12
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr

08004e46 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e46:	b480      	push	{r7}
 8004e48:	b083      	sub	sp, #12
 8004e4a:	af00      	add	r7, sp, #0
 8004e4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e4e:	bf00      	nop
 8004e50:	370c      	adds	r7, #12
 8004e52:	46bd      	mov	sp, r7
 8004e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e58:	4770      	bx	lr

08004e5a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e5a:	b480      	push	{r7}
 8004e5c:	b083      	sub	sp, #12
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e62:	bf00      	nop
 8004e64:	370c      	adds	r7, #12
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr

08004e6e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e6e:	b480      	push	{r7}
 8004e70:	b083      	sub	sp, #12
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e76:	bf00      	nop
 8004e78:	370c      	adds	r7, #12
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr
	...

08004e84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b085      	sub	sp, #20
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	4a37      	ldr	r2, [pc, #220]	@ (8004f74 <TIM_Base_SetConfig+0xf0>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d00f      	beq.n	8004ebc <TIM_Base_SetConfig+0x38>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ea2:	d00b      	beq.n	8004ebc <TIM_Base_SetConfig+0x38>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	4a34      	ldr	r2, [pc, #208]	@ (8004f78 <TIM_Base_SetConfig+0xf4>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d007      	beq.n	8004ebc <TIM_Base_SetConfig+0x38>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	4a33      	ldr	r2, [pc, #204]	@ (8004f7c <TIM_Base_SetConfig+0xf8>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d003      	beq.n	8004ebc <TIM_Base_SetConfig+0x38>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	4a32      	ldr	r2, [pc, #200]	@ (8004f80 <TIM_Base_SetConfig+0xfc>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d108      	bne.n	8004ece <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ec2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	68fa      	ldr	r2, [r7, #12]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a28      	ldr	r2, [pc, #160]	@ (8004f74 <TIM_Base_SetConfig+0xf0>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d01b      	beq.n	8004f0e <TIM_Base_SetConfig+0x8a>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004edc:	d017      	beq.n	8004f0e <TIM_Base_SetConfig+0x8a>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a25      	ldr	r2, [pc, #148]	@ (8004f78 <TIM_Base_SetConfig+0xf4>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d013      	beq.n	8004f0e <TIM_Base_SetConfig+0x8a>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a24      	ldr	r2, [pc, #144]	@ (8004f7c <TIM_Base_SetConfig+0xf8>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d00f      	beq.n	8004f0e <TIM_Base_SetConfig+0x8a>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a23      	ldr	r2, [pc, #140]	@ (8004f80 <TIM_Base_SetConfig+0xfc>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d00b      	beq.n	8004f0e <TIM_Base_SetConfig+0x8a>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a22      	ldr	r2, [pc, #136]	@ (8004f84 <TIM_Base_SetConfig+0x100>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d007      	beq.n	8004f0e <TIM_Base_SetConfig+0x8a>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a21      	ldr	r2, [pc, #132]	@ (8004f88 <TIM_Base_SetConfig+0x104>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d003      	beq.n	8004f0e <TIM_Base_SetConfig+0x8a>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a20      	ldr	r2, [pc, #128]	@ (8004f8c <TIM_Base_SetConfig+0x108>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d108      	bne.n	8004f20 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	68fa      	ldr	r2, [r7, #12]
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	695b      	ldr	r3, [r3, #20]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	689a      	ldr	r2, [r3, #8]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	4a0c      	ldr	r2, [pc, #48]	@ (8004f74 <TIM_Base_SetConfig+0xf0>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d103      	bne.n	8004f4e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	691a      	ldr	r2, [r3, #16]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f043 0204 	orr.w	r2, r3, #4
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	601a      	str	r2, [r3, #0]
}
 8004f66:	bf00      	nop
 8004f68:	3714      	adds	r7, #20
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr
 8004f72:	bf00      	nop
 8004f74:	40010000 	.word	0x40010000
 8004f78:	40000400 	.word	0x40000400
 8004f7c:	40000800 	.word	0x40000800
 8004f80:	40000c00 	.word	0x40000c00
 8004f84:	40014000 	.word	0x40014000
 8004f88:	40014400 	.word	0x40014400
 8004f8c:	40014800 	.word	0x40014800

08004f90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b087      	sub	sp, #28
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
 8004f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6a1b      	ldr	r3, [r3, #32]
 8004f9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6a1b      	ldr	r3, [r3, #32]
 8004fa4:	f023 0201 	bic.w	r2, r3, #1
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	699b      	ldr	r3, [r3, #24]
 8004fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f023 0303 	bic.w	r3, r3, #3
 8004fc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	68fa      	ldr	r2, [r7, #12]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	f023 0302 	bic.w	r3, r3, #2
 8004fd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	697a      	ldr	r2, [r7, #20]
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a1c      	ldr	r2, [pc, #112]	@ (8005058 <TIM_OC1_SetConfig+0xc8>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d10c      	bne.n	8005006 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	f023 0308 	bic.w	r3, r3, #8
 8004ff2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	68db      	ldr	r3, [r3, #12]
 8004ff8:	697a      	ldr	r2, [r7, #20]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	f023 0304 	bic.w	r3, r3, #4
 8005004:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a13      	ldr	r2, [pc, #76]	@ (8005058 <TIM_OC1_SetConfig+0xc8>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d111      	bne.n	8005032 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005014:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800501c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	695b      	ldr	r3, [r3, #20]
 8005022:	693a      	ldr	r2, [r7, #16]
 8005024:	4313      	orrs	r3, r2
 8005026:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	699b      	ldr	r3, [r3, #24]
 800502c:	693a      	ldr	r2, [r7, #16]
 800502e:	4313      	orrs	r3, r2
 8005030:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	693a      	ldr	r2, [r7, #16]
 8005036:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	68fa      	ldr	r2, [r7, #12]
 800503c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	685a      	ldr	r2, [r3, #4]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	697a      	ldr	r2, [r7, #20]
 800504a:	621a      	str	r2, [r3, #32]
}
 800504c:	bf00      	nop
 800504e:	371c      	adds	r7, #28
 8005050:	46bd      	mov	sp, r7
 8005052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005056:	4770      	bx	lr
 8005058:	40010000 	.word	0x40010000

0800505c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800505c:	b480      	push	{r7}
 800505e:	b087      	sub	sp, #28
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6a1b      	ldr	r3, [r3, #32]
 800506a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6a1b      	ldr	r3, [r3, #32]
 8005070:	f023 0210 	bic.w	r2, r3, #16
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	699b      	ldr	r3, [r3, #24]
 8005082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800508a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005092:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	021b      	lsls	r3, r3, #8
 800509a:	68fa      	ldr	r2, [r7, #12]
 800509c:	4313      	orrs	r3, r2
 800509e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	f023 0320 	bic.w	r3, r3, #32
 80050a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	011b      	lsls	r3, r3, #4
 80050ae:	697a      	ldr	r2, [r7, #20]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	4a1e      	ldr	r2, [pc, #120]	@ (8005130 <TIM_OC2_SetConfig+0xd4>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d10d      	bne.n	80050d8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80050c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	011b      	lsls	r3, r3, #4
 80050ca:	697a      	ldr	r2, [r7, #20]
 80050cc:	4313      	orrs	r3, r2
 80050ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050d6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	4a15      	ldr	r2, [pc, #84]	@ (8005130 <TIM_OC2_SetConfig+0xd4>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d113      	bne.n	8005108 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80050e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80050ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	695b      	ldr	r3, [r3, #20]
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	693a      	ldr	r2, [r7, #16]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	699b      	ldr	r3, [r3, #24]
 8005100:	009b      	lsls	r3, r3, #2
 8005102:	693a      	ldr	r2, [r7, #16]
 8005104:	4313      	orrs	r3, r2
 8005106:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	693a      	ldr	r2, [r7, #16]
 800510c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	68fa      	ldr	r2, [r7, #12]
 8005112:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	685a      	ldr	r2, [r3, #4]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	697a      	ldr	r2, [r7, #20]
 8005120:	621a      	str	r2, [r3, #32]
}
 8005122:	bf00      	nop
 8005124:	371c      	adds	r7, #28
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr
 800512e:	bf00      	nop
 8005130:	40010000 	.word	0x40010000

08005134 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005134:	b480      	push	{r7}
 8005136:	b087      	sub	sp, #28
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a1b      	ldr	r3, [r3, #32]
 8005142:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a1b      	ldr	r3, [r3, #32]
 8005148:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	69db      	ldr	r3, [r3, #28]
 800515a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005162:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f023 0303 	bic.w	r3, r3, #3
 800516a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	68fa      	ldr	r2, [r7, #12]
 8005172:	4313      	orrs	r3, r2
 8005174:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800517c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	021b      	lsls	r3, r3, #8
 8005184:	697a      	ldr	r2, [r7, #20]
 8005186:	4313      	orrs	r3, r2
 8005188:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a1d      	ldr	r2, [pc, #116]	@ (8005204 <TIM_OC3_SetConfig+0xd0>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d10d      	bne.n	80051ae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005198:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	68db      	ldr	r3, [r3, #12]
 800519e:	021b      	lsls	r3, r3, #8
 80051a0:	697a      	ldr	r2, [r7, #20]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80051ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4a14      	ldr	r2, [pc, #80]	@ (8005204 <TIM_OC3_SetConfig+0xd0>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d113      	bne.n	80051de <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80051bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80051c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	695b      	ldr	r3, [r3, #20]
 80051ca:	011b      	lsls	r3, r3, #4
 80051cc:	693a      	ldr	r2, [r7, #16]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	699b      	ldr	r3, [r3, #24]
 80051d6:	011b      	lsls	r3, r3, #4
 80051d8:	693a      	ldr	r2, [r7, #16]
 80051da:	4313      	orrs	r3, r2
 80051dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	693a      	ldr	r2, [r7, #16]
 80051e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	68fa      	ldr	r2, [r7, #12]
 80051e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	685a      	ldr	r2, [r3, #4]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	697a      	ldr	r2, [r7, #20]
 80051f6:	621a      	str	r2, [r3, #32]
}
 80051f8:	bf00      	nop
 80051fa:	371c      	adds	r7, #28
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr
 8005204:	40010000 	.word	0x40010000

08005208 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005208:	b480      	push	{r7}
 800520a:	b087      	sub	sp, #28
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a1b      	ldr	r3, [r3, #32]
 8005216:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6a1b      	ldr	r3, [r3, #32]
 800521c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	69db      	ldr	r3, [r3, #28]
 800522e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005236:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800523e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	021b      	lsls	r3, r3, #8
 8005246:	68fa      	ldr	r2, [r7, #12]
 8005248:	4313      	orrs	r3, r2
 800524a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005252:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	031b      	lsls	r3, r3, #12
 800525a:	693a      	ldr	r2, [r7, #16]
 800525c:	4313      	orrs	r3, r2
 800525e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	4a10      	ldr	r2, [pc, #64]	@ (80052a4 <TIM_OC4_SetConfig+0x9c>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d109      	bne.n	800527c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800526e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	695b      	ldr	r3, [r3, #20]
 8005274:	019b      	lsls	r3, r3, #6
 8005276:	697a      	ldr	r2, [r7, #20]
 8005278:	4313      	orrs	r3, r2
 800527a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	697a      	ldr	r2, [r7, #20]
 8005280:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	68fa      	ldr	r2, [r7, #12]
 8005286:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	685a      	ldr	r2, [r3, #4]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	693a      	ldr	r2, [r7, #16]
 8005294:	621a      	str	r2, [r3, #32]
}
 8005296:	bf00      	nop
 8005298:	371c      	adds	r7, #28
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr
 80052a2:	bf00      	nop
 80052a4:	40010000 	.word	0x40010000

080052a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b087      	sub	sp, #28
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	60f8      	str	r0, [r7, #12]
 80052b0:	60b9      	str	r1, [r7, #8]
 80052b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	6a1b      	ldr	r3, [r3, #32]
 80052b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	6a1b      	ldr	r3, [r3, #32]
 80052be:	f023 0201 	bic.w	r2, r3, #1
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	699b      	ldr	r3, [r3, #24]
 80052ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80052d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	011b      	lsls	r3, r3, #4
 80052d8:	693a      	ldr	r2, [r7, #16]
 80052da:	4313      	orrs	r3, r2
 80052dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	f023 030a 	bic.w	r3, r3, #10
 80052e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80052e6:	697a      	ldr	r2, [r7, #20]
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	693a      	ldr	r2, [r7, #16]
 80052f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	697a      	ldr	r2, [r7, #20]
 80052f8:	621a      	str	r2, [r3, #32]
}
 80052fa:	bf00      	nop
 80052fc:	371c      	adds	r7, #28
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr

08005306 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005306:	b480      	push	{r7}
 8005308:	b087      	sub	sp, #28
 800530a:	af00      	add	r7, sp, #0
 800530c:	60f8      	str	r0, [r7, #12]
 800530e:	60b9      	str	r1, [r7, #8]
 8005310:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	6a1b      	ldr	r3, [r3, #32]
 8005316:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6a1b      	ldr	r3, [r3, #32]
 800531c:	f023 0210 	bic.w	r2, r3, #16
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	699b      	ldr	r3, [r3, #24]
 8005328:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005330:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	031b      	lsls	r3, r3, #12
 8005336:	693a      	ldr	r2, [r7, #16]
 8005338:	4313      	orrs	r3, r2
 800533a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005342:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	011b      	lsls	r3, r3, #4
 8005348:	697a      	ldr	r2, [r7, #20]
 800534a:	4313      	orrs	r3, r2
 800534c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	693a      	ldr	r2, [r7, #16]
 8005352:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	697a      	ldr	r2, [r7, #20]
 8005358:	621a      	str	r2, [r3, #32]
}
 800535a:	bf00      	nop
 800535c:	371c      	adds	r7, #28
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr

08005366 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005366:	b480      	push	{r7}
 8005368:	b085      	sub	sp, #20
 800536a:	af00      	add	r7, sp, #0
 800536c:	6078      	str	r0, [r7, #4]
 800536e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800537c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800537e:	683a      	ldr	r2, [r7, #0]
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	4313      	orrs	r3, r2
 8005384:	f043 0307 	orr.w	r3, r3, #7
 8005388:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	68fa      	ldr	r2, [r7, #12]
 800538e:	609a      	str	r2, [r3, #8]
}
 8005390:	bf00      	nop
 8005392:	3714      	adds	r7, #20
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr

0800539c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800539c:	b480      	push	{r7}
 800539e:	b087      	sub	sp, #28
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	607a      	str	r2, [r7, #4]
 80053a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80053b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	021a      	lsls	r2, r3, #8
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	431a      	orrs	r2, r3
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	4313      	orrs	r3, r2
 80053c4:	697a      	ldr	r2, [r7, #20]
 80053c6:	4313      	orrs	r3, r2
 80053c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	697a      	ldr	r2, [r7, #20]
 80053ce:	609a      	str	r2, [r3, #8]
}
 80053d0:	bf00      	nop
 80053d2:	371c      	adds	r7, #28
 80053d4:	46bd      	mov	sp, r7
 80053d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053da:	4770      	bx	lr

080053dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80053dc:	b480      	push	{r7}
 80053de:	b087      	sub	sp, #28
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	60f8      	str	r0, [r7, #12]
 80053e4:	60b9      	str	r1, [r7, #8]
 80053e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	f003 031f 	and.w	r3, r3, #31
 80053ee:	2201      	movs	r2, #1
 80053f0:	fa02 f303 	lsl.w	r3, r2, r3
 80053f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	6a1a      	ldr	r2, [r3, #32]
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	43db      	mvns	r3, r3
 80053fe:	401a      	ands	r2, r3
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	6a1a      	ldr	r2, [r3, #32]
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	f003 031f 	and.w	r3, r3, #31
 800540e:	6879      	ldr	r1, [r7, #4]
 8005410:	fa01 f303 	lsl.w	r3, r1, r3
 8005414:	431a      	orrs	r2, r3
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	621a      	str	r2, [r3, #32]
}
 800541a:	bf00      	nop
 800541c:	371c      	adds	r7, #28
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr
	...

08005428 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005428:	b480      	push	{r7}
 800542a:	b085      	sub	sp, #20
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
 8005430:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005438:	2b01      	cmp	r3, #1
 800543a:	d101      	bne.n	8005440 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800543c:	2302      	movs	r3, #2
 800543e:	e050      	b.n	80054e2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2201      	movs	r2, #1
 8005444:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2202      	movs	r2, #2
 800544c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005466:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	68fa      	ldr	r2, [r7, #12]
 800546e:	4313      	orrs	r3, r2
 8005470:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	68fa      	ldr	r2, [r7, #12]
 8005478:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a1c      	ldr	r2, [pc, #112]	@ (80054f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d018      	beq.n	80054b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800548c:	d013      	beq.n	80054b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a18      	ldr	r2, [pc, #96]	@ (80054f4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d00e      	beq.n	80054b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a16      	ldr	r2, [pc, #88]	@ (80054f8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d009      	beq.n	80054b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a15      	ldr	r2, [pc, #84]	@ (80054fc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d004      	beq.n	80054b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a13      	ldr	r2, [pc, #76]	@ (8005500 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d10c      	bne.n	80054d0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	68ba      	ldr	r2, [r7, #8]
 80054c4:	4313      	orrs	r3, r2
 80054c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	68ba      	ldr	r2, [r7, #8]
 80054ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80054e0:	2300      	movs	r3, #0
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3714      	adds	r7, #20
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop
 80054f0:	40010000 	.word	0x40010000
 80054f4:	40000400 	.word	0x40000400
 80054f8:	40000800 	.word	0x40000800
 80054fc:	40000c00 	.word	0x40000c00
 8005500:	40014000 	.word	0x40014000

08005504 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005504:	b480      	push	{r7}
 8005506:	b085      	sub	sp, #20
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800550e:	2300      	movs	r3, #0
 8005510:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005518:	2b01      	cmp	r3, #1
 800551a:	d101      	bne.n	8005520 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800551c:	2302      	movs	r3, #2
 800551e:	e03d      	b.n	800559c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2201      	movs	r2, #1
 8005524:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	4313      	orrs	r3, r2
 8005534:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	4313      	orrs	r3, r2
 8005542:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	4313      	orrs	r3, r2
 8005550:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4313      	orrs	r3, r2
 800555e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	691b      	ldr	r3, [r3, #16]
 800556a:	4313      	orrs	r3, r2
 800556c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	695b      	ldr	r3, [r3, #20]
 8005578:	4313      	orrs	r3, r2
 800557a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	69db      	ldr	r3, [r3, #28]
 8005586:	4313      	orrs	r3, r2
 8005588:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	68fa      	ldr	r2, [r7, #12]
 8005590:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2200      	movs	r2, #0
 8005596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800559a:	2300      	movs	r3, #0
}
 800559c:	4618      	mov	r0, r3
 800559e:	3714      	adds	r7, #20
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr

080055a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b083      	sub	sp, #12
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80055b0:	bf00      	nop
 80055b2:	370c      	adds	r7, #12
 80055b4:	46bd      	mov	sp, r7
 80055b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ba:	4770      	bx	lr

080055bc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80055bc:	b480      	push	{r7}
 80055be:	b083      	sub	sp, #12
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80055c4:	bf00      	nop
 80055c6:	370c      	adds	r7, #12
 80055c8:	46bd      	mov	sp, r7
 80055ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ce:	4770      	bx	lr

080055d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b082      	sub	sp, #8
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d101      	bne.n	80055e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e042      	b.n	8005668 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d106      	bne.n	80055fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f7fc fdca 	bl	8002190 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2224      	movs	r2, #36	@ 0x24
 8005600:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	68da      	ldr	r2, [r3, #12]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005612:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f000 f82b 	bl	8005670 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	691a      	ldr	r2, [r3, #16]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005628:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	695a      	ldr	r2, [r3, #20]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005638:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	68da      	ldr	r2, [r3, #12]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005648:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2220      	movs	r2, #32
 8005654:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2220      	movs	r2, #32
 800565c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2200      	movs	r2, #0
 8005664:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005666:	2300      	movs	r3, #0
}
 8005668:	4618      	mov	r0, r3
 800566a:	3708      	adds	r7, #8
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}

08005670 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005670:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005674:	b0c0      	sub	sp, #256	@ 0x100
 8005676:	af00      	add	r7, sp, #0
 8005678:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800567c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	691b      	ldr	r3, [r3, #16]
 8005684:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800568c:	68d9      	ldr	r1, [r3, #12]
 800568e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	ea40 0301 	orr.w	r3, r0, r1
 8005698:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800569a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800569e:	689a      	ldr	r2, [r3, #8]
 80056a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	431a      	orrs	r2, r3
 80056a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056ac:	695b      	ldr	r3, [r3, #20]
 80056ae:	431a      	orrs	r2, r3
 80056b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056b4:	69db      	ldr	r3, [r3, #28]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80056bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80056c8:	f021 010c 	bic.w	r1, r1, #12
 80056cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80056d6:	430b      	orrs	r3, r1
 80056d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80056da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	695b      	ldr	r3, [r3, #20]
 80056e2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80056e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056ea:	6999      	ldr	r1, [r3, #24]
 80056ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	ea40 0301 	orr.w	r3, r0, r1
 80056f6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80056f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	4b8f      	ldr	r3, [pc, #572]	@ (800593c <UART_SetConfig+0x2cc>)
 8005700:	429a      	cmp	r2, r3
 8005702:	d005      	beq.n	8005710 <UART_SetConfig+0xa0>
 8005704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	4b8d      	ldr	r3, [pc, #564]	@ (8005940 <UART_SetConfig+0x2d0>)
 800570c:	429a      	cmp	r2, r3
 800570e:	d104      	bne.n	800571a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005710:	f7fe fd5e 	bl	80041d0 <HAL_RCC_GetPCLK2Freq>
 8005714:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005718:	e003      	b.n	8005722 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800571a:	f7fe fd45 	bl	80041a8 <HAL_RCC_GetPCLK1Freq>
 800571e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005722:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005726:	69db      	ldr	r3, [r3, #28]
 8005728:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800572c:	f040 810c 	bne.w	8005948 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005730:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005734:	2200      	movs	r2, #0
 8005736:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800573a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800573e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005742:	4622      	mov	r2, r4
 8005744:	462b      	mov	r3, r5
 8005746:	1891      	adds	r1, r2, r2
 8005748:	65b9      	str	r1, [r7, #88]	@ 0x58
 800574a:	415b      	adcs	r3, r3
 800574c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800574e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005752:	4621      	mov	r1, r4
 8005754:	eb12 0801 	adds.w	r8, r2, r1
 8005758:	4629      	mov	r1, r5
 800575a:	eb43 0901 	adc.w	r9, r3, r1
 800575e:	f04f 0200 	mov.w	r2, #0
 8005762:	f04f 0300 	mov.w	r3, #0
 8005766:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800576a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800576e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005772:	4690      	mov	r8, r2
 8005774:	4699      	mov	r9, r3
 8005776:	4623      	mov	r3, r4
 8005778:	eb18 0303 	adds.w	r3, r8, r3
 800577c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005780:	462b      	mov	r3, r5
 8005782:	eb49 0303 	adc.w	r3, r9, r3
 8005786:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800578a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	2200      	movs	r2, #0
 8005792:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005796:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800579a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800579e:	460b      	mov	r3, r1
 80057a0:	18db      	adds	r3, r3, r3
 80057a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80057a4:	4613      	mov	r3, r2
 80057a6:	eb42 0303 	adc.w	r3, r2, r3
 80057aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80057ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80057b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80057b4:	f7fb fa70 	bl	8000c98 <__aeabi_uldivmod>
 80057b8:	4602      	mov	r2, r0
 80057ba:	460b      	mov	r3, r1
 80057bc:	4b61      	ldr	r3, [pc, #388]	@ (8005944 <UART_SetConfig+0x2d4>)
 80057be:	fba3 2302 	umull	r2, r3, r3, r2
 80057c2:	095b      	lsrs	r3, r3, #5
 80057c4:	011c      	lsls	r4, r3, #4
 80057c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057ca:	2200      	movs	r2, #0
 80057cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80057d0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80057d4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80057d8:	4642      	mov	r2, r8
 80057da:	464b      	mov	r3, r9
 80057dc:	1891      	adds	r1, r2, r2
 80057de:	64b9      	str	r1, [r7, #72]	@ 0x48
 80057e0:	415b      	adcs	r3, r3
 80057e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80057e8:	4641      	mov	r1, r8
 80057ea:	eb12 0a01 	adds.w	sl, r2, r1
 80057ee:	4649      	mov	r1, r9
 80057f0:	eb43 0b01 	adc.w	fp, r3, r1
 80057f4:	f04f 0200 	mov.w	r2, #0
 80057f8:	f04f 0300 	mov.w	r3, #0
 80057fc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005800:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005804:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005808:	4692      	mov	sl, r2
 800580a:	469b      	mov	fp, r3
 800580c:	4643      	mov	r3, r8
 800580e:	eb1a 0303 	adds.w	r3, sl, r3
 8005812:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005816:	464b      	mov	r3, r9
 8005818:	eb4b 0303 	adc.w	r3, fp, r3
 800581c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	2200      	movs	r2, #0
 8005828:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800582c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005830:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005834:	460b      	mov	r3, r1
 8005836:	18db      	adds	r3, r3, r3
 8005838:	643b      	str	r3, [r7, #64]	@ 0x40
 800583a:	4613      	mov	r3, r2
 800583c:	eb42 0303 	adc.w	r3, r2, r3
 8005840:	647b      	str	r3, [r7, #68]	@ 0x44
 8005842:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005846:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800584a:	f7fb fa25 	bl	8000c98 <__aeabi_uldivmod>
 800584e:	4602      	mov	r2, r0
 8005850:	460b      	mov	r3, r1
 8005852:	4611      	mov	r1, r2
 8005854:	4b3b      	ldr	r3, [pc, #236]	@ (8005944 <UART_SetConfig+0x2d4>)
 8005856:	fba3 2301 	umull	r2, r3, r3, r1
 800585a:	095b      	lsrs	r3, r3, #5
 800585c:	2264      	movs	r2, #100	@ 0x64
 800585e:	fb02 f303 	mul.w	r3, r2, r3
 8005862:	1acb      	subs	r3, r1, r3
 8005864:	00db      	lsls	r3, r3, #3
 8005866:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800586a:	4b36      	ldr	r3, [pc, #216]	@ (8005944 <UART_SetConfig+0x2d4>)
 800586c:	fba3 2302 	umull	r2, r3, r3, r2
 8005870:	095b      	lsrs	r3, r3, #5
 8005872:	005b      	lsls	r3, r3, #1
 8005874:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005878:	441c      	add	r4, r3
 800587a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800587e:	2200      	movs	r2, #0
 8005880:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005884:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005888:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800588c:	4642      	mov	r2, r8
 800588e:	464b      	mov	r3, r9
 8005890:	1891      	adds	r1, r2, r2
 8005892:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005894:	415b      	adcs	r3, r3
 8005896:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005898:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800589c:	4641      	mov	r1, r8
 800589e:	1851      	adds	r1, r2, r1
 80058a0:	6339      	str	r1, [r7, #48]	@ 0x30
 80058a2:	4649      	mov	r1, r9
 80058a4:	414b      	adcs	r3, r1
 80058a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80058a8:	f04f 0200 	mov.w	r2, #0
 80058ac:	f04f 0300 	mov.w	r3, #0
 80058b0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80058b4:	4659      	mov	r1, fp
 80058b6:	00cb      	lsls	r3, r1, #3
 80058b8:	4651      	mov	r1, sl
 80058ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058be:	4651      	mov	r1, sl
 80058c0:	00ca      	lsls	r2, r1, #3
 80058c2:	4610      	mov	r0, r2
 80058c4:	4619      	mov	r1, r3
 80058c6:	4603      	mov	r3, r0
 80058c8:	4642      	mov	r2, r8
 80058ca:	189b      	adds	r3, r3, r2
 80058cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80058d0:	464b      	mov	r3, r9
 80058d2:	460a      	mov	r2, r1
 80058d4:	eb42 0303 	adc.w	r3, r2, r3
 80058d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80058dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	2200      	movs	r2, #0
 80058e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80058e8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80058ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80058f0:	460b      	mov	r3, r1
 80058f2:	18db      	adds	r3, r3, r3
 80058f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80058f6:	4613      	mov	r3, r2
 80058f8:	eb42 0303 	adc.w	r3, r2, r3
 80058fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005902:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005906:	f7fb f9c7 	bl	8000c98 <__aeabi_uldivmod>
 800590a:	4602      	mov	r2, r0
 800590c:	460b      	mov	r3, r1
 800590e:	4b0d      	ldr	r3, [pc, #52]	@ (8005944 <UART_SetConfig+0x2d4>)
 8005910:	fba3 1302 	umull	r1, r3, r3, r2
 8005914:	095b      	lsrs	r3, r3, #5
 8005916:	2164      	movs	r1, #100	@ 0x64
 8005918:	fb01 f303 	mul.w	r3, r1, r3
 800591c:	1ad3      	subs	r3, r2, r3
 800591e:	00db      	lsls	r3, r3, #3
 8005920:	3332      	adds	r3, #50	@ 0x32
 8005922:	4a08      	ldr	r2, [pc, #32]	@ (8005944 <UART_SetConfig+0x2d4>)
 8005924:	fba2 2303 	umull	r2, r3, r2, r3
 8005928:	095b      	lsrs	r3, r3, #5
 800592a:	f003 0207 	and.w	r2, r3, #7
 800592e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4422      	add	r2, r4
 8005936:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005938:	e106      	b.n	8005b48 <UART_SetConfig+0x4d8>
 800593a:	bf00      	nop
 800593c:	40011000 	.word	0x40011000
 8005940:	40011400 	.word	0x40011400
 8005944:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005948:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800594c:	2200      	movs	r2, #0
 800594e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005952:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005956:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800595a:	4642      	mov	r2, r8
 800595c:	464b      	mov	r3, r9
 800595e:	1891      	adds	r1, r2, r2
 8005960:	6239      	str	r1, [r7, #32]
 8005962:	415b      	adcs	r3, r3
 8005964:	627b      	str	r3, [r7, #36]	@ 0x24
 8005966:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800596a:	4641      	mov	r1, r8
 800596c:	1854      	adds	r4, r2, r1
 800596e:	4649      	mov	r1, r9
 8005970:	eb43 0501 	adc.w	r5, r3, r1
 8005974:	f04f 0200 	mov.w	r2, #0
 8005978:	f04f 0300 	mov.w	r3, #0
 800597c:	00eb      	lsls	r3, r5, #3
 800597e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005982:	00e2      	lsls	r2, r4, #3
 8005984:	4614      	mov	r4, r2
 8005986:	461d      	mov	r5, r3
 8005988:	4643      	mov	r3, r8
 800598a:	18e3      	adds	r3, r4, r3
 800598c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005990:	464b      	mov	r3, r9
 8005992:	eb45 0303 	adc.w	r3, r5, r3
 8005996:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800599a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	2200      	movs	r2, #0
 80059a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80059a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80059aa:	f04f 0200 	mov.w	r2, #0
 80059ae:	f04f 0300 	mov.w	r3, #0
 80059b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80059b6:	4629      	mov	r1, r5
 80059b8:	008b      	lsls	r3, r1, #2
 80059ba:	4621      	mov	r1, r4
 80059bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80059c0:	4621      	mov	r1, r4
 80059c2:	008a      	lsls	r2, r1, #2
 80059c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80059c8:	f7fb f966 	bl	8000c98 <__aeabi_uldivmod>
 80059cc:	4602      	mov	r2, r0
 80059ce:	460b      	mov	r3, r1
 80059d0:	4b60      	ldr	r3, [pc, #384]	@ (8005b54 <UART_SetConfig+0x4e4>)
 80059d2:	fba3 2302 	umull	r2, r3, r3, r2
 80059d6:	095b      	lsrs	r3, r3, #5
 80059d8:	011c      	lsls	r4, r3, #4
 80059da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059de:	2200      	movs	r2, #0
 80059e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80059e4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80059e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80059ec:	4642      	mov	r2, r8
 80059ee:	464b      	mov	r3, r9
 80059f0:	1891      	adds	r1, r2, r2
 80059f2:	61b9      	str	r1, [r7, #24]
 80059f4:	415b      	adcs	r3, r3
 80059f6:	61fb      	str	r3, [r7, #28]
 80059f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059fc:	4641      	mov	r1, r8
 80059fe:	1851      	adds	r1, r2, r1
 8005a00:	6139      	str	r1, [r7, #16]
 8005a02:	4649      	mov	r1, r9
 8005a04:	414b      	adcs	r3, r1
 8005a06:	617b      	str	r3, [r7, #20]
 8005a08:	f04f 0200 	mov.w	r2, #0
 8005a0c:	f04f 0300 	mov.w	r3, #0
 8005a10:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005a14:	4659      	mov	r1, fp
 8005a16:	00cb      	lsls	r3, r1, #3
 8005a18:	4651      	mov	r1, sl
 8005a1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a1e:	4651      	mov	r1, sl
 8005a20:	00ca      	lsls	r2, r1, #3
 8005a22:	4610      	mov	r0, r2
 8005a24:	4619      	mov	r1, r3
 8005a26:	4603      	mov	r3, r0
 8005a28:	4642      	mov	r2, r8
 8005a2a:	189b      	adds	r3, r3, r2
 8005a2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005a30:	464b      	mov	r3, r9
 8005a32:	460a      	mov	r2, r1
 8005a34:	eb42 0303 	adc.w	r3, r2, r3
 8005a38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	2200      	movs	r2, #0
 8005a44:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005a46:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005a48:	f04f 0200 	mov.w	r2, #0
 8005a4c:	f04f 0300 	mov.w	r3, #0
 8005a50:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005a54:	4649      	mov	r1, r9
 8005a56:	008b      	lsls	r3, r1, #2
 8005a58:	4641      	mov	r1, r8
 8005a5a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a5e:	4641      	mov	r1, r8
 8005a60:	008a      	lsls	r2, r1, #2
 8005a62:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005a66:	f7fb f917 	bl	8000c98 <__aeabi_uldivmod>
 8005a6a:	4602      	mov	r2, r0
 8005a6c:	460b      	mov	r3, r1
 8005a6e:	4611      	mov	r1, r2
 8005a70:	4b38      	ldr	r3, [pc, #224]	@ (8005b54 <UART_SetConfig+0x4e4>)
 8005a72:	fba3 2301 	umull	r2, r3, r3, r1
 8005a76:	095b      	lsrs	r3, r3, #5
 8005a78:	2264      	movs	r2, #100	@ 0x64
 8005a7a:	fb02 f303 	mul.w	r3, r2, r3
 8005a7e:	1acb      	subs	r3, r1, r3
 8005a80:	011b      	lsls	r3, r3, #4
 8005a82:	3332      	adds	r3, #50	@ 0x32
 8005a84:	4a33      	ldr	r2, [pc, #204]	@ (8005b54 <UART_SetConfig+0x4e4>)
 8005a86:	fba2 2303 	umull	r2, r3, r2, r3
 8005a8a:	095b      	lsrs	r3, r3, #5
 8005a8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a90:	441c      	add	r4, r3
 8005a92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a96:	2200      	movs	r2, #0
 8005a98:	673b      	str	r3, [r7, #112]	@ 0x70
 8005a9a:	677a      	str	r2, [r7, #116]	@ 0x74
 8005a9c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005aa0:	4642      	mov	r2, r8
 8005aa2:	464b      	mov	r3, r9
 8005aa4:	1891      	adds	r1, r2, r2
 8005aa6:	60b9      	str	r1, [r7, #8]
 8005aa8:	415b      	adcs	r3, r3
 8005aaa:	60fb      	str	r3, [r7, #12]
 8005aac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ab0:	4641      	mov	r1, r8
 8005ab2:	1851      	adds	r1, r2, r1
 8005ab4:	6039      	str	r1, [r7, #0]
 8005ab6:	4649      	mov	r1, r9
 8005ab8:	414b      	adcs	r3, r1
 8005aba:	607b      	str	r3, [r7, #4]
 8005abc:	f04f 0200 	mov.w	r2, #0
 8005ac0:	f04f 0300 	mov.w	r3, #0
 8005ac4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005ac8:	4659      	mov	r1, fp
 8005aca:	00cb      	lsls	r3, r1, #3
 8005acc:	4651      	mov	r1, sl
 8005ace:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ad2:	4651      	mov	r1, sl
 8005ad4:	00ca      	lsls	r2, r1, #3
 8005ad6:	4610      	mov	r0, r2
 8005ad8:	4619      	mov	r1, r3
 8005ada:	4603      	mov	r3, r0
 8005adc:	4642      	mov	r2, r8
 8005ade:	189b      	adds	r3, r3, r2
 8005ae0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ae2:	464b      	mov	r3, r9
 8005ae4:	460a      	mov	r2, r1
 8005ae6:	eb42 0303 	adc.w	r3, r2, r3
 8005aea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	663b      	str	r3, [r7, #96]	@ 0x60
 8005af6:	667a      	str	r2, [r7, #100]	@ 0x64
 8005af8:	f04f 0200 	mov.w	r2, #0
 8005afc:	f04f 0300 	mov.w	r3, #0
 8005b00:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005b04:	4649      	mov	r1, r9
 8005b06:	008b      	lsls	r3, r1, #2
 8005b08:	4641      	mov	r1, r8
 8005b0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b0e:	4641      	mov	r1, r8
 8005b10:	008a      	lsls	r2, r1, #2
 8005b12:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005b16:	f7fb f8bf 	bl	8000c98 <__aeabi_uldivmod>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	460b      	mov	r3, r1
 8005b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8005b54 <UART_SetConfig+0x4e4>)
 8005b20:	fba3 1302 	umull	r1, r3, r3, r2
 8005b24:	095b      	lsrs	r3, r3, #5
 8005b26:	2164      	movs	r1, #100	@ 0x64
 8005b28:	fb01 f303 	mul.w	r3, r1, r3
 8005b2c:	1ad3      	subs	r3, r2, r3
 8005b2e:	011b      	lsls	r3, r3, #4
 8005b30:	3332      	adds	r3, #50	@ 0x32
 8005b32:	4a08      	ldr	r2, [pc, #32]	@ (8005b54 <UART_SetConfig+0x4e4>)
 8005b34:	fba2 2303 	umull	r2, r3, r2, r3
 8005b38:	095b      	lsrs	r3, r3, #5
 8005b3a:	f003 020f 	and.w	r2, r3, #15
 8005b3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4422      	add	r2, r4
 8005b46:	609a      	str	r2, [r3, #8]
}
 8005b48:	bf00      	nop
 8005b4a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b54:	51eb851f 	.word	0x51eb851f

08005b58 <__cvt>:
 8005b58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b5c:	ec57 6b10 	vmov	r6, r7, d0
 8005b60:	2f00      	cmp	r7, #0
 8005b62:	460c      	mov	r4, r1
 8005b64:	4619      	mov	r1, r3
 8005b66:	463b      	mov	r3, r7
 8005b68:	bfbb      	ittet	lt
 8005b6a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005b6e:	461f      	movlt	r7, r3
 8005b70:	2300      	movge	r3, #0
 8005b72:	232d      	movlt	r3, #45	@ 0x2d
 8005b74:	700b      	strb	r3, [r1, #0]
 8005b76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b78:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005b7c:	4691      	mov	r9, r2
 8005b7e:	f023 0820 	bic.w	r8, r3, #32
 8005b82:	bfbc      	itt	lt
 8005b84:	4632      	movlt	r2, r6
 8005b86:	4616      	movlt	r6, r2
 8005b88:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005b8c:	d005      	beq.n	8005b9a <__cvt+0x42>
 8005b8e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005b92:	d100      	bne.n	8005b96 <__cvt+0x3e>
 8005b94:	3401      	adds	r4, #1
 8005b96:	2102      	movs	r1, #2
 8005b98:	e000      	b.n	8005b9c <__cvt+0x44>
 8005b9a:	2103      	movs	r1, #3
 8005b9c:	ab03      	add	r3, sp, #12
 8005b9e:	9301      	str	r3, [sp, #4]
 8005ba0:	ab02      	add	r3, sp, #8
 8005ba2:	9300      	str	r3, [sp, #0]
 8005ba4:	ec47 6b10 	vmov	d0, r6, r7
 8005ba8:	4653      	mov	r3, sl
 8005baa:	4622      	mov	r2, r4
 8005bac:	f001 f870 	bl	8006c90 <_dtoa_r>
 8005bb0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005bb4:	4605      	mov	r5, r0
 8005bb6:	d119      	bne.n	8005bec <__cvt+0x94>
 8005bb8:	f019 0f01 	tst.w	r9, #1
 8005bbc:	d00e      	beq.n	8005bdc <__cvt+0x84>
 8005bbe:	eb00 0904 	add.w	r9, r0, r4
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	4630      	mov	r0, r6
 8005bc8:	4639      	mov	r1, r7
 8005bca:	f7fa ff85 	bl	8000ad8 <__aeabi_dcmpeq>
 8005bce:	b108      	cbz	r0, 8005bd4 <__cvt+0x7c>
 8005bd0:	f8cd 900c 	str.w	r9, [sp, #12]
 8005bd4:	2230      	movs	r2, #48	@ 0x30
 8005bd6:	9b03      	ldr	r3, [sp, #12]
 8005bd8:	454b      	cmp	r3, r9
 8005bda:	d31e      	bcc.n	8005c1a <__cvt+0xc2>
 8005bdc:	9b03      	ldr	r3, [sp, #12]
 8005bde:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005be0:	1b5b      	subs	r3, r3, r5
 8005be2:	4628      	mov	r0, r5
 8005be4:	6013      	str	r3, [r2, #0]
 8005be6:	b004      	add	sp, #16
 8005be8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005bf0:	eb00 0904 	add.w	r9, r0, r4
 8005bf4:	d1e5      	bne.n	8005bc2 <__cvt+0x6a>
 8005bf6:	7803      	ldrb	r3, [r0, #0]
 8005bf8:	2b30      	cmp	r3, #48	@ 0x30
 8005bfa:	d10a      	bne.n	8005c12 <__cvt+0xba>
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	2300      	movs	r3, #0
 8005c00:	4630      	mov	r0, r6
 8005c02:	4639      	mov	r1, r7
 8005c04:	f7fa ff68 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c08:	b918      	cbnz	r0, 8005c12 <__cvt+0xba>
 8005c0a:	f1c4 0401 	rsb	r4, r4, #1
 8005c0e:	f8ca 4000 	str.w	r4, [sl]
 8005c12:	f8da 3000 	ldr.w	r3, [sl]
 8005c16:	4499      	add	r9, r3
 8005c18:	e7d3      	b.n	8005bc2 <__cvt+0x6a>
 8005c1a:	1c59      	adds	r1, r3, #1
 8005c1c:	9103      	str	r1, [sp, #12]
 8005c1e:	701a      	strb	r2, [r3, #0]
 8005c20:	e7d9      	b.n	8005bd6 <__cvt+0x7e>

08005c22 <__exponent>:
 8005c22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c24:	2900      	cmp	r1, #0
 8005c26:	bfba      	itte	lt
 8005c28:	4249      	neglt	r1, r1
 8005c2a:	232d      	movlt	r3, #45	@ 0x2d
 8005c2c:	232b      	movge	r3, #43	@ 0x2b
 8005c2e:	2909      	cmp	r1, #9
 8005c30:	7002      	strb	r2, [r0, #0]
 8005c32:	7043      	strb	r3, [r0, #1]
 8005c34:	dd29      	ble.n	8005c8a <__exponent+0x68>
 8005c36:	f10d 0307 	add.w	r3, sp, #7
 8005c3a:	461d      	mov	r5, r3
 8005c3c:	270a      	movs	r7, #10
 8005c3e:	461a      	mov	r2, r3
 8005c40:	fbb1 f6f7 	udiv	r6, r1, r7
 8005c44:	fb07 1416 	mls	r4, r7, r6, r1
 8005c48:	3430      	adds	r4, #48	@ 0x30
 8005c4a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005c4e:	460c      	mov	r4, r1
 8005c50:	2c63      	cmp	r4, #99	@ 0x63
 8005c52:	f103 33ff 	add.w	r3, r3, #4294967295
 8005c56:	4631      	mov	r1, r6
 8005c58:	dcf1      	bgt.n	8005c3e <__exponent+0x1c>
 8005c5a:	3130      	adds	r1, #48	@ 0x30
 8005c5c:	1e94      	subs	r4, r2, #2
 8005c5e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005c62:	1c41      	adds	r1, r0, #1
 8005c64:	4623      	mov	r3, r4
 8005c66:	42ab      	cmp	r3, r5
 8005c68:	d30a      	bcc.n	8005c80 <__exponent+0x5e>
 8005c6a:	f10d 0309 	add.w	r3, sp, #9
 8005c6e:	1a9b      	subs	r3, r3, r2
 8005c70:	42ac      	cmp	r4, r5
 8005c72:	bf88      	it	hi
 8005c74:	2300      	movhi	r3, #0
 8005c76:	3302      	adds	r3, #2
 8005c78:	4403      	add	r3, r0
 8005c7a:	1a18      	subs	r0, r3, r0
 8005c7c:	b003      	add	sp, #12
 8005c7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c80:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005c84:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005c88:	e7ed      	b.n	8005c66 <__exponent+0x44>
 8005c8a:	2330      	movs	r3, #48	@ 0x30
 8005c8c:	3130      	adds	r1, #48	@ 0x30
 8005c8e:	7083      	strb	r3, [r0, #2]
 8005c90:	70c1      	strb	r1, [r0, #3]
 8005c92:	1d03      	adds	r3, r0, #4
 8005c94:	e7f1      	b.n	8005c7a <__exponent+0x58>
	...

08005c98 <_printf_float>:
 8005c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c9c:	b08d      	sub	sp, #52	@ 0x34
 8005c9e:	460c      	mov	r4, r1
 8005ca0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005ca4:	4616      	mov	r6, r2
 8005ca6:	461f      	mov	r7, r3
 8005ca8:	4605      	mov	r5, r0
 8005caa:	f000 fee9 	bl	8006a80 <_localeconv_r>
 8005cae:	6803      	ldr	r3, [r0, #0]
 8005cb0:	9304      	str	r3, [sp, #16]
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f7fa fae4 	bl	8000280 <strlen>
 8005cb8:	2300      	movs	r3, #0
 8005cba:	930a      	str	r3, [sp, #40]	@ 0x28
 8005cbc:	f8d8 3000 	ldr.w	r3, [r8]
 8005cc0:	9005      	str	r0, [sp, #20]
 8005cc2:	3307      	adds	r3, #7
 8005cc4:	f023 0307 	bic.w	r3, r3, #7
 8005cc8:	f103 0208 	add.w	r2, r3, #8
 8005ccc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005cd0:	f8d4 b000 	ldr.w	fp, [r4]
 8005cd4:	f8c8 2000 	str.w	r2, [r8]
 8005cd8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005cdc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005ce0:	9307      	str	r3, [sp, #28]
 8005ce2:	f8cd 8018 	str.w	r8, [sp, #24]
 8005ce6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005cea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cee:	4b9c      	ldr	r3, [pc, #624]	@ (8005f60 <_printf_float+0x2c8>)
 8005cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8005cf4:	f7fa ff22 	bl	8000b3c <__aeabi_dcmpun>
 8005cf8:	bb70      	cbnz	r0, 8005d58 <_printf_float+0xc0>
 8005cfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cfe:	4b98      	ldr	r3, [pc, #608]	@ (8005f60 <_printf_float+0x2c8>)
 8005d00:	f04f 32ff 	mov.w	r2, #4294967295
 8005d04:	f7fa fefc 	bl	8000b00 <__aeabi_dcmple>
 8005d08:	bb30      	cbnz	r0, 8005d58 <_printf_float+0xc0>
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	4640      	mov	r0, r8
 8005d10:	4649      	mov	r1, r9
 8005d12:	f7fa feeb 	bl	8000aec <__aeabi_dcmplt>
 8005d16:	b110      	cbz	r0, 8005d1e <_printf_float+0x86>
 8005d18:	232d      	movs	r3, #45	@ 0x2d
 8005d1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d1e:	4a91      	ldr	r2, [pc, #580]	@ (8005f64 <_printf_float+0x2cc>)
 8005d20:	4b91      	ldr	r3, [pc, #580]	@ (8005f68 <_printf_float+0x2d0>)
 8005d22:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005d26:	bf8c      	ite	hi
 8005d28:	4690      	movhi	r8, r2
 8005d2a:	4698      	movls	r8, r3
 8005d2c:	2303      	movs	r3, #3
 8005d2e:	6123      	str	r3, [r4, #16]
 8005d30:	f02b 0304 	bic.w	r3, fp, #4
 8005d34:	6023      	str	r3, [r4, #0]
 8005d36:	f04f 0900 	mov.w	r9, #0
 8005d3a:	9700      	str	r7, [sp, #0]
 8005d3c:	4633      	mov	r3, r6
 8005d3e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005d40:	4621      	mov	r1, r4
 8005d42:	4628      	mov	r0, r5
 8005d44:	f000 f9d2 	bl	80060ec <_printf_common>
 8005d48:	3001      	adds	r0, #1
 8005d4a:	f040 808d 	bne.w	8005e68 <_printf_float+0x1d0>
 8005d4e:	f04f 30ff 	mov.w	r0, #4294967295
 8005d52:	b00d      	add	sp, #52	@ 0x34
 8005d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d58:	4642      	mov	r2, r8
 8005d5a:	464b      	mov	r3, r9
 8005d5c:	4640      	mov	r0, r8
 8005d5e:	4649      	mov	r1, r9
 8005d60:	f7fa feec 	bl	8000b3c <__aeabi_dcmpun>
 8005d64:	b140      	cbz	r0, 8005d78 <_printf_float+0xe0>
 8005d66:	464b      	mov	r3, r9
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	bfbc      	itt	lt
 8005d6c:	232d      	movlt	r3, #45	@ 0x2d
 8005d6e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005d72:	4a7e      	ldr	r2, [pc, #504]	@ (8005f6c <_printf_float+0x2d4>)
 8005d74:	4b7e      	ldr	r3, [pc, #504]	@ (8005f70 <_printf_float+0x2d8>)
 8005d76:	e7d4      	b.n	8005d22 <_printf_float+0x8a>
 8005d78:	6863      	ldr	r3, [r4, #4]
 8005d7a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005d7e:	9206      	str	r2, [sp, #24]
 8005d80:	1c5a      	adds	r2, r3, #1
 8005d82:	d13b      	bne.n	8005dfc <_printf_float+0x164>
 8005d84:	2306      	movs	r3, #6
 8005d86:	6063      	str	r3, [r4, #4]
 8005d88:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	6022      	str	r2, [r4, #0]
 8005d90:	9303      	str	r3, [sp, #12]
 8005d92:	ab0a      	add	r3, sp, #40	@ 0x28
 8005d94:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005d98:	ab09      	add	r3, sp, #36	@ 0x24
 8005d9a:	9300      	str	r3, [sp, #0]
 8005d9c:	6861      	ldr	r1, [r4, #4]
 8005d9e:	ec49 8b10 	vmov	d0, r8, r9
 8005da2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005da6:	4628      	mov	r0, r5
 8005da8:	f7ff fed6 	bl	8005b58 <__cvt>
 8005dac:	9b06      	ldr	r3, [sp, #24]
 8005dae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005db0:	2b47      	cmp	r3, #71	@ 0x47
 8005db2:	4680      	mov	r8, r0
 8005db4:	d129      	bne.n	8005e0a <_printf_float+0x172>
 8005db6:	1cc8      	adds	r0, r1, #3
 8005db8:	db02      	blt.n	8005dc0 <_printf_float+0x128>
 8005dba:	6863      	ldr	r3, [r4, #4]
 8005dbc:	4299      	cmp	r1, r3
 8005dbe:	dd41      	ble.n	8005e44 <_printf_float+0x1ac>
 8005dc0:	f1aa 0a02 	sub.w	sl, sl, #2
 8005dc4:	fa5f fa8a 	uxtb.w	sl, sl
 8005dc8:	3901      	subs	r1, #1
 8005dca:	4652      	mov	r2, sl
 8005dcc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005dd0:	9109      	str	r1, [sp, #36]	@ 0x24
 8005dd2:	f7ff ff26 	bl	8005c22 <__exponent>
 8005dd6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005dd8:	1813      	adds	r3, r2, r0
 8005dda:	2a01      	cmp	r2, #1
 8005ddc:	4681      	mov	r9, r0
 8005dde:	6123      	str	r3, [r4, #16]
 8005de0:	dc02      	bgt.n	8005de8 <_printf_float+0x150>
 8005de2:	6822      	ldr	r2, [r4, #0]
 8005de4:	07d2      	lsls	r2, r2, #31
 8005de6:	d501      	bpl.n	8005dec <_printf_float+0x154>
 8005de8:	3301      	adds	r3, #1
 8005dea:	6123      	str	r3, [r4, #16]
 8005dec:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d0a2      	beq.n	8005d3a <_printf_float+0xa2>
 8005df4:	232d      	movs	r3, #45	@ 0x2d
 8005df6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005dfa:	e79e      	b.n	8005d3a <_printf_float+0xa2>
 8005dfc:	9a06      	ldr	r2, [sp, #24]
 8005dfe:	2a47      	cmp	r2, #71	@ 0x47
 8005e00:	d1c2      	bne.n	8005d88 <_printf_float+0xf0>
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d1c0      	bne.n	8005d88 <_printf_float+0xf0>
 8005e06:	2301      	movs	r3, #1
 8005e08:	e7bd      	b.n	8005d86 <_printf_float+0xee>
 8005e0a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005e0e:	d9db      	bls.n	8005dc8 <_printf_float+0x130>
 8005e10:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005e14:	d118      	bne.n	8005e48 <_printf_float+0x1b0>
 8005e16:	2900      	cmp	r1, #0
 8005e18:	6863      	ldr	r3, [r4, #4]
 8005e1a:	dd0b      	ble.n	8005e34 <_printf_float+0x19c>
 8005e1c:	6121      	str	r1, [r4, #16]
 8005e1e:	b913      	cbnz	r3, 8005e26 <_printf_float+0x18e>
 8005e20:	6822      	ldr	r2, [r4, #0]
 8005e22:	07d0      	lsls	r0, r2, #31
 8005e24:	d502      	bpl.n	8005e2c <_printf_float+0x194>
 8005e26:	3301      	adds	r3, #1
 8005e28:	440b      	add	r3, r1
 8005e2a:	6123      	str	r3, [r4, #16]
 8005e2c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005e2e:	f04f 0900 	mov.w	r9, #0
 8005e32:	e7db      	b.n	8005dec <_printf_float+0x154>
 8005e34:	b913      	cbnz	r3, 8005e3c <_printf_float+0x1a4>
 8005e36:	6822      	ldr	r2, [r4, #0]
 8005e38:	07d2      	lsls	r2, r2, #31
 8005e3a:	d501      	bpl.n	8005e40 <_printf_float+0x1a8>
 8005e3c:	3302      	adds	r3, #2
 8005e3e:	e7f4      	b.n	8005e2a <_printf_float+0x192>
 8005e40:	2301      	movs	r3, #1
 8005e42:	e7f2      	b.n	8005e2a <_printf_float+0x192>
 8005e44:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005e48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e4a:	4299      	cmp	r1, r3
 8005e4c:	db05      	blt.n	8005e5a <_printf_float+0x1c2>
 8005e4e:	6823      	ldr	r3, [r4, #0]
 8005e50:	6121      	str	r1, [r4, #16]
 8005e52:	07d8      	lsls	r0, r3, #31
 8005e54:	d5ea      	bpl.n	8005e2c <_printf_float+0x194>
 8005e56:	1c4b      	adds	r3, r1, #1
 8005e58:	e7e7      	b.n	8005e2a <_printf_float+0x192>
 8005e5a:	2900      	cmp	r1, #0
 8005e5c:	bfd4      	ite	le
 8005e5e:	f1c1 0202 	rsble	r2, r1, #2
 8005e62:	2201      	movgt	r2, #1
 8005e64:	4413      	add	r3, r2
 8005e66:	e7e0      	b.n	8005e2a <_printf_float+0x192>
 8005e68:	6823      	ldr	r3, [r4, #0]
 8005e6a:	055a      	lsls	r2, r3, #21
 8005e6c:	d407      	bmi.n	8005e7e <_printf_float+0x1e6>
 8005e6e:	6923      	ldr	r3, [r4, #16]
 8005e70:	4642      	mov	r2, r8
 8005e72:	4631      	mov	r1, r6
 8005e74:	4628      	mov	r0, r5
 8005e76:	47b8      	blx	r7
 8005e78:	3001      	adds	r0, #1
 8005e7a:	d12b      	bne.n	8005ed4 <_printf_float+0x23c>
 8005e7c:	e767      	b.n	8005d4e <_printf_float+0xb6>
 8005e7e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005e82:	f240 80dd 	bls.w	8006040 <_printf_float+0x3a8>
 8005e86:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	f7fa fe23 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e92:	2800      	cmp	r0, #0
 8005e94:	d033      	beq.n	8005efe <_printf_float+0x266>
 8005e96:	4a37      	ldr	r2, [pc, #220]	@ (8005f74 <_printf_float+0x2dc>)
 8005e98:	2301      	movs	r3, #1
 8005e9a:	4631      	mov	r1, r6
 8005e9c:	4628      	mov	r0, r5
 8005e9e:	47b8      	blx	r7
 8005ea0:	3001      	adds	r0, #1
 8005ea2:	f43f af54 	beq.w	8005d4e <_printf_float+0xb6>
 8005ea6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005eaa:	4543      	cmp	r3, r8
 8005eac:	db02      	blt.n	8005eb4 <_printf_float+0x21c>
 8005eae:	6823      	ldr	r3, [r4, #0]
 8005eb0:	07d8      	lsls	r0, r3, #31
 8005eb2:	d50f      	bpl.n	8005ed4 <_printf_float+0x23c>
 8005eb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005eb8:	4631      	mov	r1, r6
 8005eba:	4628      	mov	r0, r5
 8005ebc:	47b8      	blx	r7
 8005ebe:	3001      	adds	r0, #1
 8005ec0:	f43f af45 	beq.w	8005d4e <_printf_float+0xb6>
 8005ec4:	f04f 0900 	mov.w	r9, #0
 8005ec8:	f108 38ff 	add.w	r8, r8, #4294967295
 8005ecc:	f104 0a1a 	add.w	sl, r4, #26
 8005ed0:	45c8      	cmp	r8, r9
 8005ed2:	dc09      	bgt.n	8005ee8 <_printf_float+0x250>
 8005ed4:	6823      	ldr	r3, [r4, #0]
 8005ed6:	079b      	lsls	r3, r3, #30
 8005ed8:	f100 8103 	bmi.w	80060e2 <_printf_float+0x44a>
 8005edc:	68e0      	ldr	r0, [r4, #12]
 8005ede:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ee0:	4298      	cmp	r0, r3
 8005ee2:	bfb8      	it	lt
 8005ee4:	4618      	movlt	r0, r3
 8005ee6:	e734      	b.n	8005d52 <_printf_float+0xba>
 8005ee8:	2301      	movs	r3, #1
 8005eea:	4652      	mov	r2, sl
 8005eec:	4631      	mov	r1, r6
 8005eee:	4628      	mov	r0, r5
 8005ef0:	47b8      	blx	r7
 8005ef2:	3001      	adds	r0, #1
 8005ef4:	f43f af2b 	beq.w	8005d4e <_printf_float+0xb6>
 8005ef8:	f109 0901 	add.w	r9, r9, #1
 8005efc:	e7e8      	b.n	8005ed0 <_printf_float+0x238>
 8005efe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	dc39      	bgt.n	8005f78 <_printf_float+0x2e0>
 8005f04:	4a1b      	ldr	r2, [pc, #108]	@ (8005f74 <_printf_float+0x2dc>)
 8005f06:	2301      	movs	r3, #1
 8005f08:	4631      	mov	r1, r6
 8005f0a:	4628      	mov	r0, r5
 8005f0c:	47b8      	blx	r7
 8005f0e:	3001      	adds	r0, #1
 8005f10:	f43f af1d 	beq.w	8005d4e <_printf_float+0xb6>
 8005f14:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005f18:	ea59 0303 	orrs.w	r3, r9, r3
 8005f1c:	d102      	bne.n	8005f24 <_printf_float+0x28c>
 8005f1e:	6823      	ldr	r3, [r4, #0]
 8005f20:	07d9      	lsls	r1, r3, #31
 8005f22:	d5d7      	bpl.n	8005ed4 <_printf_float+0x23c>
 8005f24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f28:	4631      	mov	r1, r6
 8005f2a:	4628      	mov	r0, r5
 8005f2c:	47b8      	blx	r7
 8005f2e:	3001      	adds	r0, #1
 8005f30:	f43f af0d 	beq.w	8005d4e <_printf_float+0xb6>
 8005f34:	f04f 0a00 	mov.w	sl, #0
 8005f38:	f104 0b1a 	add.w	fp, r4, #26
 8005f3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f3e:	425b      	negs	r3, r3
 8005f40:	4553      	cmp	r3, sl
 8005f42:	dc01      	bgt.n	8005f48 <_printf_float+0x2b0>
 8005f44:	464b      	mov	r3, r9
 8005f46:	e793      	b.n	8005e70 <_printf_float+0x1d8>
 8005f48:	2301      	movs	r3, #1
 8005f4a:	465a      	mov	r2, fp
 8005f4c:	4631      	mov	r1, r6
 8005f4e:	4628      	mov	r0, r5
 8005f50:	47b8      	blx	r7
 8005f52:	3001      	adds	r0, #1
 8005f54:	f43f aefb 	beq.w	8005d4e <_printf_float+0xb6>
 8005f58:	f10a 0a01 	add.w	sl, sl, #1
 8005f5c:	e7ee      	b.n	8005f3c <_printf_float+0x2a4>
 8005f5e:	bf00      	nop
 8005f60:	7fefffff 	.word	0x7fefffff
 8005f64:	0800a25c 	.word	0x0800a25c
 8005f68:	0800a258 	.word	0x0800a258
 8005f6c:	0800a264 	.word	0x0800a264
 8005f70:	0800a260 	.word	0x0800a260
 8005f74:	0800a268 	.word	0x0800a268
 8005f78:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f7a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005f7e:	4553      	cmp	r3, sl
 8005f80:	bfa8      	it	ge
 8005f82:	4653      	movge	r3, sl
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	4699      	mov	r9, r3
 8005f88:	dc36      	bgt.n	8005ff8 <_printf_float+0x360>
 8005f8a:	f04f 0b00 	mov.w	fp, #0
 8005f8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f92:	f104 021a 	add.w	r2, r4, #26
 8005f96:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f98:	9306      	str	r3, [sp, #24]
 8005f9a:	eba3 0309 	sub.w	r3, r3, r9
 8005f9e:	455b      	cmp	r3, fp
 8005fa0:	dc31      	bgt.n	8006006 <_printf_float+0x36e>
 8005fa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fa4:	459a      	cmp	sl, r3
 8005fa6:	dc3a      	bgt.n	800601e <_printf_float+0x386>
 8005fa8:	6823      	ldr	r3, [r4, #0]
 8005faa:	07da      	lsls	r2, r3, #31
 8005fac:	d437      	bmi.n	800601e <_printf_float+0x386>
 8005fae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fb0:	ebaa 0903 	sub.w	r9, sl, r3
 8005fb4:	9b06      	ldr	r3, [sp, #24]
 8005fb6:	ebaa 0303 	sub.w	r3, sl, r3
 8005fba:	4599      	cmp	r9, r3
 8005fbc:	bfa8      	it	ge
 8005fbe:	4699      	movge	r9, r3
 8005fc0:	f1b9 0f00 	cmp.w	r9, #0
 8005fc4:	dc33      	bgt.n	800602e <_printf_float+0x396>
 8005fc6:	f04f 0800 	mov.w	r8, #0
 8005fca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005fce:	f104 0b1a 	add.w	fp, r4, #26
 8005fd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fd4:	ebaa 0303 	sub.w	r3, sl, r3
 8005fd8:	eba3 0309 	sub.w	r3, r3, r9
 8005fdc:	4543      	cmp	r3, r8
 8005fde:	f77f af79 	ble.w	8005ed4 <_printf_float+0x23c>
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	465a      	mov	r2, fp
 8005fe6:	4631      	mov	r1, r6
 8005fe8:	4628      	mov	r0, r5
 8005fea:	47b8      	blx	r7
 8005fec:	3001      	adds	r0, #1
 8005fee:	f43f aeae 	beq.w	8005d4e <_printf_float+0xb6>
 8005ff2:	f108 0801 	add.w	r8, r8, #1
 8005ff6:	e7ec      	b.n	8005fd2 <_printf_float+0x33a>
 8005ff8:	4642      	mov	r2, r8
 8005ffa:	4631      	mov	r1, r6
 8005ffc:	4628      	mov	r0, r5
 8005ffe:	47b8      	blx	r7
 8006000:	3001      	adds	r0, #1
 8006002:	d1c2      	bne.n	8005f8a <_printf_float+0x2f2>
 8006004:	e6a3      	b.n	8005d4e <_printf_float+0xb6>
 8006006:	2301      	movs	r3, #1
 8006008:	4631      	mov	r1, r6
 800600a:	4628      	mov	r0, r5
 800600c:	9206      	str	r2, [sp, #24]
 800600e:	47b8      	blx	r7
 8006010:	3001      	adds	r0, #1
 8006012:	f43f ae9c 	beq.w	8005d4e <_printf_float+0xb6>
 8006016:	9a06      	ldr	r2, [sp, #24]
 8006018:	f10b 0b01 	add.w	fp, fp, #1
 800601c:	e7bb      	b.n	8005f96 <_printf_float+0x2fe>
 800601e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006022:	4631      	mov	r1, r6
 8006024:	4628      	mov	r0, r5
 8006026:	47b8      	blx	r7
 8006028:	3001      	adds	r0, #1
 800602a:	d1c0      	bne.n	8005fae <_printf_float+0x316>
 800602c:	e68f      	b.n	8005d4e <_printf_float+0xb6>
 800602e:	9a06      	ldr	r2, [sp, #24]
 8006030:	464b      	mov	r3, r9
 8006032:	4442      	add	r2, r8
 8006034:	4631      	mov	r1, r6
 8006036:	4628      	mov	r0, r5
 8006038:	47b8      	blx	r7
 800603a:	3001      	adds	r0, #1
 800603c:	d1c3      	bne.n	8005fc6 <_printf_float+0x32e>
 800603e:	e686      	b.n	8005d4e <_printf_float+0xb6>
 8006040:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006044:	f1ba 0f01 	cmp.w	sl, #1
 8006048:	dc01      	bgt.n	800604e <_printf_float+0x3b6>
 800604a:	07db      	lsls	r3, r3, #31
 800604c:	d536      	bpl.n	80060bc <_printf_float+0x424>
 800604e:	2301      	movs	r3, #1
 8006050:	4642      	mov	r2, r8
 8006052:	4631      	mov	r1, r6
 8006054:	4628      	mov	r0, r5
 8006056:	47b8      	blx	r7
 8006058:	3001      	adds	r0, #1
 800605a:	f43f ae78 	beq.w	8005d4e <_printf_float+0xb6>
 800605e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006062:	4631      	mov	r1, r6
 8006064:	4628      	mov	r0, r5
 8006066:	47b8      	blx	r7
 8006068:	3001      	adds	r0, #1
 800606a:	f43f ae70 	beq.w	8005d4e <_printf_float+0xb6>
 800606e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006072:	2200      	movs	r2, #0
 8006074:	2300      	movs	r3, #0
 8006076:	f10a 3aff 	add.w	sl, sl, #4294967295
 800607a:	f7fa fd2d 	bl	8000ad8 <__aeabi_dcmpeq>
 800607e:	b9c0      	cbnz	r0, 80060b2 <_printf_float+0x41a>
 8006080:	4653      	mov	r3, sl
 8006082:	f108 0201 	add.w	r2, r8, #1
 8006086:	4631      	mov	r1, r6
 8006088:	4628      	mov	r0, r5
 800608a:	47b8      	blx	r7
 800608c:	3001      	adds	r0, #1
 800608e:	d10c      	bne.n	80060aa <_printf_float+0x412>
 8006090:	e65d      	b.n	8005d4e <_printf_float+0xb6>
 8006092:	2301      	movs	r3, #1
 8006094:	465a      	mov	r2, fp
 8006096:	4631      	mov	r1, r6
 8006098:	4628      	mov	r0, r5
 800609a:	47b8      	blx	r7
 800609c:	3001      	adds	r0, #1
 800609e:	f43f ae56 	beq.w	8005d4e <_printf_float+0xb6>
 80060a2:	f108 0801 	add.w	r8, r8, #1
 80060a6:	45d0      	cmp	r8, sl
 80060a8:	dbf3      	blt.n	8006092 <_printf_float+0x3fa>
 80060aa:	464b      	mov	r3, r9
 80060ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80060b0:	e6df      	b.n	8005e72 <_printf_float+0x1da>
 80060b2:	f04f 0800 	mov.w	r8, #0
 80060b6:	f104 0b1a 	add.w	fp, r4, #26
 80060ba:	e7f4      	b.n	80060a6 <_printf_float+0x40e>
 80060bc:	2301      	movs	r3, #1
 80060be:	4642      	mov	r2, r8
 80060c0:	e7e1      	b.n	8006086 <_printf_float+0x3ee>
 80060c2:	2301      	movs	r3, #1
 80060c4:	464a      	mov	r2, r9
 80060c6:	4631      	mov	r1, r6
 80060c8:	4628      	mov	r0, r5
 80060ca:	47b8      	blx	r7
 80060cc:	3001      	adds	r0, #1
 80060ce:	f43f ae3e 	beq.w	8005d4e <_printf_float+0xb6>
 80060d2:	f108 0801 	add.w	r8, r8, #1
 80060d6:	68e3      	ldr	r3, [r4, #12]
 80060d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80060da:	1a5b      	subs	r3, r3, r1
 80060dc:	4543      	cmp	r3, r8
 80060de:	dcf0      	bgt.n	80060c2 <_printf_float+0x42a>
 80060e0:	e6fc      	b.n	8005edc <_printf_float+0x244>
 80060e2:	f04f 0800 	mov.w	r8, #0
 80060e6:	f104 0919 	add.w	r9, r4, #25
 80060ea:	e7f4      	b.n	80060d6 <_printf_float+0x43e>

080060ec <_printf_common>:
 80060ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060f0:	4616      	mov	r6, r2
 80060f2:	4698      	mov	r8, r3
 80060f4:	688a      	ldr	r2, [r1, #8]
 80060f6:	690b      	ldr	r3, [r1, #16]
 80060f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80060fc:	4293      	cmp	r3, r2
 80060fe:	bfb8      	it	lt
 8006100:	4613      	movlt	r3, r2
 8006102:	6033      	str	r3, [r6, #0]
 8006104:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006108:	4607      	mov	r7, r0
 800610a:	460c      	mov	r4, r1
 800610c:	b10a      	cbz	r2, 8006112 <_printf_common+0x26>
 800610e:	3301      	adds	r3, #1
 8006110:	6033      	str	r3, [r6, #0]
 8006112:	6823      	ldr	r3, [r4, #0]
 8006114:	0699      	lsls	r1, r3, #26
 8006116:	bf42      	ittt	mi
 8006118:	6833      	ldrmi	r3, [r6, #0]
 800611a:	3302      	addmi	r3, #2
 800611c:	6033      	strmi	r3, [r6, #0]
 800611e:	6825      	ldr	r5, [r4, #0]
 8006120:	f015 0506 	ands.w	r5, r5, #6
 8006124:	d106      	bne.n	8006134 <_printf_common+0x48>
 8006126:	f104 0a19 	add.w	sl, r4, #25
 800612a:	68e3      	ldr	r3, [r4, #12]
 800612c:	6832      	ldr	r2, [r6, #0]
 800612e:	1a9b      	subs	r3, r3, r2
 8006130:	42ab      	cmp	r3, r5
 8006132:	dc26      	bgt.n	8006182 <_printf_common+0x96>
 8006134:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006138:	6822      	ldr	r2, [r4, #0]
 800613a:	3b00      	subs	r3, #0
 800613c:	bf18      	it	ne
 800613e:	2301      	movne	r3, #1
 8006140:	0692      	lsls	r2, r2, #26
 8006142:	d42b      	bmi.n	800619c <_printf_common+0xb0>
 8006144:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006148:	4641      	mov	r1, r8
 800614a:	4638      	mov	r0, r7
 800614c:	47c8      	blx	r9
 800614e:	3001      	adds	r0, #1
 8006150:	d01e      	beq.n	8006190 <_printf_common+0xa4>
 8006152:	6823      	ldr	r3, [r4, #0]
 8006154:	6922      	ldr	r2, [r4, #16]
 8006156:	f003 0306 	and.w	r3, r3, #6
 800615a:	2b04      	cmp	r3, #4
 800615c:	bf02      	ittt	eq
 800615e:	68e5      	ldreq	r5, [r4, #12]
 8006160:	6833      	ldreq	r3, [r6, #0]
 8006162:	1aed      	subeq	r5, r5, r3
 8006164:	68a3      	ldr	r3, [r4, #8]
 8006166:	bf0c      	ite	eq
 8006168:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800616c:	2500      	movne	r5, #0
 800616e:	4293      	cmp	r3, r2
 8006170:	bfc4      	itt	gt
 8006172:	1a9b      	subgt	r3, r3, r2
 8006174:	18ed      	addgt	r5, r5, r3
 8006176:	2600      	movs	r6, #0
 8006178:	341a      	adds	r4, #26
 800617a:	42b5      	cmp	r5, r6
 800617c:	d11a      	bne.n	80061b4 <_printf_common+0xc8>
 800617e:	2000      	movs	r0, #0
 8006180:	e008      	b.n	8006194 <_printf_common+0xa8>
 8006182:	2301      	movs	r3, #1
 8006184:	4652      	mov	r2, sl
 8006186:	4641      	mov	r1, r8
 8006188:	4638      	mov	r0, r7
 800618a:	47c8      	blx	r9
 800618c:	3001      	adds	r0, #1
 800618e:	d103      	bne.n	8006198 <_printf_common+0xac>
 8006190:	f04f 30ff 	mov.w	r0, #4294967295
 8006194:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006198:	3501      	adds	r5, #1
 800619a:	e7c6      	b.n	800612a <_printf_common+0x3e>
 800619c:	18e1      	adds	r1, r4, r3
 800619e:	1c5a      	adds	r2, r3, #1
 80061a0:	2030      	movs	r0, #48	@ 0x30
 80061a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80061a6:	4422      	add	r2, r4
 80061a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80061ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80061b0:	3302      	adds	r3, #2
 80061b2:	e7c7      	b.n	8006144 <_printf_common+0x58>
 80061b4:	2301      	movs	r3, #1
 80061b6:	4622      	mov	r2, r4
 80061b8:	4641      	mov	r1, r8
 80061ba:	4638      	mov	r0, r7
 80061bc:	47c8      	blx	r9
 80061be:	3001      	adds	r0, #1
 80061c0:	d0e6      	beq.n	8006190 <_printf_common+0xa4>
 80061c2:	3601      	adds	r6, #1
 80061c4:	e7d9      	b.n	800617a <_printf_common+0x8e>
	...

080061c8 <_printf_i>:
 80061c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061cc:	7e0f      	ldrb	r7, [r1, #24]
 80061ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80061d0:	2f78      	cmp	r7, #120	@ 0x78
 80061d2:	4691      	mov	r9, r2
 80061d4:	4680      	mov	r8, r0
 80061d6:	460c      	mov	r4, r1
 80061d8:	469a      	mov	sl, r3
 80061da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80061de:	d807      	bhi.n	80061f0 <_printf_i+0x28>
 80061e0:	2f62      	cmp	r7, #98	@ 0x62
 80061e2:	d80a      	bhi.n	80061fa <_printf_i+0x32>
 80061e4:	2f00      	cmp	r7, #0
 80061e6:	f000 80d1 	beq.w	800638c <_printf_i+0x1c4>
 80061ea:	2f58      	cmp	r7, #88	@ 0x58
 80061ec:	f000 80b8 	beq.w	8006360 <_printf_i+0x198>
 80061f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80061f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80061f8:	e03a      	b.n	8006270 <_printf_i+0xa8>
 80061fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80061fe:	2b15      	cmp	r3, #21
 8006200:	d8f6      	bhi.n	80061f0 <_printf_i+0x28>
 8006202:	a101      	add	r1, pc, #4	@ (adr r1, 8006208 <_printf_i+0x40>)
 8006204:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006208:	08006261 	.word	0x08006261
 800620c:	08006275 	.word	0x08006275
 8006210:	080061f1 	.word	0x080061f1
 8006214:	080061f1 	.word	0x080061f1
 8006218:	080061f1 	.word	0x080061f1
 800621c:	080061f1 	.word	0x080061f1
 8006220:	08006275 	.word	0x08006275
 8006224:	080061f1 	.word	0x080061f1
 8006228:	080061f1 	.word	0x080061f1
 800622c:	080061f1 	.word	0x080061f1
 8006230:	080061f1 	.word	0x080061f1
 8006234:	08006373 	.word	0x08006373
 8006238:	0800629f 	.word	0x0800629f
 800623c:	0800632d 	.word	0x0800632d
 8006240:	080061f1 	.word	0x080061f1
 8006244:	080061f1 	.word	0x080061f1
 8006248:	08006395 	.word	0x08006395
 800624c:	080061f1 	.word	0x080061f1
 8006250:	0800629f 	.word	0x0800629f
 8006254:	080061f1 	.word	0x080061f1
 8006258:	080061f1 	.word	0x080061f1
 800625c:	08006335 	.word	0x08006335
 8006260:	6833      	ldr	r3, [r6, #0]
 8006262:	1d1a      	adds	r2, r3, #4
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	6032      	str	r2, [r6, #0]
 8006268:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800626c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006270:	2301      	movs	r3, #1
 8006272:	e09c      	b.n	80063ae <_printf_i+0x1e6>
 8006274:	6833      	ldr	r3, [r6, #0]
 8006276:	6820      	ldr	r0, [r4, #0]
 8006278:	1d19      	adds	r1, r3, #4
 800627a:	6031      	str	r1, [r6, #0]
 800627c:	0606      	lsls	r6, r0, #24
 800627e:	d501      	bpl.n	8006284 <_printf_i+0xbc>
 8006280:	681d      	ldr	r5, [r3, #0]
 8006282:	e003      	b.n	800628c <_printf_i+0xc4>
 8006284:	0645      	lsls	r5, r0, #25
 8006286:	d5fb      	bpl.n	8006280 <_printf_i+0xb8>
 8006288:	f9b3 5000 	ldrsh.w	r5, [r3]
 800628c:	2d00      	cmp	r5, #0
 800628e:	da03      	bge.n	8006298 <_printf_i+0xd0>
 8006290:	232d      	movs	r3, #45	@ 0x2d
 8006292:	426d      	negs	r5, r5
 8006294:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006298:	4858      	ldr	r0, [pc, #352]	@ (80063fc <_printf_i+0x234>)
 800629a:	230a      	movs	r3, #10
 800629c:	e011      	b.n	80062c2 <_printf_i+0xfa>
 800629e:	6821      	ldr	r1, [r4, #0]
 80062a0:	6833      	ldr	r3, [r6, #0]
 80062a2:	0608      	lsls	r0, r1, #24
 80062a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80062a8:	d402      	bmi.n	80062b0 <_printf_i+0xe8>
 80062aa:	0649      	lsls	r1, r1, #25
 80062ac:	bf48      	it	mi
 80062ae:	b2ad      	uxthmi	r5, r5
 80062b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80062b2:	4852      	ldr	r0, [pc, #328]	@ (80063fc <_printf_i+0x234>)
 80062b4:	6033      	str	r3, [r6, #0]
 80062b6:	bf14      	ite	ne
 80062b8:	230a      	movne	r3, #10
 80062ba:	2308      	moveq	r3, #8
 80062bc:	2100      	movs	r1, #0
 80062be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80062c2:	6866      	ldr	r6, [r4, #4]
 80062c4:	60a6      	str	r6, [r4, #8]
 80062c6:	2e00      	cmp	r6, #0
 80062c8:	db05      	blt.n	80062d6 <_printf_i+0x10e>
 80062ca:	6821      	ldr	r1, [r4, #0]
 80062cc:	432e      	orrs	r6, r5
 80062ce:	f021 0104 	bic.w	r1, r1, #4
 80062d2:	6021      	str	r1, [r4, #0]
 80062d4:	d04b      	beq.n	800636e <_printf_i+0x1a6>
 80062d6:	4616      	mov	r6, r2
 80062d8:	fbb5 f1f3 	udiv	r1, r5, r3
 80062dc:	fb03 5711 	mls	r7, r3, r1, r5
 80062e0:	5dc7      	ldrb	r7, [r0, r7]
 80062e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80062e6:	462f      	mov	r7, r5
 80062e8:	42bb      	cmp	r3, r7
 80062ea:	460d      	mov	r5, r1
 80062ec:	d9f4      	bls.n	80062d8 <_printf_i+0x110>
 80062ee:	2b08      	cmp	r3, #8
 80062f0:	d10b      	bne.n	800630a <_printf_i+0x142>
 80062f2:	6823      	ldr	r3, [r4, #0]
 80062f4:	07df      	lsls	r7, r3, #31
 80062f6:	d508      	bpl.n	800630a <_printf_i+0x142>
 80062f8:	6923      	ldr	r3, [r4, #16]
 80062fa:	6861      	ldr	r1, [r4, #4]
 80062fc:	4299      	cmp	r1, r3
 80062fe:	bfde      	ittt	le
 8006300:	2330      	movle	r3, #48	@ 0x30
 8006302:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006306:	f106 36ff 	addle.w	r6, r6, #4294967295
 800630a:	1b92      	subs	r2, r2, r6
 800630c:	6122      	str	r2, [r4, #16]
 800630e:	f8cd a000 	str.w	sl, [sp]
 8006312:	464b      	mov	r3, r9
 8006314:	aa03      	add	r2, sp, #12
 8006316:	4621      	mov	r1, r4
 8006318:	4640      	mov	r0, r8
 800631a:	f7ff fee7 	bl	80060ec <_printf_common>
 800631e:	3001      	adds	r0, #1
 8006320:	d14a      	bne.n	80063b8 <_printf_i+0x1f0>
 8006322:	f04f 30ff 	mov.w	r0, #4294967295
 8006326:	b004      	add	sp, #16
 8006328:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800632c:	6823      	ldr	r3, [r4, #0]
 800632e:	f043 0320 	orr.w	r3, r3, #32
 8006332:	6023      	str	r3, [r4, #0]
 8006334:	4832      	ldr	r0, [pc, #200]	@ (8006400 <_printf_i+0x238>)
 8006336:	2778      	movs	r7, #120	@ 0x78
 8006338:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800633c:	6823      	ldr	r3, [r4, #0]
 800633e:	6831      	ldr	r1, [r6, #0]
 8006340:	061f      	lsls	r7, r3, #24
 8006342:	f851 5b04 	ldr.w	r5, [r1], #4
 8006346:	d402      	bmi.n	800634e <_printf_i+0x186>
 8006348:	065f      	lsls	r7, r3, #25
 800634a:	bf48      	it	mi
 800634c:	b2ad      	uxthmi	r5, r5
 800634e:	6031      	str	r1, [r6, #0]
 8006350:	07d9      	lsls	r1, r3, #31
 8006352:	bf44      	itt	mi
 8006354:	f043 0320 	orrmi.w	r3, r3, #32
 8006358:	6023      	strmi	r3, [r4, #0]
 800635a:	b11d      	cbz	r5, 8006364 <_printf_i+0x19c>
 800635c:	2310      	movs	r3, #16
 800635e:	e7ad      	b.n	80062bc <_printf_i+0xf4>
 8006360:	4826      	ldr	r0, [pc, #152]	@ (80063fc <_printf_i+0x234>)
 8006362:	e7e9      	b.n	8006338 <_printf_i+0x170>
 8006364:	6823      	ldr	r3, [r4, #0]
 8006366:	f023 0320 	bic.w	r3, r3, #32
 800636a:	6023      	str	r3, [r4, #0]
 800636c:	e7f6      	b.n	800635c <_printf_i+0x194>
 800636e:	4616      	mov	r6, r2
 8006370:	e7bd      	b.n	80062ee <_printf_i+0x126>
 8006372:	6833      	ldr	r3, [r6, #0]
 8006374:	6825      	ldr	r5, [r4, #0]
 8006376:	6961      	ldr	r1, [r4, #20]
 8006378:	1d18      	adds	r0, r3, #4
 800637a:	6030      	str	r0, [r6, #0]
 800637c:	062e      	lsls	r6, r5, #24
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	d501      	bpl.n	8006386 <_printf_i+0x1be>
 8006382:	6019      	str	r1, [r3, #0]
 8006384:	e002      	b.n	800638c <_printf_i+0x1c4>
 8006386:	0668      	lsls	r0, r5, #25
 8006388:	d5fb      	bpl.n	8006382 <_printf_i+0x1ba>
 800638a:	8019      	strh	r1, [r3, #0]
 800638c:	2300      	movs	r3, #0
 800638e:	6123      	str	r3, [r4, #16]
 8006390:	4616      	mov	r6, r2
 8006392:	e7bc      	b.n	800630e <_printf_i+0x146>
 8006394:	6833      	ldr	r3, [r6, #0]
 8006396:	1d1a      	adds	r2, r3, #4
 8006398:	6032      	str	r2, [r6, #0]
 800639a:	681e      	ldr	r6, [r3, #0]
 800639c:	6862      	ldr	r2, [r4, #4]
 800639e:	2100      	movs	r1, #0
 80063a0:	4630      	mov	r0, r6
 80063a2:	f7f9 ff1d 	bl	80001e0 <memchr>
 80063a6:	b108      	cbz	r0, 80063ac <_printf_i+0x1e4>
 80063a8:	1b80      	subs	r0, r0, r6
 80063aa:	6060      	str	r0, [r4, #4]
 80063ac:	6863      	ldr	r3, [r4, #4]
 80063ae:	6123      	str	r3, [r4, #16]
 80063b0:	2300      	movs	r3, #0
 80063b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063b6:	e7aa      	b.n	800630e <_printf_i+0x146>
 80063b8:	6923      	ldr	r3, [r4, #16]
 80063ba:	4632      	mov	r2, r6
 80063bc:	4649      	mov	r1, r9
 80063be:	4640      	mov	r0, r8
 80063c0:	47d0      	blx	sl
 80063c2:	3001      	adds	r0, #1
 80063c4:	d0ad      	beq.n	8006322 <_printf_i+0x15a>
 80063c6:	6823      	ldr	r3, [r4, #0]
 80063c8:	079b      	lsls	r3, r3, #30
 80063ca:	d413      	bmi.n	80063f4 <_printf_i+0x22c>
 80063cc:	68e0      	ldr	r0, [r4, #12]
 80063ce:	9b03      	ldr	r3, [sp, #12]
 80063d0:	4298      	cmp	r0, r3
 80063d2:	bfb8      	it	lt
 80063d4:	4618      	movlt	r0, r3
 80063d6:	e7a6      	b.n	8006326 <_printf_i+0x15e>
 80063d8:	2301      	movs	r3, #1
 80063da:	4632      	mov	r2, r6
 80063dc:	4649      	mov	r1, r9
 80063de:	4640      	mov	r0, r8
 80063e0:	47d0      	blx	sl
 80063e2:	3001      	adds	r0, #1
 80063e4:	d09d      	beq.n	8006322 <_printf_i+0x15a>
 80063e6:	3501      	adds	r5, #1
 80063e8:	68e3      	ldr	r3, [r4, #12]
 80063ea:	9903      	ldr	r1, [sp, #12]
 80063ec:	1a5b      	subs	r3, r3, r1
 80063ee:	42ab      	cmp	r3, r5
 80063f0:	dcf2      	bgt.n	80063d8 <_printf_i+0x210>
 80063f2:	e7eb      	b.n	80063cc <_printf_i+0x204>
 80063f4:	2500      	movs	r5, #0
 80063f6:	f104 0619 	add.w	r6, r4, #25
 80063fa:	e7f5      	b.n	80063e8 <_printf_i+0x220>
 80063fc:	0800a26a 	.word	0x0800a26a
 8006400:	0800a27b 	.word	0x0800a27b

08006404 <_scanf_float>:
 8006404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006408:	b087      	sub	sp, #28
 800640a:	4691      	mov	r9, r2
 800640c:	9303      	str	r3, [sp, #12]
 800640e:	688b      	ldr	r3, [r1, #8]
 8006410:	1e5a      	subs	r2, r3, #1
 8006412:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006416:	bf81      	itttt	hi
 8006418:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800641c:	eb03 0b05 	addhi.w	fp, r3, r5
 8006420:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006424:	608b      	strhi	r3, [r1, #8]
 8006426:	680b      	ldr	r3, [r1, #0]
 8006428:	460a      	mov	r2, r1
 800642a:	f04f 0500 	mov.w	r5, #0
 800642e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006432:	f842 3b1c 	str.w	r3, [r2], #28
 8006436:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800643a:	4680      	mov	r8, r0
 800643c:	460c      	mov	r4, r1
 800643e:	bf98      	it	ls
 8006440:	f04f 0b00 	movls.w	fp, #0
 8006444:	9201      	str	r2, [sp, #4]
 8006446:	4616      	mov	r6, r2
 8006448:	46aa      	mov	sl, r5
 800644a:	462f      	mov	r7, r5
 800644c:	9502      	str	r5, [sp, #8]
 800644e:	68a2      	ldr	r2, [r4, #8]
 8006450:	b15a      	cbz	r2, 800646a <_scanf_float+0x66>
 8006452:	f8d9 3000 	ldr.w	r3, [r9]
 8006456:	781b      	ldrb	r3, [r3, #0]
 8006458:	2b4e      	cmp	r3, #78	@ 0x4e
 800645a:	d863      	bhi.n	8006524 <_scanf_float+0x120>
 800645c:	2b40      	cmp	r3, #64	@ 0x40
 800645e:	d83b      	bhi.n	80064d8 <_scanf_float+0xd4>
 8006460:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006464:	b2c8      	uxtb	r0, r1
 8006466:	280e      	cmp	r0, #14
 8006468:	d939      	bls.n	80064de <_scanf_float+0xda>
 800646a:	b11f      	cbz	r7, 8006474 <_scanf_float+0x70>
 800646c:	6823      	ldr	r3, [r4, #0]
 800646e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006472:	6023      	str	r3, [r4, #0]
 8006474:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006478:	f1ba 0f01 	cmp.w	sl, #1
 800647c:	f200 8114 	bhi.w	80066a8 <_scanf_float+0x2a4>
 8006480:	9b01      	ldr	r3, [sp, #4]
 8006482:	429e      	cmp	r6, r3
 8006484:	f200 8105 	bhi.w	8006692 <_scanf_float+0x28e>
 8006488:	2001      	movs	r0, #1
 800648a:	b007      	add	sp, #28
 800648c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006490:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006494:	2a0d      	cmp	r2, #13
 8006496:	d8e8      	bhi.n	800646a <_scanf_float+0x66>
 8006498:	a101      	add	r1, pc, #4	@ (adr r1, 80064a0 <_scanf_float+0x9c>)
 800649a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800649e:	bf00      	nop
 80064a0:	080065e9 	.word	0x080065e9
 80064a4:	0800646b 	.word	0x0800646b
 80064a8:	0800646b 	.word	0x0800646b
 80064ac:	0800646b 	.word	0x0800646b
 80064b0:	08006645 	.word	0x08006645
 80064b4:	0800661f 	.word	0x0800661f
 80064b8:	0800646b 	.word	0x0800646b
 80064bc:	0800646b 	.word	0x0800646b
 80064c0:	080065f7 	.word	0x080065f7
 80064c4:	0800646b 	.word	0x0800646b
 80064c8:	0800646b 	.word	0x0800646b
 80064cc:	0800646b 	.word	0x0800646b
 80064d0:	0800646b 	.word	0x0800646b
 80064d4:	080065b3 	.word	0x080065b3
 80064d8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80064dc:	e7da      	b.n	8006494 <_scanf_float+0x90>
 80064de:	290e      	cmp	r1, #14
 80064e0:	d8c3      	bhi.n	800646a <_scanf_float+0x66>
 80064e2:	a001      	add	r0, pc, #4	@ (adr r0, 80064e8 <_scanf_float+0xe4>)
 80064e4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80064e8:	080065a3 	.word	0x080065a3
 80064ec:	0800646b 	.word	0x0800646b
 80064f0:	080065a3 	.word	0x080065a3
 80064f4:	08006633 	.word	0x08006633
 80064f8:	0800646b 	.word	0x0800646b
 80064fc:	08006545 	.word	0x08006545
 8006500:	08006589 	.word	0x08006589
 8006504:	08006589 	.word	0x08006589
 8006508:	08006589 	.word	0x08006589
 800650c:	08006589 	.word	0x08006589
 8006510:	08006589 	.word	0x08006589
 8006514:	08006589 	.word	0x08006589
 8006518:	08006589 	.word	0x08006589
 800651c:	08006589 	.word	0x08006589
 8006520:	08006589 	.word	0x08006589
 8006524:	2b6e      	cmp	r3, #110	@ 0x6e
 8006526:	d809      	bhi.n	800653c <_scanf_float+0x138>
 8006528:	2b60      	cmp	r3, #96	@ 0x60
 800652a:	d8b1      	bhi.n	8006490 <_scanf_float+0x8c>
 800652c:	2b54      	cmp	r3, #84	@ 0x54
 800652e:	d07b      	beq.n	8006628 <_scanf_float+0x224>
 8006530:	2b59      	cmp	r3, #89	@ 0x59
 8006532:	d19a      	bne.n	800646a <_scanf_float+0x66>
 8006534:	2d07      	cmp	r5, #7
 8006536:	d198      	bne.n	800646a <_scanf_float+0x66>
 8006538:	2508      	movs	r5, #8
 800653a:	e02f      	b.n	800659c <_scanf_float+0x198>
 800653c:	2b74      	cmp	r3, #116	@ 0x74
 800653e:	d073      	beq.n	8006628 <_scanf_float+0x224>
 8006540:	2b79      	cmp	r3, #121	@ 0x79
 8006542:	e7f6      	b.n	8006532 <_scanf_float+0x12e>
 8006544:	6821      	ldr	r1, [r4, #0]
 8006546:	05c8      	lsls	r0, r1, #23
 8006548:	d51e      	bpl.n	8006588 <_scanf_float+0x184>
 800654a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800654e:	6021      	str	r1, [r4, #0]
 8006550:	3701      	adds	r7, #1
 8006552:	f1bb 0f00 	cmp.w	fp, #0
 8006556:	d003      	beq.n	8006560 <_scanf_float+0x15c>
 8006558:	3201      	adds	r2, #1
 800655a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800655e:	60a2      	str	r2, [r4, #8]
 8006560:	68a3      	ldr	r3, [r4, #8]
 8006562:	3b01      	subs	r3, #1
 8006564:	60a3      	str	r3, [r4, #8]
 8006566:	6923      	ldr	r3, [r4, #16]
 8006568:	3301      	adds	r3, #1
 800656a:	6123      	str	r3, [r4, #16]
 800656c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006570:	3b01      	subs	r3, #1
 8006572:	2b00      	cmp	r3, #0
 8006574:	f8c9 3004 	str.w	r3, [r9, #4]
 8006578:	f340 8082 	ble.w	8006680 <_scanf_float+0x27c>
 800657c:	f8d9 3000 	ldr.w	r3, [r9]
 8006580:	3301      	adds	r3, #1
 8006582:	f8c9 3000 	str.w	r3, [r9]
 8006586:	e762      	b.n	800644e <_scanf_float+0x4a>
 8006588:	eb1a 0105 	adds.w	r1, sl, r5
 800658c:	f47f af6d 	bne.w	800646a <_scanf_float+0x66>
 8006590:	6822      	ldr	r2, [r4, #0]
 8006592:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006596:	6022      	str	r2, [r4, #0]
 8006598:	460d      	mov	r5, r1
 800659a:	468a      	mov	sl, r1
 800659c:	f806 3b01 	strb.w	r3, [r6], #1
 80065a0:	e7de      	b.n	8006560 <_scanf_float+0x15c>
 80065a2:	6822      	ldr	r2, [r4, #0]
 80065a4:	0610      	lsls	r0, r2, #24
 80065a6:	f57f af60 	bpl.w	800646a <_scanf_float+0x66>
 80065aa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80065ae:	6022      	str	r2, [r4, #0]
 80065b0:	e7f4      	b.n	800659c <_scanf_float+0x198>
 80065b2:	f1ba 0f00 	cmp.w	sl, #0
 80065b6:	d10c      	bne.n	80065d2 <_scanf_float+0x1ce>
 80065b8:	b977      	cbnz	r7, 80065d8 <_scanf_float+0x1d4>
 80065ba:	6822      	ldr	r2, [r4, #0]
 80065bc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80065c0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80065c4:	d108      	bne.n	80065d8 <_scanf_float+0x1d4>
 80065c6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80065ca:	6022      	str	r2, [r4, #0]
 80065cc:	f04f 0a01 	mov.w	sl, #1
 80065d0:	e7e4      	b.n	800659c <_scanf_float+0x198>
 80065d2:	f1ba 0f02 	cmp.w	sl, #2
 80065d6:	d050      	beq.n	800667a <_scanf_float+0x276>
 80065d8:	2d01      	cmp	r5, #1
 80065da:	d002      	beq.n	80065e2 <_scanf_float+0x1de>
 80065dc:	2d04      	cmp	r5, #4
 80065de:	f47f af44 	bne.w	800646a <_scanf_float+0x66>
 80065e2:	3501      	adds	r5, #1
 80065e4:	b2ed      	uxtb	r5, r5
 80065e6:	e7d9      	b.n	800659c <_scanf_float+0x198>
 80065e8:	f1ba 0f01 	cmp.w	sl, #1
 80065ec:	f47f af3d 	bne.w	800646a <_scanf_float+0x66>
 80065f0:	f04f 0a02 	mov.w	sl, #2
 80065f4:	e7d2      	b.n	800659c <_scanf_float+0x198>
 80065f6:	b975      	cbnz	r5, 8006616 <_scanf_float+0x212>
 80065f8:	2f00      	cmp	r7, #0
 80065fa:	f47f af37 	bne.w	800646c <_scanf_float+0x68>
 80065fe:	6822      	ldr	r2, [r4, #0]
 8006600:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006604:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006608:	f040 8103 	bne.w	8006812 <_scanf_float+0x40e>
 800660c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006610:	6022      	str	r2, [r4, #0]
 8006612:	2501      	movs	r5, #1
 8006614:	e7c2      	b.n	800659c <_scanf_float+0x198>
 8006616:	2d03      	cmp	r5, #3
 8006618:	d0e3      	beq.n	80065e2 <_scanf_float+0x1de>
 800661a:	2d05      	cmp	r5, #5
 800661c:	e7df      	b.n	80065de <_scanf_float+0x1da>
 800661e:	2d02      	cmp	r5, #2
 8006620:	f47f af23 	bne.w	800646a <_scanf_float+0x66>
 8006624:	2503      	movs	r5, #3
 8006626:	e7b9      	b.n	800659c <_scanf_float+0x198>
 8006628:	2d06      	cmp	r5, #6
 800662a:	f47f af1e 	bne.w	800646a <_scanf_float+0x66>
 800662e:	2507      	movs	r5, #7
 8006630:	e7b4      	b.n	800659c <_scanf_float+0x198>
 8006632:	6822      	ldr	r2, [r4, #0]
 8006634:	0591      	lsls	r1, r2, #22
 8006636:	f57f af18 	bpl.w	800646a <_scanf_float+0x66>
 800663a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800663e:	6022      	str	r2, [r4, #0]
 8006640:	9702      	str	r7, [sp, #8]
 8006642:	e7ab      	b.n	800659c <_scanf_float+0x198>
 8006644:	6822      	ldr	r2, [r4, #0]
 8006646:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800664a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800664e:	d005      	beq.n	800665c <_scanf_float+0x258>
 8006650:	0550      	lsls	r0, r2, #21
 8006652:	f57f af0a 	bpl.w	800646a <_scanf_float+0x66>
 8006656:	2f00      	cmp	r7, #0
 8006658:	f000 80db 	beq.w	8006812 <_scanf_float+0x40e>
 800665c:	0591      	lsls	r1, r2, #22
 800665e:	bf58      	it	pl
 8006660:	9902      	ldrpl	r1, [sp, #8]
 8006662:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006666:	bf58      	it	pl
 8006668:	1a79      	subpl	r1, r7, r1
 800666a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800666e:	bf58      	it	pl
 8006670:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006674:	6022      	str	r2, [r4, #0]
 8006676:	2700      	movs	r7, #0
 8006678:	e790      	b.n	800659c <_scanf_float+0x198>
 800667a:	f04f 0a03 	mov.w	sl, #3
 800667e:	e78d      	b.n	800659c <_scanf_float+0x198>
 8006680:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006684:	4649      	mov	r1, r9
 8006686:	4640      	mov	r0, r8
 8006688:	4798      	blx	r3
 800668a:	2800      	cmp	r0, #0
 800668c:	f43f aedf 	beq.w	800644e <_scanf_float+0x4a>
 8006690:	e6eb      	b.n	800646a <_scanf_float+0x66>
 8006692:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006696:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800669a:	464a      	mov	r2, r9
 800669c:	4640      	mov	r0, r8
 800669e:	4798      	blx	r3
 80066a0:	6923      	ldr	r3, [r4, #16]
 80066a2:	3b01      	subs	r3, #1
 80066a4:	6123      	str	r3, [r4, #16]
 80066a6:	e6eb      	b.n	8006480 <_scanf_float+0x7c>
 80066a8:	1e6b      	subs	r3, r5, #1
 80066aa:	2b06      	cmp	r3, #6
 80066ac:	d824      	bhi.n	80066f8 <_scanf_float+0x2f4>
 80066ae:	2d02      	cmp	r5, #2
 80066b0:	d836      	bhi.n	8006720 <_scanf_float+0x31c>
 80066b2:	9b01      	ldr	r3, [sp, #4]
 80066b4:	429e      	cmp	r6, r3
 80066b6:	f67f aee7 	bls.w	8006488 <_scanf_float+0x84>
 80066ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80066be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80066c2:	464a      	mov	r2, r9
 80066c4:	4640      	mov	r0, r8
 80066c6:	4798      	blx	r3
 80066c8:	6923      	ldr	r3, [r4, #16]
 80066ca:	3b01      	subs	r3, #1
 80066cc:	6123      	str	r3, [r4, #16]
 80066ce:	e7f0      	b.n	80066b2 <_scanf_float+0x2ae>
 80066d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80066d4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80066d8:	464a      	mov	r2, r9
 80066da:	4640      	mov	r0, r8
 80066dc:	4798      	blx	r3
 80066de:	6923      	ldr	r3, [r4, #16]
 80066e0:	3b01      	subs	r3, #1
 80066e2:	6123      	str	r3, [r4, #16]
 80066e4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80066e8:	fa5f fa8a 	uxtb.w	sl, sl
 80066ec:	f1ba 0f02 	cmp.w	sl, #2
 80066f0:	d1ee      	bne.n	80066d0 <_scanf_float+0x2cc>
 80066f2:	3d03      	subs	r5, #3
 80066f4:	b2ed      	uxtb	r5, r5
 80066f6:	1b76      	subs	r6, r6, r5
 80066f8:	6823      	ldr	r3, [r4, #0]
 80066fa:	05da      	lsls	r2, r3, #23
 80066fc:	d530      	bpl.n	8006760 <_scanf_float+0x35c>
 80066fe:	055b      	lsls	r3, r3, #21
 8006700:	d511      	bpl.n	8006726 <_scanf_float+0x322>
 8006702:	9b01      	ldr	r3, [sp, #4]
 8006704:	429e      	cmp	r6, r3
 8006706:	f67f aebf 	bls.w	8006488 <_scanf_float+0x84>
 800670a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800670e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006712:	464a      	mov	r2, r9
 8006714:	4640      	mov	r0, r8
 8006716:	4798      	blx	r3
 8006718:	6923      	ldr	r3, [r4, #16]
 800671a:	3b01      	subs	r3, #1
 800671c:	6123      	str	r3, [r4, #16]
 800671e:	e7f0      	b.n	8006702 <_scanf_float+0x2fe>
 8006720:	46aa      	mov	sl, r5
 8006722:	46b3      	mov	fp, r6
 8006724:	e7de      	b.n	80066e4 <_scanf_float+0x2e0>
 8006726:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800672a:	6923      	ldr	r3, [r4, #16]
 800672c:	2965      	cmp	r1, #101	@ 0x65
 800672e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006732:	f106 35ff 	add.w	r5, r6, #4294967295
 8006736:	6123      	str	r3, [r4, #16]
 8006738:	d00c      	beq.n	8006754 <_scanf_float+0x350>
 800673a:	2945      	cmp	r1, #69	@ 0x45
 800673c:	d00a      	beq.n	8006754 <_scanf_float+0x350>
 800673e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006742:	464a      	mov	r2, r9
 8006744:	4640      	mov	r0, r8
 8006746:	4798      	blx	r3
 8006748:	6923      	ldr	r3, [r4, #16]
 800674a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800674e:	3b01      	subs	r3, #1
 8006750:	1eb5      	subs	r5, r6, #2
 8006752:	6123      	str	r3, [r4, #16]
 8006754:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006758:	464a      	mov	r2, r9
 800675a:	4640      	mov	r0, r8
 800675c:	4798      	blx	r3
 800675e:	462e      	mov	r6, r5
 8006760:	6822      	ldr	r2, [r4, #0]
 8006762:	f012 0210 	ands.w	r2, r2, #16
 8006766:	d001      	beq.n	800676c <_scanf_float+0x368>
 8006768:	2000      	movs	r0, #0
 800676a:	e68e      	b.n	800648a <_scanf_float+0x86>
 800676c:	7032      	strb	r2, [r6, #0]
 800676e:	6823      	ldr	r3, [r4, #0]
 8006770:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006774:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006778:	d125      	bne.n	80067c6 <_scanf_float+0x3c2>
 800677a:	9b02      	ldr	r3, [sp, #8]
 800677c:	429f      	cmp	r7, r3
 800677e:	d00a      	beq.n	8006796 <_scanf_float+0x392>
 8006780:	1bda      	subs	r2, r3, r7
 8006782:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006786:	429e      	cmp	r6, r3
 8006788:	bf28      	it	cs
 800678a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800678e:	4922      	ldr	r1, [pc, #136]	@ (8006818 <_scanf_float+0x414>)
 8006790:	4630      	mov	r0, r6
 8006792:	f000 f907 	bl	80069a4 <siprintf>
 8006796:	9901      	ldr	r1, [sp, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	4640      	mov	r0, r8
 800679c:	f002 fbf4 	bl	8008f88 <_strtod_r>
 80067a0:	9b03      	ldr	r3, [sp, #12]
 80067a2:	6821      	ldr	r1, [r4, #0]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f011 0f02 	tst.w	r1, #2
 80067aa:	ec57 6b10 	vmov	r6, r7, d0
 80067ae:	f103 0204 	add.w	r2, r3, #4
 80067b2:	d015      	beq.n	80067e0 <_scanf_float+0x3dc>
 80067b4:	9903      	ldr	r1, [sp, #12]
 80067b6:	600a      	str	r2, [r1, #0]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	e9c3 6700 	strd	r6, r7, [r3]
 80067be:	68e3      	ldr	r3, [r4, #12]
 80067c0:	3301      	adds	r3, #1
 80067c2:	60e3      	str	r3, [r4, #12]
 80067c4:	e7d0      	b.n	8006768 <_scanf_float+0x364>
 80067c6:	9b04      	ldr	r3, [sp, #16]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d0e4      	beq.n	8006796 <_scanf_float+0x392>
 80067cc:	9905      	ldr	r1, [sp, #20]
 80067ce:	230a      	movs	r3, #10
 80067d0:	3101      	adds	r1, #1
 80067d2:	4640      	mov	r0, r8
 80067d4:	f002 fc58 	bl	8009088 <_strtol_r>
 80067d8:	9b04      	ldr	r3, [sp, #16]
 80067da:	9e05      	ldr	r6, [sp, #20]
 80067dc:	1ac2      	subs	r2, r0, r3
 80067de:	e7d0      	b.n	8006782 <_scanf_float+0x37e>
 80067e0:	f011 0f04 	tst.w	r1, #4
 80067e4:	9903      	ldr	r1, [sp, #12]
 80067e6:	600a      	str	r2, [r1, #0]
 80067e8:	d1e6      	bne.n	80067b8 <_scanf_float+0x3b4>
 80067ea:	681d      	ldr	r5, [r3, #0]
 80067ec:	4632      	mov	r2, r6
 80067ee:	463b      	mov	r3, r7
 80067f0:	4630      	mov	r0, r6
 80067f2:	4639      	mov	r1, r7
 80067f4:	f7fa f9a2 	bl	8000b3c <__aeabi_dcmpun>
 80067f8:	b128      	cbz	r0, 8006806 <_scanf_float+0x402>
 80067fa:	4808      	ldr	r0, [pc, #32]	@ (800681c <_scanf_float+0x418>)
 80067fc:	f000 f9b8 	bl	8006b70 <nanf>
 8006800:	ed85 0a00 	vstr	s0, [r5]
 8006804:	e7db      	b.n	80067be <_scanf_float+0x3ba>
 8006806:	4630      	mov	r0, r6
 8006808:	4639      	mov	r1, r7
 800680a:	f7fa f9f5 	bl	8000bf8 <__aeabi_d2f>
 800680e:	6028      	str	r0, [r5, #0]
 8006810:	e7d5      	b.n	80067be <_scanf_float+0x3ba>
 8006812:	2700      	movs	r7, #0
 8006814:	e62e      	b.n	8006474 <_scanf_float+0x70>
 8006816:	bf00      	nop
 8006818:	0800a28c 	.word	0x0800a28c
 800681c:	0800a3cd 	.word	0x0800a3cd

08006820 <std>:
 8006820:	2300      	movs	r3, #0
 8006822:	b510      	push	{r4, lr}
 8006824:	4604      	mov	r4, r0
 8006826:	e9c0 3300 	strd	r3, r3, [r0]
 800682a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800682e:	6083      	str	r3, [r0, #8]
 8006830:	8181      	strh	r1, [r0, #12]
 8006832:	6643      	str	r3, [r0, #100]	@ 0x64
 8006834:	81c2      	strh	r2, [r0, #14]
 8006836:	6183      	str	r3, [r0, #24]
 8006838:	4619      	mov	r1, r3
 800683a:	2208      	movs	r2, #8
 800683c:	305c      	adds	r0, #92	@ 0x5c
 800683e:	f000 f916 	bl	8006a6e <memset>
 8006842:	4b0d      	ldr	r3, [pc, #52]	@ (8006878 <std+0x58>)
 8006844:	6263      	str	r3, [r4, #36]	@ 0x24
 8006846:	4b0d      	ldr	r3, [pc, #52]	@ (800687c <std+0x5c>)
 8006848:	62a3      	str	r3, [r4, #40]	@ 0x28
 800684a:	4b0d      	ldr	r3, [pc, #52]	@ (8006880 <std+0x60>)
 800684c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800684e:	4b0d      	ldr	r3, [pc, #52]	@ (8006884 <std+0x64>)
 8006850:	6323      	str	r3, [r4, #48]	@ 0x30
 8006852:	4b0d      	ldr	r3, [pc, #52]	@ (8006888 <std+0x68>)
 8006854:	6224      	str	r4, [r4, #32]
 8006856:	429c      	cmp	r4, r3
 8006858:	d006      	beq.n	8006868 <std+0x48>
 800685a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800685e:	4294      	cmp	r4, r2
 8006860:	d002      	beq.n	8006868 <std+0x48>
 8006862:	33d0      	adds	r3, #208	@ 0xd0
 8006864:	429c      	cmp	r4, r3
 8006866:	d105      	bne.n	8006874 <std+0x54>
 8006868:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800686c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006870:	f000 b97a 	b.w	8006b68 <__retarget_lock_init_recursive>
 8006874:	bd10      	pop	{r4, pc}
 8006876:	bf00      	nop
 8006878:	080069e9 	.word	0x080069e9
 800687c:	08006a0b 	.word	0x08006a0b
 8006880:	08006a43 	.word	0x08006a43
 8006884:	08006a67 	.word	0x08006a67
 8006888:	200004c4 	.word	0x200004c4

0800688c <stdio_exit_handler>:
 800688c:	4a02      	ldr	r2, [pc, #8]	@ (8006898 <stdio_exit_handler+0xc>)
 800688e:	4903      	ldr	r1, [pc, #12]	@ (800689c <stdio_exit_handler+0x10>)
 8006890:	4803      	ldr	r0, [pc, #12]	@ (80068a0 <stdio_exit_handler+0x14>)
 8006892:	f000 b869 	b.w	8006968 <_fwalk_sglue>
 8006896:	bf00      	nop
 8006898:	20000018 	.word	0x20000018
 800689c:	08009445 	.word	0x08009445
 80068a0:	20000028 	.word	0x20000028

080068a4 <cleanup_stdio>:
 80068a4:	6841      	ldr	r1, [r0, #4]
 80068a6:	4b0c      	ldr	r3, [pc, #48]	@ (80068d8 <cleanup_stdio+0x34>)
 80068a8:	4299      	cmp	r1, r3
 80068aa:	b510      	push	{r4, lr}
 80068ac:	4604      	mov	r4, r0
 80068ae:	d001      	beq.n	80068b4 <cleanup_stdio+0x10>
 80068b0:	f002 fdc8 	bl	8009444 <_fflush_r>
 80068b4:	68a1      	ldr	r1, [r4, #8]
 80068b6:	4b09      	ldr	r3, [pc, #36]	@ (80068dc <cleanup_stdio+0x38>)
 80068b8:	4299      	cmp	r1, r3
 80068ba:	d002      	beq.n	80068c2 <cleanup_stdio+0x1e>
 80068bc:	4620      	mov	r0, r4
 80068be:	f002 fdc1 	bl	8009444 <_fflush_r>
 80068c2:	68e1      	ldr	r1, [r4, #12]
 80068c4:	4b06      	ldr	r3, [pc, #24]	@ (80068e0 <cleanup_stdio+0x3c>)
 80068c6:	4299      	cmp	r1, r3
 80068c8:	d004      	beq.n	80068d4 <cleanup_stdio+0x30>
 80068ca:	4620      	mov	r0, r4
 80068cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068d0:	f002 bdb8 	b.w	8009444 <_fflush_r>
 80068d4:	bd10      	pop	{r4, pc}
 80068d6:	bf00      	nop
 80068d8:	200004c4 	.word	0x200004c4
 80068dc:	2000052c 	.word	0x2000052c
 80068e0:	20000594 	.word	0x20000594

080068e4 <global_stdio_init.part.0>:
 80068e4:	b510      	push	{r4, lr}
 80068e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006914 <global_stdio_init.part.0+0x30>)
 80068e8:	4c0b      	ldr	r4, [pc, #44]	@ (8006918 <global_stdio_init.part.0+0x34>)
 80068ea:	4a0c      	ldr	r2, [pc, #48]	@ (800691c <global_stdio_init.part.0+0x38>)
 80068ec:	601a      	str	r2, [r3, #0]
 80068ee:	4620      	mov	r0, r4
 80068f0:	2200      	movs	r2, #0
 80068f2:	2104      	movs	r1, #4
 80068f4:	f7ff ff94 	bl	8006820 <std>
 80068f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80068fc:	2201      	movs	r2, #1
 80068fe:	2109      	movs	r1, #9
 8006900:	f7ff ff8e 	bl	8006820 <std>
 8006904:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006908:	2202      	movs	r2, #2
 800690a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800690e:	2112      	movs	r1, #18
 8006910:	f7ff bf86 	b.w	8006820 <std>
 8006914:	200005fc 	.word	0x200005fc
 8006918:	200004c4 	.word	0x200004c4
 800691c:	0800688d 	.word	0x0800688d

08006920 <__sfp_lock_acquire>:
 8006920:	4801      	ldr	r0, [pc, #4]	@ (8006928 <__sfp_lock_acquire+0x8>)
 8006922:	f000 b922 	b.w	8006b6a <__retarget_lock_acquire_recursive>
 8006926:	bf00      	nop
 8006928:	20000605 	.word	0x20000605

0800692c <__sfp_lock_release>:
 800692c:	4801      	ldr	r0, [pc, #4]	@ (8006934 <__sfp_lock_release+0x8>)
 800692e:	f000 b91d 	b.w	8006b6c <__retarget_lock_release_recursive>
 8006932:	bf00      	nop
 8006934:	20000605 	.word	0x20000605

08006938 <__sinit>:
 8006938:	b510      	push	{r4, lr}
 800693a:	4604      	mov	r4, r0
 800693c:	f7ff fff0 	bl	8006920 <__sfp_lock_acquire>
 8006940:	6a23      	ldr	r3, [r4, #32]
 8006942:	b11b      	cbz	r3, 800694c <__sinit+0x14>
 8006944:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006948:	f7ff bff0 	b.w	800692c <__sfp_lock_release>
 800694c:	4b04      	ldr	r3, [pc, #16]	@ (8006960 <__sinit+0x28>)
 800694e:	6223      	str	r3, [r4, #32]
 8006950:	4b04      	ldr	r3, [pc, #16]	@ (8006964 <__sinit+0x2c>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d1f5      	bne.n	8006944 <__sinit+0xc>
 8006958:	f7ff ffc4 	bl	80068e4 <global_stdio_init.part.0>
 800695c:	e7f2      	b.n	8006944 <__sinit+0xc>
 800695e:	bf00      	nop
 8006960:	080068a5 	.word	0x080068a5
 8006964:	200005fc 	.word	0x200005fc

08006968 <_fwalk_sglue>:
 8006968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800696c:	4607      	mov	r7, r0
 800696e:	4688      	mov	r8, r1
 8006970:	4614      	mov	r4, r2
 8006972:	2600      	movs	r6, #0
 8006974:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006978:	f1b9 0901 	subs.w	r9, r9, #1
 800697c:	d505      	bpl.n	800698a <_fwalk_sglue+0x22>
 800697e:	6824      	ldr	r4, [r4, #0]
 8006980:	2c00      	cmp	r4, #0
 8006982:	d1f7      	bne.n	8006974 <_fwalk_sglue+0xc>
 8006984:	4630      	mov	r0, r6
 8006986:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800698a:	89ab      	ldrh	r3, [r5, #12]
 800698c:	2b01      	cmp	r3, #1
 800698e:	d907      	bls.n	80069a0 <_fwalk_sglue+0x38>
 8006990:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006994:	3301      	adds	r3, #1
 8006996:	d003      	beq.n	80069a0 <_fwalk_sglue+0x38>
 8006998:	4629      	mov	r1, r5
 800699a:	4638      	mov	r0, r7
 800699c:	47c0      	blx	r8
 800699e:	4306      	orrs	r6, r0
 80069a0:	3568      	adds	r5, #104	@ 0x68
 80069a2:	e7e9      	b.n	8006978 <_fwalk_sglue+0x10>

080069a4 <siprintf>:
 80069a4:	b40e      	push	{r1, r2, r3}
 80069a6:	b510      	push	{r4, lr}
 80069a8:	b09d      	sub	sp, #116	@ 0x74
 80069aa:	ab1f      	add	r3, sp, #124	@ 0x7c
 80069ac:	9002      	str	r0, [sp, #8]
 80069ae:	9006      	str	r0, [sp, #24]
 80069b0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80069b4:	480a      	ldr	r0, [pc, #40]	@ (80069e0 <siprintf+0x3c>)
 80069b6:	9107      	str	r1, [sp, #28]
 80069b8:	9104      	str	r1, [sp, #16]
 80069ba:	490a      	ldr	r1, [pc, #40]	@ (80069e4 <siprintf+0x40>)
 80069bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80069c0:	9105      	str	r1, [sp, #20]
 80069c2:	2400      	movs	r4, #0
 80069c4:	a902      	add	r1, sp, #8
 80069c6:	6800      	ldr	r0, [r0, #0]
 80069c8:	9301      	str	r3, [sp, #4]
 80069ca:	941b      	str	r4, [sp, #108]	@ 0x6c
 80069cc:	f002 fbba 	bl	8009144 <_svfiprintf_r>
 80069d0:	9b02      	ldr	r3, [sp, #8]
 80069d2:	701c      	strb	r4, [r3, #0]
 80069d4:	b01d      	add	sp, #116	@ 0x74
 80069d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069da:	b003      	add	sp, #12
 80069dc:	4770      	bx	lr
 80069de:	bf00      	nop
 80069e0:	20000024 	.word	0x20000024
 80069e4:	ffff0208 	.word	0xffff0208

080069e8 <__sread>:
 80069e8:	b510      	push	{r4, lr}
 80069ea:	460c      	mov	r4, r1
 80069ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069f0:	f000 f86c 	bl	8006acc <_read_r>
 80069f4:	2800      	cmp	r0, #0
 80069f6:	bfab      	itete	ge
 80069f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80069fa:	89a3      	ldrhlt	r3, [r4, #12]
 80069fc:	181b      	addge	r3, r3, r0
 80069fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006a02:	bfac      	ite	ge
 8006a04:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006a06:	81a3      	strhlt	r3, [r4, #12]
 8006a08:	bd10      	pop	{r4, pc}

08006a0a <__swrite>:
 8006a0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a0e:	461f      	mov	r7, r3
 8006a10:	898b      	ldrh	r3, [r1, #12]
 8006a12:	05db      	lsls	r3, r3, #23
 8006a14:	4605      	mov	r5, r0
 8006a16:	460c      	mov	r4, r1
 8006a18:	4616      	mov	r6, r2
 8006a1a:	d505      	bpl.n	8006a28 <__swrite+0x1e>
 8006a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a20:	2302      	movs	r3, #2
 8006a22:	2200      	movs	r2, #0
 8006a24:	f000 f840 	bl	8006aa8 <_lseek_r>
 8006a28:	89a3      	ldrh	r3, [r4, #12]
 8006a2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006a32:	81a3      	strh	r3, [r4, #12]
 8006a34:	4632      	mov	r2, r6
 8006a36:	463b      	mov	r3, r7
 8006a38:	4628      	mov	r0, r5
 8006a3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a3e:	f000 b857 	b.w	8006af0 <_write_r>

08006a42 <__sseek>:
 8006a42:	b510      	push	{r4, lr}
 8006a44:	460c      	mov	r4, r1
 8006a46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a4a:	f000 f82d 	bl	8006aa8 <_lseek_r>
 8006a4e:	1c43      	adds	r3, r0, #1
 8006a50:	89a3      	ldrh	r3, [r4, #12]
 8006a52:	bf15      	itete	ne
 8006a54:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006a56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006a5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006a5e:	81a3      	strheq	r3, [r4, #12]
 8006a60:	bf18      	it	ne
 8006a62:	81a3      	strhne	r3, [r4, #12]
 8006a64:	bd10      	pop	{r4, pc}

08006a66 <__sclose>:
 8006a66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a6a:	f000 b80d 	b.w	8006a88 <_close_r>

08006a6e <memset>:
 8006a6e:	4402      	add	r2, r0
 8006a70:	4603      	mov	r3, r0
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d100      	bne.n	8006a78 <memset+0xa>
 8006a76:	4770      	bx	lr
 8006a78:	f803 1b01 	strb.w	r1, [r3], #1
 8006a7c:	e7f9      	b.n	8006a72 <memset+0x4>
	...

08006a80 <_localeconv_r>:
 8006a80:	4800      	ldr	r0, [pc, #0]	@ (8006a84 <_localeconv_r+0x4>)
 8006a82:	4770      	bx	lr
 8006a84:	20000164 	.word	0x20000164

08006a88 <_close_r>:
 8006a88:	b538      	push	{r3, r4, r5, lr}
 8006a8a:	4d06      	ldr	r5, [pc, #24]	@ (8006aa4 <_close_r+0x1c>)
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	4604      	mov	r4, r0
 8006a90:	4608      	mov	r0, r1
 8006a92:	602b      	str	r3, [r5, #0]
 8006a94:	f7fb f802 	bl	8001a9c <_close>
 8006a98:	1c43      	adds	r3, r0, #1
 8006a9a:	d102      	bne.n	8006aa2 <_close_r+0x1a>
 8006a9c:	682b      	ldr	r3, [r5, #0]
 8006a9e:	b103      	cbz	r3, 8006aa2 <_close_r+0x1a>
 8006aa0:	6023      	str	r3, [r4, #0]
 8006aa2:	bd38      	pop	{r3, r4, r5, pc}
 8006aa4:	20000600 	.word	0x20000600

08006aa8 <_lseek_r>:
 8006aa8:	b538      	push	{r3, r4, r5, lr}
 8006aaa:	4d07      	ldr	r5, [pc, #28]	@ (8006ac8 <_lseek_r+0x20>)
 8006aac:	4604      	mov	r4, r0
 8006aae:	4608      	mov	r0, r1
 8006ab0:	4611      	mov	r1, r2
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	602a      	str	r2, [r5, #0]
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	f7fb f817 	bl	8001aea <_lseek>
 8006abc:	1c43      	adds	r3, r0, #1
 8006abe:	d102      	bne.n	8006ac6 <_lseek_r+0x1e>
 8006ac0:	682b      	ldr	r3, [r5, #0]
 8006ac2:	b103      	cbz	r3, 8006ac6 <_lseek_r+0x1e>
 8006ac4:	6023      	str	r3, [r4, #0]
 8006ac6:	bd38      	pop	{r3, r4, r5, pc}
 8006ac8:	20000600 	.word	0x20000600

08006acc <_read_r>:
 8006acc:	b538      	push	{r3, r4, r5, lr}
 8006ace:	4d07      	ldr	r5, [pc, #28]	@ (8006aec <_read_r+0x20>)
 8006ad0:	4604      	mov	r4, r0
 8006ad2:	4608      	mov	r0, r1
 8006ad4:	4611      	mov	r1, r2
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	602a      	str	r2, [r5, #0]
 8006ada:	461a      	mov	r2, r3
 8006adc:	f7fa ffa5 	bl	8001a2a <_read>
 8006ae0:	1c43      	adds	r3, r0, #1
 8006ae2:	d102      	bne.n	8006aea <_read_r+0x1e>
 8006ae4:	682b      	ldr	r3, [r5, #0]
 8006ae6:	b103      	cbz	r3, 8006aea <_read_r+0x1e>
 8006ae8:	6023      	str	r3, [r4, #0]
 8006aea:	bd38      	pop	{r3, r4, r5, pc}
 8006aec:	20000600 	.word	0x20000600

08006af0 <_write_r>:
 8006af0:	b538      	push	{r3, r4, r5, lr}
 8006af2:	4d07      	ldr	r5, [pc, #28]	@ (8006b10 <_write_r+0x20>)
 8006af4:	4604      	mov	r4, r0
 8006af6:	4608      	mov	r0, r1
 8006af8:	4611      	mov	r1, r2
 8006afa:	2200      	movs	r2, #0
 8006afc:	602a      	str	r2, [r5, #0]
 8006afe:	461a      	mov	r2, r3
 8006b00:	f7fa ffb0 	bl	8001a64 <_write>
 8006b04:	1c43      	adds	r3, r0, #1
 8006b06:	d102      	bne.n	8006b0e <_write_r+0x1e>
 8006b08:	682b      	ldr	r3, [r5, #0]
 8006b0a:	b103      	cbz	r3, 8006b0e <_write_r+0x1e>
 8006b0c:	6023      	str	r3, [r4, #0]
 8006b0e:	bd38      	pop	{r3, r4, r5, pc}
 8006b10:	20000600 	.word	0x20000600

08006b14 <__errno>:
 8006b14:	4b01      	ldr	r3, [pc, #4]	@ (8006b1c <__errno+0x8>)
 8006b16:	6818      	ldr	r0, [r3, #0]
 8006b18:	4770      	bx	lr
 8006b1a:	bf00      	nop
 8006b1c:	20000024 	.word	0x20000024

08006b20 <__libc_init_array>:
 8006b20:	b570      	push	{r4, r5, r6, lr}
 8006b22:	4d0d      	ldr	r5, [pc, #52]	@ (8006b58 <__libc_init_array+0x38>)
 8006b24:	4c0d      	ldr	r4, [pc, #52]	@ (8006b5c <__libc_init_array+0x3c>)
 8006b26:	1b64      	subs	r4, r4, r5
 8006b28:	10a4      	asrs	r4, r4, #2
 8006b2a:	2600      	movs	r6, #0
 8006b2c:	42a6      	cmp	r6, r4
 8006b2e:	d109      	bne.n	8006b44 <__libc_init_array+0x24>
 8006b30:	4d0b      	ldr	r5, [pc, #44]	@ (8006b60 <__libc_init_array+0x40>)
 8006b32:	4c0c      	ldr	r4, [pc, #48]	@ (8006b64 <__libc_init_array+0x44>)
 8006b34:	f003 fb76 	bl	800a224 <_init>
 8006b38:	1b64      	subs	r4, r4, r5
 8006b3a:	10a4      	asrs	r4, r4, #2
 8006b3c:	2600      	movs	r6, #0
 8006b3e:	42a6      	cmp	r6, r4
 8006b40:	d105      	bne.n	8006b4e <__libc_init_array+0x2e>
 8006b42:	bd70      	pop	{r4, r5, r6, pc}
 8006b44:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b48:	4798      	blx	r3
 8006b4a:	3601      	adds	r6, #1
 8006b4c:	e7ee      	b.n	8006b2c <__libc_init_array+0xc>
 8006b4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b52:	4798      	blx	r3
 8006b54:	3601      	adds	r6, #1
 8006b56:	e7f2      	b.n	8006b3e <__libc_init_array+0x1e>
 8006b58:	0800a68c 	.word	0x0800a68c
 8006b5c:	0800a68c 	.word	0x0800a68c
 8006b60:	0800a68c 	.word	0x0800a68c
 8006b64:	0800a690 	.word	0x0800a690

08006b68 <__retarget_lock_init_recursive>:
 8006b68:	4770      	bx	lr

08006b6a <__retarget_lock_acquire_recursive>:
 8006b6a:	4770      	bx	lr

08006b6c <__retarget_lock_release_recursive>:
 8006b6c:	4770      	bx	lr
	...

08006b70 <nanf>:
 8006b70:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006b78 <nanf+0x8>
 8006b74:	4770      	bx	lr
 8006b76:	bf00      	nop
 8006b78:	7fc00000 	.word	0x7fc00000

08006b7c <quorem>:
 8006b7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b80:	6903      	ldr	r3, [r0, #16]
 8006b82:	690c      	ldr	r4, [r1, #16]
 8006b84:	42a3      	cmp	r3, r4
 8006b86:	4607      	mov	r7, r0
 8006b88:	db7e      	blt.n	8006c88 <quorem+0x10c>
 8006b8a:	3c01      	subs	r4, #1
 8006b8c:	f101 0814 	add.w	r8, r1, #20
 8006b90:	00a3      	lsls	r3, r4, #2
 8006b92:	f100 0514 	add.w	r5, r0, #20
 8006b96:	9300      	str	r3, [sp, #0]
 8006b98:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b9c:	9301      	str	r3, [sp, #4]
 8006b9e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006ba2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006bae:	fbb2 f6f3 	udiv	r6, r2, r3
 8006bb2:	d32e      	bcc.n	8006c12 <quorem+0x96>
 8006bb4:	f04f 0a00 	mov.w	sl, #0
 8006bb8:	46c4      	mov	ip, r8
 8006bba:	46ae      	mov	lr, r5
 8006bbc:	46d3      	mov	fp, sl
 8006bbe:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006bc2:	b298      	uxth	r0, r3
 8006bc4:	fb06 a000 	mla	r0, r6, r0, sl
 8006bc8:	0c02      	lsrs	r2, r0, #16
 8006bca:	0c1b      	lsrs	r3, r3, #16
 8006bcc:	fb06 2303 	mla	r3, r6, r3, r2
 8006bd0:	f8de 2000 	ldr.w	r2, [lr]
 8006bd4:	b280      	uxth	r0, r0
 8006bd6:	b292      	uxth	r2, r2
 8006bd8:	1a12      	subs	r2, r2, r0
 8006bda:	445a      	add	r2, fp
 8006bdc:	f8de 0000 	ldr.w	r0, [lr]
 8006be0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006bea:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006bee:	b292      	uxth	r2, r2
 8006bf0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006bf4:	45e1      	cmp	r9, ip
 8006bf6:	f84e 2b04 	str.w	r2, [lr], #4
 8006bfa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006bfe:	d2de      	bcs.n	8006bbe <quorem+0x42>
 8006c00:	9b00      	ldr	r3, [sp, #0]
 8006c02:	58eb      	ldr	r3, [r5, r3]
 8006c04:	b92b      	cbnz	r3, 8006c12 <quorem+0x96>
 8006c06:	9b01      	ldr	r3, [sp, #4]
 8006c08:	3b04      	subs	r3, #4
 8006c0a:	429d      	cmp	r5, r3
 8006c0c:	461a      	mov	r2, r3
 8006c0e:	d32f      	bcc.n	8006c70 <quorem+0xf4>
 8006c10:	613c      	str	r4, [r7, #16]
 8006c12:	4638      	mov	r0, r7
 8006c14:	f001 f9c8 	bl	8007fa8 <__mcmp>
 8006c18:	2800      	cmp	r0, #0
 8006c1a:	db25      	blt.n	8006c68 <quorem+0xec>
 8006c1c:	4629      	mov	r1, r5
 8006c1e:	2000      	movs	r0, #0
 8006c20:	f858 2b04 	ldr.w	r2, [r8], #4
 8006c24:	f8d1 c000 	ldr.w	ip, [r1]
 8006c28:	fa1f fe82 	uxth.w	lr, r2
 8006c2c:	fa1f f38c 	uxth.w	r3, ip
 8006c30:	eba3 030e 	sub.w	r3, r3, lr
 8006c34:	4403      	add	r3, r0
 8006c36:	0c12      	lsrs	r2, r2, #16
 8006c38:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006c3c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006c40:	b29b      	uxth	r3, r3
 8006c42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c46:	45c1      	cmp	r9, r8
 8006c48:	f841 3b04 	str.w	r3, [r1], #4
 8006c4c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006c50:	d2e6      	bcs.n	8006c20 <quorem+0xa4>
 8006c52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c5a:	b922      	cbnz	r2, 8006c66 <quorem+0xea>
 8006c5c:	3b04      	subs	r3, #4
 8006c5e:	429d      	cmp	r5, r3
 8006c60:	461a      	mov	r2, r3
 8006c62:	d30b      	bcc.n	8006c7c <quorem+0x100>
 8006c64:	613c      	str	r4, [r7, #16]
 8006c66:	3601      	adds	r6, #1
 8006c68:	4630      	mov	r0, r6
 8006c6a:	b003      	add	sp, #12
 8006c6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c70:	6812      	ldr	r2, [r2, #0]
 8006c72:	3b04      	subs	r3, #4
 8006c74:	2a00      	cmp	r2, #0
 8006c76:	d1cb      	bne.n	8006c10 <quorem+0x94>
 8006c78:	3c01      	subs	r4, #1
 8006c7a:	e7c6      	b.n	8006c0a <quorem+0x8e>
 8006c7c:	6812      	ldr	r2, [r2, #0]
 8006c7e:	3b04      	subs	r3, #4
 8006c80:	2a00      	cmp	r2, #0
 8006c82:	d1ef      	bne.n	8006c64 <quorem+0xe8>
 8006c84:	3c01      	subs	r4, #1
 8006c86:	e7ea      	b.n	8006c5e <quorem+0xe2>
 8006c88:	2000      	movs	r0, #0
 8006c8a:	e7ee      	b.n	8006c6a <quorem+0xee>
 8006c8c:	0000      	movs	r0, r0
	...

08006c90 <_dtoa_r>:
 8006c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c94:	69c7      	ldr	r7, [r0, #28]
 8006c96:	b097      	sub	sp, #92	@ 0x5c
 8006c98:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006c9c:	ec55 4b10 	vmov	r4, r5, d0
 8006ca0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006ca2:	9107      	str	r1, [sp, #28]
 8006ca4:	4681      	mov	r9, r0
 8006ca6:	920c      	str	r2, [sp, #48]	@ 0x30
 8006ca8:	9311      	str	r3, [sp, #68]	@ 0x44
 8006caa:	b97f      	cbnz	r7, 8006ccc <_dtoa_r+0x3c>
 8006cac:	2010      	movs	r0, #16
 8006cae:	f000 fe09 	bl	80078c4 <malloc>
 8006cb2:	4602      	mov	r2, r0
 8006cb4:	f8c9 001c 	str.w	r0, [r9, #28]
 8006cb8:	b920      	cbnz	r0, 8006cc4 <_dtoa_r+0x34>
 8006cba:	4ba9      	ldr	r3, [pc, #676]	@ (8006f60 <_dtoa_r+0x2d0>)
 8006cbc:	21ef      	movs	r1, #239	@ 0xef
 8006cbe:	48a9      	ldr	r0, [pc, #676]	@ (8006f64 <_dtoa_r+0x2d4>)
 8006cc0:	f002 fc3a 	bl	8009538 <__assert_func>
 8006cc4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006cc8:	6007      	str	r7, [r0, #0]
 8006cca:	60c7      	str	r7, [r0, #12]
 8006ccc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006cd0:	6819      	ldr	r1, [r3, #0]
 8006cd2:	b159      	cbz	r1, 8006cec <_dtoa_r+0x5c>
 8006cd4:	685a      	ldr	r2, [r3, #4]
 8006cd6:	604a      	str	r2, [r1, #4]
 8006cd8:	2301      	movs	r3, #1
 8006cda:	4093      	lsls	r3, r2
 8006cdc:	608b      	str	r3, [r1, #8]
 8006cde:	4648      	mov	r0, r9
 8006ce0:	f000 fee6 	bl	8007ab0 <_Bfree>
 8006ce4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	601a      	str	r2, [r3, #0]
 8006cec:	1e2b      	subs	r3, r5, #0
 8006cee:	bfb9      	ittee	lt
 8006cf0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006cf4:	9305      	strlt	r3, [sp, #20]
 8006cf6:	2300      	movge	r3, #0
 8006cf8:	6033      	strge	r3, [r6, #0]
 8006cfa:	9f05      	ldr	r7, [sp, #20]
 8006cfc:	4b9a      	ldr	r3, [pc, #616]	@ (8006f68 <_dtoa_r+0x2d8>)
 8006cfe:	bfbc      	itt	lt
 8006d00:	2201      	movlt	r2, #1
 8006d02:	6032      	strlt	r2, [r6, #0]
 8006d04:	43bb      	bics	r3, r7
 8006d06:	d112      	bne.n	8006d2e <_dtoa_r+0x9e>
 8006d08:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006d0a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006d0e:	6013      	str	r3, [r2, #0]
 8006d10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006d14:	4323      	orrs	r3, r4
 8006d16:	f000 855a 	beq.w	80077ce <_dtoa_r+0xb3e>
 8006d1a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d1c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006f7c <_dtoa_r+0x2ec>
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	f000 855c 	beq.w	80077de <_dtoa_r+0xb4e>
 8006d26:	f10a 0303 	add.w	r3, sl, #3
 8006d2a:	f000 bd56 	b.w	80077da <_dtoa_r+0xb4a>
 8006d2e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006d32:	2200      	movs	r2, #0
 8006d34:	ec51 0b17 	vmov	r0, r1, d7
 8006d38:	2300      	movs	r3, #0
 8006d3a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006d3e:	f7f9 fecb 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d42:	4680      	mov	r8, r0
 8006d44:	b158      	cbz	r0, 8006d5e <_dtoa_r+0xce>
 8006d46:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006d48:	2301      	movs	r3, #1
 8006d4a:	6013      	str	r3, [r2, #0]
 8006d4c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d4e:	b113      	cbz	r3, 8006d56 <_dtoa_r+0xc6>
 8006d50:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006d52:	4b86      	ldr	r3, [pc, #536]	@ (8006f6c <_dtoa_r+0x2dc>)
 8006d54:	6013      	str	r3, [r2, #0]
 8006d56:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006f80 <_dtoa_r+0x2f0>
 8006d5a:	f000 bd40 	b.w	80077de <_dtoa_r+0xb4e>
 8006d5e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006d62:	aa14      	add	r2, sp, #80	@ 0x50
 8006d64:	a915      	add	r1, sp, #84	@ 0x54
 8006d66:	4648      	mov	r0, r9
 8006d68:	f001 fa3e 	bl	80081e8 <__d2b>
 8006d6c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006d70:	9002      	str	r0, [sp, #8]
 8006d72:	2e00      	cmp	r6, #0
 8006d74:	d078      	beq.n	8006e68 <_dtoa_r+0x1d8>
 8006d76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d78:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006d7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006d84:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006d88:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006d8c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006d90:	4619      	mov	r1, r3
 8006d92:	2200      	movs	r2, #0
 8006d94:	4b76      	ldr	r3, [pc, #472]	@ (8006f70 <_dtoa_r+0x2e0>)
 8006d96:	f7f9 fa7f 	bl	8000298 <__aeabi_dsub>
 8006d9a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006f48 <_dtoa_r+0x2b8>)
 8006d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da0:	f7f9 fc32 	bl	8000608 <__aeabi_dmul>
 8006da4:	a36a      	add	r3, pc, #424	@ (adr r3, 8006f50 <_dtoa_r+0x2c0>)
 8006da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006daa:	f7f9 fa77 	bl	800029c <__adddf3>
 8006dae:	4604      	mov	r4, r0
 8006db0:	4630      	mov	r0, r6
 8006db2:	460d      	mov	r5, r1
 8006db4:	f7f9 fbbe 	bl	8000534 <__aeabi_i2d>
 8006db8:	a367      	add	r3, pc, #412	@ (adr r3, 8006f58 <_dtoa_r+0x2c8>)
 8006dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dbe:	f7f9 fc23 	bl	8000608 <__aeabi_dmul>
 8006dc2:	4602      	mov	r2, r0
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	4620      	mov	r0, r4
 8006dc8:	4629      	mov	r1, r5
 8006dca:	f7f9 fa67 	bl	800029c <__adddf3>
 8006dce:	4604      	mov	r4, r0
 8006dd0:	460d      	mov	r5, r1
 8006dd2:	f7f9 fec9 	bl	8000b68 <__aeabi_d2iz>
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	4607      	mov	r7, r0
 8006dda:	2300      	movs	r3, #0
 8006ddc:	4620      	mov	r0, r4
 8006dde:	4629      	mov	r1, r5
 8006de0:	f7f9 fe84 	bl	8000aec <__aeabi_dcmplt>
 8006de4:	b140      	cbz	r0, 8006df8 <_dtoa_r+0x168>
 8006de6:	4638      	mov	r0, r7
 8006de8:	f7f9 fba4 	bl	8000534 <__aeabi_i2d>
 8006dec:	4622      	mov	r2, r4
 8006dee:	462b      	mov	r3, r5
 8006df0:	f7f9 fe72 	bl	8000ad8 <__aeabi_dcmpeq>
 8006df4:	b900      	cbnz	r0, 8006df8 <_dtoa_r+0x168>
 8006df6:	3f01      	subs	r7, #1
 8006df8:	2f16      	cmp	r7, #22
 8006dfa:	d852      	bhi.n	8006ea2 <_dtoa_r+0x212>
 8006dfc:	4b5d      	ldr	r3, [pc, #372]	@ (8006f74 <_dtoa_r+0x2e4>)
 8006dfe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e06:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006e0a:	f7f9 fe6f 	bl	8000aec <__aeabi_dcmplt>
 8006e0e:	2800      	cmp	r0, #0
 8006e10:	d049      	beq.n	8006ea6 <_dtoa_r+0x216>
 8006e12:	3f01      	subs	r7, #1
 8006e14:	2300      	movs	r3, #0
 8006e16:	9310      	str	r3, [sp, #64]	@ 0x40
 8006e18:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006e1a:	1b9b      	subs	r3, r3, r6
 8006e1c:	1e5a      	subs	r2, r3, #1
 8006e1e:	bf45      	ittet	mi
 8006e20:	f1c3 0301 	rsbmi	r3, r3, #1
 8006e24:	9300      	strmi	r3, [sp, #0]
 8006e26:	2300      	movpl	r3, #0
 8006e28:	2300      	movmi	r3, #0
 8006e2a:	9206      	str	r2, [sp, #24]
 8006e2c:	bf54      	ite	pl
 8006e2e:	9300      	strpl	r3, [sp, #0]
 8006e30:	9306      	strmi	r3, [sp, #24]
 8006e32:	2f00      	cmp	r7, #0
 8006e34:	db39      	blt.n	8006eaa <_dtoa_r+0x21a>
 8006e36:	9b06      	ldr	r3, [sp, #24]
 8006e38:	970d      	str	r7, [sp, #52]	@ 0x34
 8006e3a:	443b      	add	r3, r7
 8006e3c:	9306      	str	r3, [sp, #24]
 8006e3e:	2300      	movs	r3, #0
 8006e40:	9308      	str	r3, [sp, #32]
 8006e42:	9b07      	ldr	r3, [sp, #28]
 8006e44:	2b09      	cmp	r3, #9
 8006e46:	d863      	bhi.n	8006f10 <_dtoa_r+0x280>
 8006e48:	2b05      	cmp	r3, #5
 8006e4a:	bfc4      	itt	gt
 8006e4c:	3b04      	subgt	r3, #4
 8006e4e:	9307      	strgt	r3, [sp, #28]
 8006e50:	9b07      	ldr	r3, [sp, #28]
 8006e52:	f1a3 0302 	sub.w	r3, r3, #2
 8006e56:	bfcc      	ite	gt
 8006e58:	2400      	movgt	r4, #0
 8006e5a:	2401      	movle	r4, #1
 8006e5c:	2b03      	cmp	r3, #3
 8006e5e:	d863      	bhi.n	8006f28 <_dtoa_r+0x298>
 8006e60:	e8df f003 	tbb	[pc, r3]
 8006e64:	2b375452 	.word	0x2b375452
 8006e68:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006e6c:	441e      	add	r6, r3
 8006e6e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006e72:	2b20      	cmp	r3, #32
 8006e74:	bfc1      	itttt	gt
 8006e76:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006e7a:	409f      	lslgt	r7, r3
 8006e7c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006e80:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006e84:	bfd6      	itet	le
 8006e86:	f1c3 0320 	rsble	r3, r3, #32
 8006e8a:	ea47 0003 	orrgt.w	r0, r7, r3
 8006e8e:	fa04 f003 	lslle.w	r0, r4, r3
 8006e92:	f7f9 fb3f 	bl	8000514 <__aeabi_ui2d>
 8006e96:	2201      	movs	r2, #1
 8006e98:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006e9c:	3e01      	subs	r6, #1
 8006e9e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006ea0:	e776      	b.n	8006d90 <_dtoa_r+0x100>
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	e7b7      	b.n	8006e16 <_dtoa_r+0x186>
 8006ea6:	9010      	str	r0, [sp, #64]	@ 0x40
 8006ea8:	e7b6      	b.n	8006e18 <_dtoa_r+0x188>
 8006eaa:	9b00      	ldr	r3, [sp, #0]
 8006eac:	1bdb      	subs	r3, r3, r7
 8006eae:	9300      	str	r3, [sp, #0]
 8006eb0:	427b      	negs	r3, r7
 8006eb2:	9308      	str	r3, [sp, #32]
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	930d      	str	r3, [sp, #52]	@ 0x34
 8006eb8:	e7c3      	b.n	8006e42 <_dtoa_r+0x1b2>
 8006eba:	2301      	movs	r3, #1
 8006ebc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ebe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ec0:	eb07 0b03 	add.w	fp, r7, r3
 8006ec4:	f10b 0301 	add.w	r3, fp, #1
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	9303      	str	r3, [sp, #12]
 8006ecc:	bfb8      	it	lt
 8006ece:	2301      	movlt	r3, #1
 8006ed0:	e006      	b.n	8006ee0 <_dtoa_r+0x250>
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ed6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	dd28      	ble.n	8006f2e <_dtoa_r+0x29e>
 8006edc:	469b      	mov	fp, r3
 8006ede:	9303      	str	r3, [sp, #12]
 8006ee0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006ee4:	2100      	movs	r1, #0
 8006ee6:	2204      	movs	r2, #4
 8006ee8:	f102 0514 	add.w	r5, r2, #20
 8006eec:	429d      	cmp	r5, r3
 8006eee:	d926      	bls.n	8006f3e <_dtoa_r+0x2ae>
 8006ef0:	6041      	str	r1, [r0, #4]
 8006ef2:	4648      	mov	r0, r9
 8006ef4:	f000 fd9c 	bl	8007a30 <_Balloc>
 8006ef8:	4682      	mov	sl, r0
 8006efa:	2800      	cmp	r0, #0
 8006efc:	d142      	bne.n	8006f84 <_dtoa_r+0x2f4>
 8006efe:	4b1e      	ldr	r3, [pc, #120]	@ (8006f78 <_dtoa_r+0x2e8>)
 8006f00:	4602      	mov	r2, r0
 8006f02:	f240 11af 	movw	r1, #431	@ 0x1af
 8006f06:	e6da      	b.n	8006cbe <_dtoa_r+0x2e>
 8006f08:	2300      	movs	r3, #0
 8006f0a:	e7e3      	b.n	8006ed4 <_dtoa_r+0x244>
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	e7d5      	b.n	8006ebc <_dtoa_r+0x22c>
 8006f10:	2401      	movs	r4, #1
 8006f12:	2300      	movs	r3, #0
 8006f14:	9307      	str	r3, [sp, #28]
 8006f16:	9409      	str	r4, [sp, #36]	@ 0x24
 8006f18:	f04f 3bff 	mov.w	fp, #4294967295
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006f22:	2312      	movs	r3, #18
 8006f24:	920c      	str	r2, [sp, #48]	@ 0x30
 8006f26:	e7db      	b.n	8006ee0 <_dtoa_r+0x250>
 8006f28:	2301      	movs	r3, #1
 8006f2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f2c:	e7f4      	b.n	8006f18 <_dtoa_r+0x288>
 8006f2e:	f04f 0b01 	mov.w	fp, #1
 8006f32:	f8cd b00c 	str.w	fp, [sp, #12]
 8006f36:	465b      	mov	r3, fp
 8006f38:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006f3c:	e7d0      	b.n	8006ee0 <_dtoa_r+0x250>
 8006f3e:	3101      	adds	r1, #1
 8006f40:	0052      	lsls	r2, r2, #1
 8006f42:	e7d1      	b.n	8006ee8 <_dtoa_r+0x258>
 8006f44:	f3af 8000 	nop.w
 8006f48:	636f4361 	.word	0x636f4361
 8006f4c:	3fd287a7 	.word	0x3fd287a7
 8006f50:	8b60c8b3 	.word	0x8b60c8b3
 8006f54:	3fc68a28 	.word	0x3fc68a28
 8006f58:	509f79fb 	.word	0x509f79fb
 8006f5c:	3fd34413 	.word	0x3fd34413
 8006f60:	0800a29e 	.word	0x0800a29e
 8006f64:	0800a2b5 	.word	0x0800a2b5
 8006f68:	7ff00000 	.word	0x7ff00000
 8006f6c:	0800a269 	.word	0x0800a269
 8006f70:	3ff80000 	.word	0x3ff80000
 8006f74:	0800a468 	.word	0x0800a468
 8006f78:	0800a30d 	.word	0x0800a30d
 8006f7c:	0800a29a 	.word	0x0800a29a
 8006f80:	0800a268 	.word	0x0800a268
 8006f84:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006f88:	6018      	str	r0, [r3, #0]
 8006f8a:	9b03      	ldr	r3, [sp, #12]
 8006f8c:	2b0e      	cmp	r3, #14
 8006f8e:	f200 80a1 	bhi.w	80070d4 <_dtoa_r+0x444>
 8006f92:	2c00      	cmp	r4, #0
 8006f94:	f000 809e 	beq.w	80070d4 <_dtoa_r+0x444>
 8006f98:	2f00      	cmp	r7, #0
 8006f9a:	dd33      	ble.n	8007004 <_dtoa_r+0x374>
 8006f9c:	4b9c      	ldr	r3, [pc, #624]	@ (8007210 <_dtoa_r+0x580>)
 8006f9e:	f007 020f 	and.w	r2, r7, #15
 8006fa2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fa6:	ed93 7b00 	vldr	d7, [r3]
 8006faa:	05f8      	lsls	r0, r7, #23
 8006fac:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006fb0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006fb4:	d516      	bpl.n	8006fe4 <_dtoa_r+0x354>
 8006fb6:	4b97      	ldr	r3, [pc, #604]	@ (8007214 <_dtoa_r+0x584>)
 8006fb8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006fbc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006fc0:	f7f9 fc4c 	bl	800085c <__aeabi_ddiv>
 8006fc4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fc8:	f004 040f 	and.w	r4, r4, #15
 8006fcc:	2603      	movs	r6, #3
 8006fce:	4d91      	ldr	r5, [pc, #580]	@ (8007214 <_dtoa_r+0x584>)
 8006fd0:	b954      	cbnz	r4, 8006fe8 <_dtoa_r+0x358>
 8006fd2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006fd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006fda:	f7f9 fc3f 	bl	800085c <__aeabi_ddiv>
 8006fde:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fe2:	e028      	b.n	8007036 <_dtoa_r+0x3a6>
 8006fe4:	2602      	movs	r6, #2
 8006fe6:	e7f2      	b.n	8006fce <_dtoa_r+0x33e>
 8006fe8:	07e1      	lsls	r1, r4, #31
 8006fea:	d508      	bpl.n	8006ffe <_dtoa_r+0x36e>
 8006fec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006ff0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006ff4:	f7f9 fb08 	bl	8000608 <__aeabi_dmul>
 8006ff8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006ffc:	3601      	adds	r6, #1
 8006ffe:	1064      	asrs	r4, r4, #1
 8007000:	3508      	adds	r5, #8
 8007002:	e7e5      	b.n	8006fd0 <_dtoa_r+0x340>
 8007004:	f000 80af 	beq.w	8007166 <_dtoa_r+0x4d6>
 8007008:	427c      	negs	r4, r7
 800700a:	4b81      	ldr	r3, [pc, #516]	@ (8007210 <_dtoa_r+0x580>)
 800700c:	4d81      	ldr	r5, [pc, #516]	@ (8007214 <_dtoa_r+0x584>)
 800700e:	f004 020f 	and.w	r2, r4, #15
 8007012:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800701a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800701e:	f7f9 faf3 	bl	8000608 <__aeabi_dmul>
 8007022:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007026:	1124      	asrs	r4, r4, #4
 8007028:	2300      	movs	r3, #0
 800702a:	2602      	movs	r6, #2
 800702c:	2c00      	cmp	r4, #0
 800702e:	f040 808f 	bne.w	8007150 <_dtoa_r+0x4c0>
 8007032:	2b00      	cmp	r3, #0
 8007034:	d1d3      	bne.n	8006fde <_dtoa_r+0x34e>
 8007036:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007038:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800703c:	2b00      	cmp	r3, #0
 800703e:	f000 8094 	beq.w	800716a <_dtoa_r+0x4da>
 8007042:	4b75      	ldr	r3, [pc, #468]	@ (8007218 <_dtoa_r+0x588>)
 8007044:	2200      	movs	r2, #0
 8007046:	4620      	mov	r0, r4
 8007048:	4629      	mov	r1, r5
 800704a:	f7f9 fd4f 	bl	8000aec <__aeabi_dcmplt>
 800704e:	2800      	cmp	r0, #0
 8007050:	f000 808b 	beq.w	800716a <_dtoa_r+0x4da>
 8007054:	9b03      	ldr	r3, [sp, #12]
 8007056:	2b00      	cmp	r3, #0
 8007058:	f000 8087 	beq.w	800716a <_dtoa_r+0x4da>
 800705c:	f1bb 0f00 	cmp.w	fp, #0
 8007060:	dd34      	ble.n	80070cc <_dtoa_r+0x43c>
 8007062:	4620      	mov	r0, r4
 8007064:	4b6d      	ldr	r3, [pc, #436]	@ (800721c <_dtoa_r+0x58c>)
 8007066:	2200      	movs	r2, #0
 8007068:	4629      	mov	r1, r5
 800706a:	f7f9 facd 	bl	8000608 <__aeabi_dmul>
 800706e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007072:	f107 38ff 	add.w	r8, r7, #4294967295
 8007076:	3601      	adds	r6, #1
 8007078:	465c      	mov	r4, fp
 800707a:	4630      	mov	r0, r6
 800707c:	f7f9 fa5a 	bl	8000534 <__aeabi_i2d>
 8007080:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007084:	f7f9 fac0 	bl	8000608 <__aeabi_dmul>
 8007088:	4b65      	ldr	r3, [pc, #404]	@ (8007220 <_dtoa_r+0x590>)
 800708a:	2200      	movs	r2, #0
 800708c:	f7f9 f906 	bl	800029c <__adddf3>
 8007090:	4605      	mov	r5, r0
 8007092:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007096:	2c00      	cmp	r4, #0
 8007098:	d16a      	bne.n	8007170 <_dtoa_r+0x4e0>
 800709a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800709e:	4b61      	ldr	r3, [pc, #388]	@ (8007224 <_dtoa_r+0x594>)
 80070a0:	2200      	movs	r2, #0
 80070a2:	f7f9 f8f9 	bl	8000298 <__aeabi_dsub>
 80070a6:	4602      	mov	r2, r0
 80070a8:	460b      	mov	r3, r1
 80070aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80070ae:	462a      	mov	r2, r5
 80070b0:	4633      	mov	r3, r6
 80070b2:	f7f9 fd39 	bl	8000b28 <__aeabi_dcmpgt>
 80070b6:	2800      	cmp	r0, #0
 80070b8:	f040 8298 	bne.w	80075ec <_dtoa_r+0x95c>
 80070bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070c0:	462a      	mov	r2, r5
 80070c2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80070c6:	f7f9 fd11 	bl	8000aec <__aeabi_dcmplt>
 80070ca:	bb38      	cbnz	r0, 800711c <_dtoa_r+0x48c>
 80070cc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80070d0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80070d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	f2c0 8157 	blt.w	800738a <_dtoa_r+0x6fa>
 80070dc:	2f0e      	cmp	r7, #14
 80070de:	f300 8154 	bgt.w	800738a <_dtoa_r+0x6fa>
 80070e2:	4b4b      	ldr	r3, [pc, #300]	@ (8007210 <_dtoa_r+0x580>)
 80070e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80070e8:	ed93 7b00 	vldr	d7, [r3]
 80070ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	ed8d 7b00 	vstr	d7, [sp]
 80070f4:	f280 80e5 	bge.w	80072c2 <_dtoa_r+0x632>
 80070f8:	9b03      	ldr	r3, [sp, #12]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	f300 80e1 	bgt.w	80072c2 <_dtoa_r+0x632>
 8007100:	d10c      	bne.n	800711c <_dtoa_r+0x48c>
 8007102:	4b48      	ldr	r3, [pc, #288]	@ (8007224 <_dtoa_r+0x594>)
 8007104:	2200      	movs	r2, #0
 8007106:	ec51 0b17 	vmov	r0, r1, d7
 800710a:	f7f9 fa7d 	bl	8000608 <__aeabi_dmul>
 800710e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007112:	f7f9 fcff 	bl	8000b14 <__aeabi_dcmpge>
 8007116:	2800      	cmp	r0, #0
 8007118:	f000 8266 	beq.w	80075e8 <_dtoa_r+0x958>
 800711c:	2400      	movs	r4, #0
 800711e:	4625      	mov	r5, r4
 8007120:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007122:	4656      	mov	r6, sl
 8007124:	ea6f 0803 	mvn.w	r8, r3
 8007128:	2700      	movs	r7, #0
 800712a:	4621      	mov	r1, r4
 800712c:	4648      	mov	r0, r9
 800712e:	f000 fcbf 	bl	8007ab0 <_Bfree>
 8007132:	2d00      	cmp	r5, #0
 8007134:	f000 80bd 	beq.w	80072b2 <_dtoa_r+0x622>
 8007138:	b12f      	cbz	r7, 8007146 <_dtoa_r+0x4b6>
 800713a:	42af      	cmp	r7, r5
 800713c:	d003      	beq.n	8007146 <_dtoa_r+0x4b6>
 800713e:	4639      	mov	r1, r7
 8007140:	4648      	mov	r0, r9
 8007142:	f000 fcb5 	bl	8007ab0 <_Bfree>
 8007146:	4629      	mov	r1, r5
 8007148:	4648      	mov	r0, r9
 800714a:	f000 fcb1 	bl	8007ab0 <_Bfree>
 800714e:	e0b0      	b.n	80072b2 <_dtoa_r+0x622>
 8007150:	07e2      	lsls	r2, r4, #31
 8007152:	d505      	bpl.n	8007160 <_dtoa_r+0x4d0>
 8007154:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007158:	f7f9 fa56 	bl	8000608 <__aeabi_dmul>
 800715c:	3601      	adds	r6, #1
 800715e:	2301      	movs	r3, #1
 8007160:	1064      	asrs	r4, r4, #1
 8007162:	3508      	adds	r5, #8
 8007164:	e762      	b.n	800702c <_dtoa_r+0x39c>
 8007166:	2602      	movs	r6, #2
 8007168:	e765      	b.n	8007036 <_dtoa_r+0x3a6>
 800716a:	9c03      	ldr	r4, [sp, #12]
 800716c:	46b8      	mov	r8, r7
 800716e:	e784      	b.n	800707a <_dtoa_r+0x3ea>
 8007170:	4b27      	ldr	r3, [pc, #156]	@ (8007210 <_dtoa_r+0x580>)
 8007172:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007174:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007178:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800717c:	4454      	add	r4, sl
 800717e:	2900      	cmp	r1, #0
 8007180:	d054      	beq.n	800722c <_dtoa_r+0x59c>
 8007182:	4929      	ldr	r1, [pc, #164]	@ (8007228 <_dtoa_r+0x598>)
 8007184:	2000      	movs	r0, #0
 8007186:	f7f9 fb69 	bl	800085c <__aeabi_ddiv>
 800718a:	4633      	mov	r3, r6
 800718c:	462a      	mov	r2, r5
 800718e:	f7f9 f883 	bl	8000298 <__aeabi_dsub>
 8007192:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007196:	4656      	mov	r6, sl
 8007198:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800719c:	f7f9 fce4 	bl	8000b68 <__aeabi_d2iz>
 80071a0:	4605      	mov	r5, r0
 80071a2:	f7f9 f9c7 	bl	8000534 <__aeabi_i2d>
 80071a6:	4602      	mov	r2, r0
 80071a8:	460b      	mov	r3, r1
 80071aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071ae:	f7f9 f873 	bl	8000298 <__aeabi_dsub>
 80071b2:	3530      	adds	r5, #48	@ 0x30
 80071b4:	4602      	mov	r2, r0
 80071b6:	460b      	mov	r3, r1
 80071b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80071bc:	f806 5b01 	strb.w	r5, [r6], #1
 80071c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80071c4:	f7f9 fc92 	bl	8000aec <__aeabi_dcmplt>
 80071c8:	2800      	cmp	r0, #0
 80071ca:	d172      	bne.n	80072b2 <_dtoa_r+0x622>
 80071cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071d0:	4911      	ldr	r1, [pc, #68]	@ (8007218 <_dtoa_r+0x588>)
 80071d2:	2000      	movs	r0, #0
 80071d4:	f7f9 f860 	bl	8000298 <__aeabi_dsub>
 80071d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80071dc:	f7f9 fc86 	bl	8000aec <__aeabi_dcmplt>
 80071e0:	2800      	cmp	r0, #0
 80071e2:	f040 80b4 	bne.w	800734e <_dtoa_r+0x6be>
 80071e6:	42a6      	cmp	r6, r4
 80071e8:	f43f af70 	beq.w	80070cc <_dtoa_r+0x43c>
 80071ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80071f0:	4b0a      	ldr	r3, [pc, #40]	@ (800721c <_dtoa_r+0x58c>)
 80071f2:	2200      	movs	r2, #0
 80071f4:	f7f9 fa08 	bl	8000608 <__aeabi_dmul>
 80071f8:	4b08      	ldr	r3, [pc, #32]	@ (800721c <_dtoa_r+0x58c>)
 80071fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80071fe:	2200      	movs	r2, #0
 8007200:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007204:	f7f9 fa00 	bl	8000608 <__aeabi_dmul>
 8007208:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800720c:	e7c4      	b.n	8007198 <_dtoa_r+0x508>
 800720e:	bf00      	nop
 8007210:	0800a468 	.word	0x0800a468
 8007214:	0800a440 	.word	0x0800a440
 8007218:	3ff00000 	.word	0x3ff00000
 800721c:	40240000 	.word	0x40240000
 8007220:	401c0000 	.word	0x401c0000
 8007224:	40140000 	.word	0x40140000
 8007228:	3fe00000 	.word	0x3fe00000
 800722c:	4631      	mov	r1, r6
 800722e:	4628      	mov	r0, r5
 8007230:	f7f9 f9ea 	bl	8000608 <__aeabi_dmul>
 8007234:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007238:	9413      	str	r4, [sp, #76]	@ 0x4c
 800723a:	4656      	mov	r6, sl
 800723c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007240:	f7f9 fc92 	bl	8000b68 <__aeabi_d2iz>
 8007244:	4605      	mov	r5, r0
 8007246:	f7f9 f975 	bl	8000534 <__aeabi_i2d>
 800724a:	4602      	mov	r2, r0
 800724c:	460b      	mov	r3, r1
 800724e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007252:	f7f9 f821 	bl	8000298 <__aeabi_dsub>
 8007256:	3530      	adds	r5, #48	@ 0x30
 8007258:	f806 5b01 	strb.w	r5, [r6], #1
 800725c:	4602      	mov	r2, r0
 800725e:	460b      	mov	r3, r1
 8007260:	42a6      	cmp	r6, r4
 8007262:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007266:	f04f 0200 	mov.w	r2, #0
 800726a:	d124      	bne.n	80072b6 <_dtoa_r+0x626>
 800726c:	4baf      	ldr	r3, [pc, #700]	@ (800752c <_dtoa_r+0x89c>)
 800726e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007272:	f7f9 f813 	bl	800029c <__adddf3>
 8007276:	4602      	mov	r2, r0
 8007278:	460b      	mov	r3, r1
 800727a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800727e:	f7f9 fc53 	bl	8000b28 <__aeabi_dcmpgt>
 8007282:	2800      	cmp	r0, #0
 8007284:	d163      	bne.n	800734e <_dtoa_r+0x6be>
 8007286:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800728a:	49a8      	ldr	r1, [pc, #672]	@ (800752c <_dtoa_r+0x89c>)
 800728c:	2000      	movs	r0, #0
 800728e:	f7f9 f803 	bl	8000298 <__aeabi_dsub>
 8007292:	4602      	mov	r2, r0
 8007294:	460b      	mov	r3, r1
 8007296:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800729a:	f7f9 fc27 	bl	8000aec <__aeabi_dcmplt>
 800729e:	2800      	cmp	r0, #0
 80072a0:	f43f af14 	beq.w	80070cc <_dtoa_r+0x43c>
 80072a4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80072a6:	1e73      	subs	r3, r6, #1
 80072a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80072aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80072ae:	2b30      	cmp	r3, #48	@ 0x30
 80072b0:	d0f8      	beq.n	80072a4 <_dtoa_r+0x614>
 80072b2:	4647      	mov	r7, r8
 80072b4:	e03b      	b.n	800732e <_dtoa_r+0x69e>
 80072b6:	4b9e      	ldr	r3, [pc, #632]	@ (8007530 <_dtoa_r+0x8a0>)
 80072b8:	f7f9 f9a6 	bl	8000608 <__aeabi_dmul>
 80072bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072c0:	e7bc      	b.n	800723c <_dtoa_r+0x5ac>
 80072c2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80072c6:	4656      	mov	r6, sl
 80072c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072cc:	4620      	mov	r0, r4
 80072ce:	4629      	mov	r1, r5
 80072d0:	f7f9 fac4 	bl	800085c <__aeabi_ddiv>
 80072d4:	f7f9 fc48 	bl	8000b68 <__aeabi_d2iz>
 80072d8:	4680      	mov	r8, r0
 80072da:	f7f9 f92b 	bl	8000534 <__aeabi_i2d>
 80072de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072e2:	f7f9 f991 	bl	8000608 <__aeabi_dmul>
 80072e6:	4602      	mov	r2, r0
 80072e8:	460b      	mov	r3, r1
 80072ea:	4620      	mov	r0, r4
 80072ec:	4629      	mov	r1, r5
 80072ee:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80072f2:	f7f8 ffd1 	bl	8000298 <__aeabi_dsub>
 80072f6:	f806 4b01 	strb.w	r4, [r6], #1
 80072fa:	9d03      	ldr	r5, [sp, #12]
 80072fc:	eba6 040a 	sub.w	r4, r6, sl
 8007300:	42a5      	cmp	r5, r4
 8007302:	4602      	mov	r2, r0
 8007304:	460b      	mov	r3, r1
 8007306:	d133      	bne.n	8007370 <_dtoa_r+0x6e0>
 8007308:	f7f8 ffc8 	bl	800029c <__adddf3>
 800730c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007310:	4604      	mov	r4, r0
 8007312:	460d      	mov	r5, r1
 8007314:	f7f9 fc08 	bl	8000b28 <__aeabi_dcmpgt>
 8007318:	b9c0      	cbnz	r0, 800734c <_dtoa_r+0x6bc>
 800731a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800731e:	4620      	mov	r0, r4
 8007320:	4629      	mov	r1, r5
 8007322:	f7f9 fbd9 	bl	8000ad8 <__aeabi_dcmpeq>
 8007326:	b110      	cbz	r0, 800732e <_dtoa_r+0x69e>
 8007328:	f018 0f01 	tst.w	r8, #1
 800732c:	d10e      	bne.n	800734c <_dtoa_r+0x6bc>
 800732e:	9902      	ldr	r1, [sp, #8]
 8007330:	4648      	mov	r0, r9
 8007332:	f000 fbbd 	bl	8007ab0 <_Bfree>
 8007336:	2300      	movs	r3, #0
 8007338:	7033      	strb	r3, [r6, #0]
 800733a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800733c:	3701      	adds	r7, #1
 800733e:	601f      	str	r7, [r3, #0]
 8007340:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007342:	2b00      	cmp	r3, #0
 8007344:	f000 824b 	beq.w	80077de <_dtoa_r+0xb4e>
 8007348:	601e      	str	r6, [r3, #0]
 800734a:	e248      	b.n	80077de <_dtoa_r+0xb4e>
 800734c:	46b8      	mov	r8, r7
 800734e:	4633      	mov	r3, r6
 8007350:	461e      	mov	r6, r3
 8007352:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007356:	2a39      	cmp	r2, #57	@ 0x39
 8007358:	d106      	bne.n	8007368 <_dtoa_r+0x6d8>
 800735a:	459a      	cmp	sl, r3
 800735c:	d1f8      	bne.n	8007350 <_dtoa_r+0x6c0>
 800735e:	2230      	movs	r2, #48	@ 0x30
 8007360:	f108 0801 	add.w	r8, r8, #1
 8007364:	f88a 2000 	strb.w	r2, [sl]
 8007368:	781a      	ldrb	r2, [r3, #0]
 800736a:	3201      	adds	r2, #1
 800736c:	701a      	strb	r2, [r3, #0]
 800736e:	e7a0      	b.n	80072b2 <_dtoa_r+0x622>
 8007370:	4b6f      	ldr	r3, [pc, #444]	@ (8007530 <_dtoa_r+0x8a0>)
 8007372:	2200      	movs	r2, #0
 8007374:	f7f9 f948 	bl	8000608 <__aeabi_dmul>
 8007378:	2200      	movs	r2, #0
 800737a:	2300      	movs	r3, #0
 800737c:	4604      	mov	r4, r0
 800737e:	460d      	mov	r5, r1
 8007380:	f7f9 fbaa 	bl	8000ad8 <__aeabi_dcmpeq>
 8007384:	2800      	cmp	r0, #0
 8007386:	d09f      	beq.n	80072c8 <_dtoa_r+0x638>
 8007388:	e7d1      	b.n	800732e <_dtoa_r+0x69e>
 800738a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800738c:	2a00      	cmp	r2, #0
 800738e:	f000 80ea 	beq.w	8007566 <_dtoa_r+0x8d6>
 8007392:	9a07      	ldr	r2, [sp, #28]
 8007394:	2a01      	cmp	r2, #1
 8007396:	f300 80cd 	bgt.w	8007534 <_dtoa_r+0x8a4>
 800739a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800739c:	2a00      	cmp	r2, #0
 800739e:	f000 80c1 	beq.w	8007524 <_dtoa_r+0x894>
 80073a2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80073a6:	9c08      	ldr	r4, [sp, #32]
 80073a8:	9e00      	ldr	r6, [sp, #0]
 80073aa:	9a00      	ldr	r2, [sp, #0]
 80073ac:	441a      	add	r2, r3
 80073ae:	9200      	str	r2, [sp, #0]
 80073b0:	9a06      	ldr	r2, [sp, #24]
 80073b2:	2101      	movs	r1, #1
 80073b4:	441a      	add	r2, r3
 80073b6:	4648      	mov	r0, r9
 80073b8:	9206      	str	r2, [sp, #24]
 80073ba:	f000 fc77 	bl	8007cac <__i2b>
 80073be:	4605      	mov	r5, r0
 80073c0:	b166      	cbz	r6, 80073dc <_dtoa_r+0x74c>
 80073c2:	9b06      	ldr	r3, [sp, #24]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	dd09      	ble.n	80073dc <_dtoa_r+0x74c>
 80073c8:	42b3      	cmp	r3, r6
 80073ca:	9a00      	ldr	r2, [sp, #0]
 80073cc:	bfa8      	it	ge
 80073ce:	4633      	movge	r3, r6
 80073d0:	1ad2      	subs	r2, r2, r3
 80073d2:	9200      	str	r2, [sp, #0]
 80073d4:	9a06      	ldr	r2, [sp, #24]
 80073d6:	1af6      	subs	r6, r6, r3
 80073d8:	1ad3      	subs	r3, r2, r3
 80073da:	9306      	str	r3, [sp, #24]
 80073dc:	9b08      	ldr	r3, [sp, #32]
 80073de:	b30b      	cbz	r3, 8007424 <_dtoa_r+0x794>
 80073e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	f000 80c6 	beq.w	8007574 <_dtoa_r+0x8e4>
 80073e8:	2c00      	cmp	r4, #0
 80073ea:	f000 80c0 	beq.w	800756e <_dtoa_r+0x8de>
 80073ee:	4629      	mov	r1, r5
 80073f0:	4622      	mov	r2, r4
 80073f2:	4648      	mov	r0, r9
 80073f4:	f000 fd12 	bl	8007e1c <__pow5mult>
 80073f8:	9a02      	ldr	r2, [sp, #8]
 80073fa:	4601      	mov	r1, r0
 80073fc:	4605      	mov	r5, r0
 80073fe:	4648      	mov	r0, r9
 8007400:	f000 fc6a 	bl	8007cd8 <__multiply>
 8007404:	9902      	ldr	r1, [sp, #8]
 8007406:	4680      	mov	r8, r0
 8007408:	4648      	mov	r0, r9
 800740a:	f000 fb51 	bl	8007ab0 <_Bfree>
 800740e:	9b08      	ldr	r3, [sp, #32]
 8007410:	1b1b      	subs	r3, r3, r4
 8007412:	9308      	str	r3, [sp, #32]
 8007414:	f000 80b1 	beq.w	800757a <_dtoa_r+0x8ea>
 8007418:	9a08      	ldr	r2, [sp, #32]
 800741a:	4641      	mov	r1, r8
 800741c:	4648      	mov	r0, r9
 800741e:	f000 fcfd 	bl	8007e1c <__pow5mult>
 8007422:	9002      	str	r0, [sp, #8]
 8007424:	2101      	movs	r1, #1
 8007426:	4648      	mov	r0, r9
 8007428:	f000 fc40 	bl	8007cac <__i2b>
 800742c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800742e:	4604      	mov	r4, r0
 8007430:	2b00      	cmp	r3, #0
 8007432:	f000 81d8 	beq.w	80077e6 <_dtoa_r+0xb56>
 8007436:	461a      	mov	r2, r3
 8007438:	4601      	mov	r1, r0
 800743a:	4648      	mov	r0, r9
 800743c:	f000 fcee 	bl	8007e1c <__pow5mult>
 8007440:	9b07      	ldr	r3, [sp, #28]
 8007442:	2b01      	cmp	r3, #1
 8007444:	4604      	mov	r4, r0
 8007446:	f300 809f 	bgt.w	8007588 <_dtoa_r+0x8f8>
 800744a:	9b04      	ldr	r3, [sp, #16]
 800744c:	2b00      	cmp	r3, #0
 800744e:	f040 8097 	bne.w	8007580 <_dtoa_r+0x8f0>
 8007452:	9b05      	ldr	r3, [sp, #20]
 8007454:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007458:	2b00      	cmp	r3, #0
 800745a:	f040 8093 	bne.w	8007584 <_dtoa_r+0x8f4>
 800745e:	9b05      	ldr	r3, [sp, #20]
 8007460:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007464:	0d1b      	lsrs	r3, r3, #20
 8007466:	051b      	lsls	r3, r3, #20
 8007468:	b133      	cbz	r3, 8007478 <_dtoa_r+0x7e8>
 800746a:	9b00      	ldr	r3, [sp, #0]
 800746c:	3301      	adds	r3, #1
 800746e:	9300      	str	r3, [sp, #0]
 8007470:	9b06      	ldr	r3, [sp, #24]
 8007472:	3301      	adds	r3, #1
 8007474:	9306      	str	r3, [sp, #24]
 8007476:	2301      	movs	r3, #1
 8007478:	9308      	str	r3, [sp, #32]
 800747a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800747c:	2b00      	cmp	r3, #0
 800747e:	f000 81b8 	beq.w	80077f2 <_dtoa_r+0xb62>
 8007482:	6923      	ldr	r3, [r4, #16]
 8007484:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007488:	6918      	ldr	r0, [r3, #16]
 800748a:	f000 fbc3 	bl	8007c14 <__hi0bits>
 800748e:	f1c0 0020 	rsb	r0, r0, #32
 8007492:	9b06      	ldr	r3, [sp, #24]
 8007494:	4418      	add	r0, r3
 8007496:	f010 001f 	ands.w	r0, r0, #31
 800749a:	f000 8082 	beq.w	80075a2 <_dtoa_r+0x912>
 800749e:	f1c0 0320 	rsb	r3, r0, #32
 80074a2:	2b04      	cmp	r3, #4
 80074a4:	dd73      	ble.n	800758e <_dtoa_r+0x8fe>
 80074a6:	9b00      	ldr	r3, [sp, #0]
 80074a8:	f1c0 001c 	rsb	r0, r0, #28
 80074ac:	4403      	add	r3, r0
 80074ae:	9300      	str	r3, [sp, #0]
 80074b0:	9b06      	ldr	r3, [sp, #24]
 80074b2:	4403      	add	r3, r0
 80074b4:	4406      	add	r6, r0
 80074b6:	9306      	str	r3, [sp, #24]
 80074b8:	9b00      	ldr	r3, [sp, #0]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	dd05      	ble.n	80074ca <_dtoa_r+0x83a>
 80074be:	9902      	ldr	r1, [sp, #8]
 80074c0:	461a      	mov	r2, r3
 80074c2:	4648      	mov	r0, r9
 80074c4:	f000 fd04 	bl	8007ed0 <__lshift>
 80074c8:	9002      	str	r0, [sp, #8]
 80074ca:	9b06      	ldr	r3, [sp, #24]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	dd05      	ble.n	80074dc <_dtoa_r+0x84c>
 80074d0:	4621      	mov	r1, r4
 80074d2:	461a      	mov	r2, r3
 80074d4:	4648      	mov	r0, r9
 80074d6:	f000 fcfb 	bl	8007ed0 <__lshift>
 80074da:	4604      	mov	r4, r0
 80074dc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d061      	beq.n	80075a6 <_dtoa_r+0x916>
 80074e2:	9802      	ldr	r0, [sp, #8]
 80074e4:	4621      	mov	r1, r4
 80074e6:	f000 fd5f 	bl	8007fa8 <__mcmp>
 80074ea:	2800      	cmp	r0, #0
 80074ec:	da5b      	bge.n	80075a6 <_dtoa_r+0x916>
 80074ee:	2300      	movs	r3, #0
 80074f0:	9902      	ldr	r1, [sp, #8]
 80074f2:	220a      	movs	r2, #10
 80074f4:	4648      	mov	r0, r9
 80074f6:	f000 fafd 	bl	8007af4 <__multadd>
 80074fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074fc:	9002      	str	r0, [sp, #8]
 80074fe:	f107 38ff 	add.w	r8, r7, #4294967295
 8007502:	2b00      	cmp	r3, #0
 8007504:	f000 8177 	beq.w	80077f6 <_dtoa_r+0xb66>
 8007508:	4629      	mov	r1, r5
 800750a:	2300      	movs	r3, #0
 800750c:	220a      	movs	r2, #10
 800750e:	4648      	mov	r0, r9
 8007510:	f000 faf0 	bl	8007af4 <__multadd>
 8007514:	f1bb 0f00 	cmp.w	fp, #0
 8007518:	4605      	mov	r5, r0
 800751a:	dc6f      	bgt.n	80075fc <_dtoa_r+0x96c>
 800751c:	9b07      	ldr	r3, [sp, #28]
 800751e:	2b02      	cmp	r3, #2
 8007520:	dc49      	bgt.n	80075b6 <_dtoa_r+0x926>
 8007522:	e06b      	b.n	80075fc <_dtoa_r+0x96c>
 8007524:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007526:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800752a:	e73c      	b.n	80073a6 <_dtoa_r+0x716>
 800752c:	3fe00000 	.word	0x3fe00000
 8007530:	40240000 	.word	0x40240000
 8007534:	9b03      	ldr	r3, [sp, #12]
 8007536:	1e5c      	subs	r4, r3, #1
 8007538:	9b08      	ldr	r3, [sp, #32]
 800753a:	42a3      	cmp	r3, r4
 800753c:	db09      	blt.n	8007552 <_dtoa_r+0x8c2>
 800753e:	1b1c      	subs	r4, r3, r4
 8007540:	9b03      	ldr	r3, [sp, #12]
 8007542:	2b00      	cmp	r3, #0
 8007544:	f6bf af30 	bge.w	80073a8 <_dtoa_r+0x718>
 8007548:	9b00      	ldr	r3, [sp, #0]
 800754a:	9a03      	ldr	r2, [sp, #12]
 800754c:	1a9e      	subs	r6, r3, r2
 800754e:	2300      	movs	r3, #0
 8007550:	e72b      	b.n	80073aa <_dtoa_r+0x71a>
 8007552:	9b08      	ldr	r3, [sp, #32]
 8007554:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007556:	9408      	str	r4, [sp, #32]
 8007558:	1ae3      	subs	r3, r4, r3
 800755a:	441a      	add	r2, r3
 800755c:	9e00      	ldr	r6, [sp, #0]
 800755e:	9b03      	ldr	r3, [sp, #12]
 8007560:	920d      	str	r2, [sp, #52]	@ 0x34
 8007562:	2400      	movs	r4, #0
 8007564:	e721      	b.n	80073aa <_dtoa_r+0x71a>
 8007566:	9c08      	ldr	r4, [sp, #32]
 8007568:	9e00      	ldr	r6, [sp, #0]
 800756a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800756c:	e728      	b.n	80073c0 <_dtoa_r+0x730>
 800756e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007572:	e751      	b.n	8007418 <_dtoa_r+0x788>
 8007574:	9a08      	ldr	r2, [sp, #32]
 8007576:	9902      	ldr	r1, [sp, #8]
 8007578:	e750      	b.n	800741c <_dtoa_r+0x78c>
 800757a:	f8cd 8008 	str.w	r8, [sp, #8]
 800757e:	e751      	b.n	8007424 <_dtoa_r+0x794>
 8007580:	2300      	movs	r3, #0
 8007582:	e779      	b.n	8007478 <_dtoa_r+0x7e8>
 8007584:	9b04      	ldr	r3, [sp, #16]
 8007586:	e777      	b.n	8007478 <_dtoa_r+0x7e8>
 8007588:	2300      	movs	r3, #0
 800758a:	9308      	str	r3, [sp, #32]
 800758c:	e779      	b.n	8007482 <_dtoa_r+0x7f2>
 800758e:	d093      	beq.n	80074b8 <_dtoa_r+0x828>
 8007590:	9a00      	ldr	r2, [sp, #0]
 8007592:	331c      	adds	r3, #28
 8007594:	441a      	add	r2, r3
 8007596:	9200      	str	r2, [sp, #0]
 8007598:	9a06      	ldr	r2, [sp, #24]
 800759a:	441a      	add	r2, r3
 800759c:	441e      	add	r6, r3
 800759e:	9206      	str	r2, [sp, #24]
 80075a0:	e78a      	b.n	80074b8 <_dtoa_r+0x828>
 80075a2:	4603      	mov	r3, r0
 80075a4:	e7f4      	b.n	8007590 <_dtoa_r+0x900>
 80075a6:	9b03      	ldr	r3, [sp, #12]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	46b8      	mov	r8, r7
 80075ac:	dc20      	bgt.n	80075f0 <_dtoa_r+0x960>
 80075ae:	469b      	mov	fp, r3
 80075b0:	9b07      	ldr	r3, [sp, #28]
 80075b2:	2b02      	cmp	r3, #2
 80075b4:	dd1e      	ble.n	80075f4 <_dtoa_r+0x964>
 80075b6:	f1bb 0f00 	cmp.w	fp, #0
 80075ba:	f47f adb1 	bne.w	8007120 <_dtoa_r+0x490>
 80075be:	4621      	mov	r1, r4
 80075c0:	465b      	mov	r3, fp
 80075c2:	2205      	movs	r2, #5
 80075c4:	4648      	mov	r0, r9
 80075c6:	f000 fa95 	bl	8007af4 <__multadd>
 80075ca:	4601      	mov	r1, r0
 80075cc:	4604      	mov	r4, r0
 80075ce:	9802      	ldr	r0, [sp, #8]
 80075d0:	f000 fcea 	bl	8007fa8 <__mcmp>
 80075d4:	2800      	cmp	r0, #0
 80075d6:	f77f ada3 	ble.w	8007120 <_dtoa_r+0x490>
 80075da:	4656      	mov	r6, sl
 80075dc:	2331      	movs	r3, #49	@ 0x31
 80075de:	f806 3b01 	strb.w	r3, [r6], #1
 80075e2:	f108 0801 	add.w	r8, r8, #1
 80075e6:	e59f      	b.n	8007128 <_dtoa_r+0x498>
 80075e8:	9c03      	ldr	r4, [sp, #12]
 80075ea:	46b8      	mov	r8, r7
 80075ec:	4625      	mov	r5, r4
 80075ee:	e7f4      	b.n	80075da <_dtoa_r+0x94a>
 80075f0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80075f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	f000 8101 	beq.w	80077fe <_dtoa_r+0xb6e>
 80075fc:	2e00      	cmp	r6, #0
 80075fe:	dd05      	ble.n	800760c <_dtoa_r+0x97c>
 8007600:	4629      	mov	r1, r5
 8007602:	4632      	mov	r2, r6
 8007604:	4648      	mov	r0, r9
 8007606:	f000 fc63 	bl	8007ed0 <__lshift>
 800760a:	4605      	mov	r5, r0
 800760c:	9b08      	ldr	r3, [sp, #32]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d05c      	beq.n	80076cc <_dtoa_r+0xa3c>
 8007612:	6869      	ldr	r1, [r5, #4]
 8007614:	4648      	mov	r0, r9
 8007616:	f000 fa0b 	bl	8007a30 <_Balloc>
 800761a:	4606      	mov	r6, r0
 800761c:	b928      	cbnz	r0, 800762a <_dtoa_r+0x99a>
 800761e:	4b82      	ldr	r3, [pc, #520]	@ (8007828 <_dtoa_r+0xb98>)
 8007620:	4602      	mov	r2, r0
 8007622:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007626:	f7ff bb4a 	b.w	8006cbe <_dtoa_r+0x2e>
 800762a:	692a      	ldr	r2, [r5, #16]
 800762c:	3202      	adds	r2, #2
 800762e:	0092      	lsls	r2, r2, #2
 8007630:	f105 010c 	add.w	r1, r5, #12
 8007634:	300c      	adds	r0, #12
 8007636:	f001 ff69 	bl	800950c <memcpy>
 800763a:	2201      	movs	r2, #1
 800763c:	4631      	mov	r1, r6
 800763e:	4648      	mov	r0, r9
 8007640:	f000 fc46 	bl	8007ed0 <__lshift>
 8007644:	f10a 0301 	add.w	r3, sl, #1
 8007648:	9300      	str	r3, [sp, #0]
 800764a:	eb0a 030b 	add.w	r3, sl, fp
 800764e:	9308      	str	r3, [sp, #32]
 8007650:	9b04      	ldr	r3, [sp, #16]
 8007652:	f003 0301 	and.w	r3, r3, #1
 8007656:	462f      	mov	r7, r5
 8007658:	9306      	str	r3, [sp, #24]
 800765a:	4605      	mov	r5, r0
 800765c:	9b00      	ldr	r3, [sp, #0]
 800765e:	9802      	ldr	r0, [sp, #8]
 8007660:	4621      	mov	r1, r4
 8007662:	f103 3bff 	add.w	fp, r3, #4294967295
 8007666:	f7ff fa89 	bl	8006b7c <quorem>
 800766a:	4603      	mov	r3, r0
 800766c:	3330      	adds	r3, #48	@ 0x30
 800766e:	9003      	str	r0, [sp, #12]
 8007670:	4639      	mov	r1, r7
 8007672:	9802      	ldr	r0, [sp, #8]
 8007674:	9309      	str	r3, [sp, #36]	@ 0x24
 8007676:	f000 fc97 	bl	8007fa8 <__mcmp>
 800767a:	462a      	mov	r2, r5
 800767c:	9004      	str	r0, [sp, #16]
 800767e:	4621      	mov	r1, r4
 8007680:	4648      	mov	r0, r9
 8007682:	f000 fcad 	bl	8007fe0 <__mdiff>
 8007686:	68c2      	ldr	r2, [r0, #12]
 8007688:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800768a:	4606      	mov	r6, r0
 800768c:	bb02      	cbnz	r2, 80076d0 <_dtoa_r+0xa40>
 800768e:	4601      	mov	r1, r0
 8007690:	9802      	ldr	r0, [sp, #8]
 8007692:	f000 fc89 	bl	8007fa8 <__mcmp>
 8007696:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007698:	4602      	mov	r2, r0
 800769a:	4631      	mov	r1, r6
 800769c:	4648      	mov	r0, r9
 800769e:	920c      	str	r2, [sp, #48]	@ 0x30
 80076a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80076a2:	f000 fa05 	bl	8007ab0 <_Bfree>
 80076a6:	9b07      	ldr	r3, [sp, #28]
 80076a8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80076aa:	9e00      	ldr	r6, [sp, #0]
 80076ac:	ea42 0103 	orr.w	r1, r2, r3
 80076b0:	9b06      	ldr	r3, [sp, #24]
 80076b2:	4319      	orrs	r1, r3
 80076b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076b6:	d10d      	bne.n	80076d4 <_dtoa_r+0xa44>
 80076b8:	2b39      	cmp	r3, #57	@ 0x39
 80076ba:	d027      	beq.n	800770c <_dtoa_r+0xa7c>
 80076bc:	9a04      	ldr	r2, [sp, #16]
 80076be:	2a00      	cmp	r2, #0
 80076c0:	dd01      	ble.n	80076c6 <_dtoa_r+0xa36>
 80076c2:	9b03      	ldr	r3, [sp, #12]
 80076c4:	3331      	adds	r3, #49	@ 0x31
 80076c6:	f88b 3000 	strb.w	r3, [fp]
 80076ca:	e52e      	b.n	800712a <_dtoa_r+0x49a>
 80076cc:	4628      	mov	r0, r5
 80076ce:	e7b9      	b.n	8007644 <_dtoa_r+0x9b4>
 80076d0:	2201      	movs	r2, #1
 80076d2:	e7e2      	b.n	800769a <_dtoa_r+0xa0a>
 80076d4:	9904      	ldr	r1, [sp, #16]
 80076d6:	2900      	cmp	r1, #0
 80076d8:	db04      	blt.n	80076e4 <_dtoa_r+0xa54>
 80076da:	9807      	ldr	r0, [sp, #28]
 80076dc:	4301      	orrs	r1, r0
 80076de:	9806      	ldr	r0, [sp, #24]
 80076e0:	4301      	orrs	r1, r0
 80076e2:	d120      	bne.n	8007726 <_dtoa_r+0xa96>
 80076e4:	2a00      	cmp	r2, #0
 80076e6:	ddee      	ble.n	80076c6 <_dtoa_r+0xa36>
 80076e8:	9902      	ldr	r1, [sp, #8]
 80076ea:	9300      	str	r3, [sp, #0]
 80076ec:	2201      	movs	r2, #1
 80076ee:	4648      	mov	r0, r9
 80076f0:	f000 fbee 	bl	8007ed0 <__lshift>
 80076f4:	4621      	mov	r1, r4
 80076f6:	9002      	str	r0, [sp, #8]
 80076f8:	f000 fc56 	bl	8007fa8 <__mcmp>
 80076fc:	2800      	cmp	r0, #0
 80076fe:	9b00      	ldr	r3, [sp, #0]
 8007700:	dc02      	bgt.n	8007708 <_dtoa_r+0xa78>
 8007702:	d1e0      	bne.n	80076c6 <_dtoa_r+0xa36>
 8007704:	07da      	lsls	r2, r3, #31
 8007706:	d5de      	bpl.n	80076c6 <_dtoa_r+0xa36>
 8007708:	2b39      	cmp	r3, #57	@ 0x39
 800770a:	d1da      	bne.n	80076c2 <_dtoa_r+0xa32>
 800770c:	2339      	movs	r3, #57	@ 0x39
 800770e:	f88b 3000 	strb.w	r3, [fp]
 8007712:	4633      	mov	r3, r6
 8007714:	461e      	mov	r6, r3
 8007716:	3b01      	subs	r3, #1
 8007718:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800771c:	2a39      	cmp	r2, #57	@ 0x39
 800771e:	d04e      	beq.n	80077be <_dtoa_r+0xb2e>
 8007720:	3201      	adds	r2, #1
 8007722:	701a      	strb	r2, [r3, #0]
 8007724:	e501      	b.n	800712a <_dtoa_r+0x49a>
 8007726:	2a00      	cmp	r2, #0
 8007728:	dd03      	ble.n	8007732 <_dtoa_r+0xaa2>
 800772a:	2b39      	cmp	r3, #57	@ 0x39
 800772c:	d0ee      	beq.n	800770c <_dtoa_r+0xa7c>
 800772e:	3301      	adds	r3, #1
 8007730:	e7c9      	b.n	80076c6 <_dtoa_r+0xa36>
 8007732:	9a00      	ldr	r2, [sp, #0]
 8007734:	9908      	ldr	r1, [sp, #32]
 8007736:	f802 3c01 	strb.w	r3, [r2, #-1]
 800773a:	428a      	cmp	r2, r1
 800773c:	d028      	beq.n	8007790 <_dtoa_r+0xb00>
 800773e:	9902      	ldr	r1, [sp, #8]
 8007740:	2300      	movs	r3, #0
 8007742:	220a      	movs	r2, #10
 8007744:	4648      	mov	r0, r9
 8007746:	f000 f9d5 	bl	8007af4 <__multadd>
 800774a:	42af      	cmp	r7, r5
 800774c:	9002      	str	r0, [sp, #8]
 800774e:	f04f 0300 	mov.w	r3, #0
 8007752:	f04f 020a 	mov.w	r2, #10
 8007756:	4639      	mov	r1, r7
 8007758:	4648      	mov	r0, r9
 800775a:	d107      	bne.n	800776c <_dtoa_r+0xadc>
 800775c:	f000 f9ca 	bl	8007af4 <__multadd>
 8007760:	4607      	mov	r7, r0
 8007762:	4605      	mov	r5, r0
 8007764:	9b00      	ldr	r3, [sp, #0]
 8007766:	3301      	adds	r3, #1
 8007768:	9300      	str	r3, [sp, #0]
 800776a:	e777      	b.n	800765c <_dtoa_r+0x9cc>
 800776c:	f000 f9c2 	bl	8007af4 <__multadd>
 8007770:	4629      	mov	r1, r5
 8007772:	4607      	mov	r7, r0
 8007774:	2300      	movs	r3, #0
 8007776:	220a      	movs	r2, #10
 8007778:	4648      	mov	r0, r9
 800777a:	f000 f9bb 	bl	8007af4 <__multadd>
 800777e:	4605      	mov	r5, r0
 8007780:	e7f0      	b.n	8007764 <_dtoa_r+0xad4>
 8007782:	f1bb 0f00 	cmp.w	fp, #0
 8007786:	bfcc      	ite	gt
 8007788:	465e      	movgt	r6, fp
 800778a:	2601      	movle	r6, #1
 800778c:	4456      	add	r6, sl
 800778e:	2700      	movs	r7, #0
 8007790:	9902      	ldr	r1, [sp, #8]
 8007792:	9300      	str	r3, [sp, #0]
 8007794:	2201      	movs	r2, #1
 8007796:	4648      	mov	r0, r9
 8007798:	f000 fb9a 	bl	8007ed0 <__lshift>
 800779c:	4621      	mov	r1, r4
 800779e:	9002      	str	r0, [sp, #8]
 80077a0:	f000 fc02 	bl	8007fa8 <__mcmp>
 80077a4:	2800      	cmp	r0, #0
 80077a6:	dcb4      	bgt.n	8007712 <_dtoa_r+0xa82>
 80077a8:	d102      	bne.n	80077b0 <_dtoa_r+0xb20>
 80077aa:	9b00      	ldr	r3, [sp, #0]
 80077ac:	07db      	lsls	r3, r3, #31
 80077ae:	d4b0      	bmi.n	8007712 <_dtoa_r+0xa82>
 80077b0:	4633      	mov	r3, r6
 80077b2:	461e      	mov	r6, r3
 80077b4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80077b8:	2a30      	cmp	r2, #48	@ 0x30
 80077ba:	d0fa      	beq.n	80077b2 <_dtoa_r+0xb22>
 80077bc:	e4b5      	b.n	800712a <_dtoa_r+0x49a>
 80077be:	459a      	cmp	sl, r3
 80077c0:	d1a8      	bne.n	8007714 <_dtoa_r+0xa84>
 80077c2:	2331      	movs	r3, #49	@ 0x31
 80077c4:	f108 0801 	add.w	r8, r8, #1
 80077c8:	f88a 3000 	strb.w	r3, [sl]
 80077cc:	e4ad      	b.n	800712a <_dtoa_r+0x49a>
 80077ce:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80077d0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800782c <_dtoa_r+0xb9c>
 80077d4:	b11b      	cbz	r3, 80077de <_dtoa_r+0xb4e>
 80077d6:	f10a 0308 	add.w	r3, sl, #8
 80077da:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80077dc:	6013      	str	r3, [r2, #0]
 80077de:	4650      	mov	r0, sl
 80077e0:	b017      	add	sp, #92	@ 0x5c
 80077e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077e6:	9b07      	ldr	r3, [sp, #28]
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	f77f ae2e 	ble.w	800744a <_dtoa_r+0x7ba>
 80077ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80077f0:	9308      	str	r3, [sp, #32]
 80077f2:	2001      	movs	r0, #1
 80077f4:	e64d      	b.n	8007492 <_dtoa_r+0x802>
 80077f6:	f1bb 0f00 	cmp.w	fp, #0
 80077fa:	f77f aed9 	ble.w	80075b0 <_dtoa_r+0x920>
 80077fe:	4656      	mov	r6, sl
 8007800:	9802      	ldr	r0, [sp, #8]
 8007802:	4621      	mov	r1, r4
 8007804:	f7ff f9ba 	bl	8006b7c <quorem>
 8007808:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800780c:	f806 3b01 	strb.w	r3, [r6], #1
 8007810:	eba6 020a 	sub.w	r2, r6, sl
 8007814:	4593      	cmp	fp, r2
 8007816:	ddb4      	ble.n	8007782 <_dtoa_r+0xaf2>
 8007818:	9902      	ldr	r1, [sp, #8]
 800781a:	2300      	movs	r3, #0
 800781c:	220a      	movs	r2, #10
 800781e:	4648      	mov	r0, r9
 8007820:	f000 f968 	bl	8007af4 <__multadd>
 8007824:	9002      	str	r0, [sp, #8]
 8007826:	e7eb      	b.n	8007800 <_dtoa_r+0xb70>
 8007828:	0800a30d 	.word	0x0800a30d
 800782c:	0800a291 	.word	0x0800a291

08007830 <_free_r>:
 8007830:	b538      	push	{r3, r4, r5, lr}
 8007832:	4605      	mov	r5, r0
 8007834:	2900      	cmp	r1, #0
 8007836:	d041      	beq.n	80078bc <_free_r+0x8c>
 8007838:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800783c:	1f0c      	subs	r4, r1, #4
 800783e:	2b00      	cmp	r3, #0
 8007840:	bfb8      	it	lt
 8007842:	18e4      	addlt	r4, r4, r3
 8007844:	f000 f8e8 	bl	8007a18 <__malloc_lock>
 8007848:	4a1d      	ldr	r2, [pc, #116]	@ (80078c0 <_free_r+0x90>)
 800784a:	6813      	ldr	r3, [r2, #0]
 800784c:	b933      	cbnz	r3, 800785c <_free_r+0x2c>
 800784e:	6063      	str	r3, [r4, #4]
 8007850:	6014      	str	r4, [r2, #0]
 8007852:	4628      	mov	r0, r5
 8007854:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007858:	f000 b8e4 	b.w	8007a24 <__malloc_unlock>
 800785c:	42a3      	cmp	r3, r4
 800785e:	d908      	bls.n	8007872 <_free_r+0x42>
 8007860:	6820      	ldr	r0, [r4, #0]
 8007862:	1821      	adds	r1, r4, r0
 8007864:	428b      	cmp	r3, r1
 8007866:	bf01      	itttt	eq
 8007868:	6819      	ldreq	r1, [r3, #0]
 800786a:	685b      	ldreq	r3, [r3, #4]
 800786c:	1809      	addeq	r1, r1, r0
 800786e:	6021      	streq	r1, [r4, #0]
 8007870:	e7ed      	b.n	800784e <_free_r+0x1e>
 8007872:	461a      	mov	r2, r3
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	b10b      	cbz	r3, 800787c <_free_r+0x4c>
 8007878:	42a3      	cmp	r3, r4
 800787a:	d9fa      	bls.n	8007872 <_free_r+0x42>
 800787c:	6811      	ldr	r1, [r2, #0]
 800787e:	1850      	adds	r0, r2, r1
 8007880:	42a0      	cmp	r0, r4
 8007882:	d10b      	bne.n	800789c <_free_r+0x6c>
 8007884:	6820      	ldr	r0, [r4, #0]
 8007886:	4401      	add	r1, r0
 8007888:	1850      	adds	r0, r2, r1
 800788a:	4283      	cmp	r3, r0
 800788c:	6011      	str	r1, [r2, #0]
 800788e:	d1e0      	bne.n	8007852 <_free_r+0x22>
 8007890:	6818      	ldr	r0, [r3, #0]
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	6053      	str	r3, [r2, #4]
 8007896:	4408      	add	r0, r1
 8007898:	6010      	str	r0, [r2, #0]
 800789a:	e7da      	b.n	8007852 <_free_r+0x22>
 800789c:	d902      	bls.n	80078a4 <_free_r+0x74>
 800789e:	230c      	movs	r3, #12
 80078a0:	602b      	str	r3, [r5, #0]
 80078a2:	e7d6      	b.n	8007852 <_free_r+0x22>
 80078a4:	6820      	ldr	r0, [r4, #0]
 80078a6:	1821      	adds	r1, r4, r0
 80078a8:	428b      	cmp	r3, r1
 80078aa:	bf04      	itt	eq
 80078ac:	6819      	ldreq	r1, [r3, #0]
 80078ae:	685b      	ldreq	r3, [r3, #4]
 80078b0:	6063      	str	r3, [r4, #4]
 80078b2:	bf04      	itt	eq
 80078b4:	1809      	addeq	r1, r1, r0
 80078b6:	6021      	streq	r1, [r4, #0]
 80078b8:	6054      	str	r4, [r2, #4]
 80078ba:	e7ca      	b.n	8007852 <_free_r+0x22>
 80078bc:	bd38      	pop	{r3, r4, r5, pc}
 80078be:	bf00      	nop
 80078c0:	2000060c 	.word	0x2000060c

080078c4 <malloc>:
 80078c4:	4b02      	ldr	r3, [pc, #8]	@ (80078d0 <malloc+0xc>)
 80078c6:	4601      	mov	r1, r0
 80078c8:	6818      	ldr	r0, [r3, #0]
 80078ca:	f000 b825 	b.w	8007918 <_malloc_r>
 80078ce:	bf00      	nop
 80078d0:	20000024 	.word	0x20000024

080078d4 <sbrk_aligned>:
 80078d4:	b570      	push	{r4, r5, r6, lr}
 80078d6:	4e0f      	ldr	r6, [pc, #60]	@ (8007914 <sbrk_aligned+0x40>)
 80078d8:	460c      	mov	r4, r1
 80078da:	6831      	ldr	r1, [r6, #0]
 80078dc:	4605      	mov	r5, r0
 80078de:	b911      	cbnz	r1, 80078e6 <sbrk_aligned+0x12>
 80078e0:	f001 fe04 	bl	80094ec <_sbrk_r>
 80078e4:	6030      	str	r0, [r6, #0]
 80078e6:	4621      	mov	r1, r4
 80078e8:	4628      	mov	r0, r5
 80078ea:	f001 fdff 	bl	80094ec <_sbrk_r>
 80078ee:	1c43      	adds	r3, r0, #1
 80078f0:	d103      	bne.n	80078fa <sbrk_aligned+0x26>
 80078f2:	f04f 34ff 	mov.w	r4, #4294967295
 80078f6:	4620      	mov	r0, r4
 80078f8:	bd70      	pop	{r4, r5, r6, pc}
 80078fa:	1cc4      	adds	r4, r0, #3
 80078fc:	f024 0403 	bic.w	r4, r4, #3
 8007900:	42a0      	cmp	r0, r4
 8007902:	d0f8      	beq.n	80078f6 <sbrk_aligned+0x22>
 8007904:	1a21      	subs	r1, r4, r0
 8007906:	4628      	mov	r0, r5
 8007908:	f001 fdf0 	bl	80094ec <_sbrk_r>
 800790c:	3001      	adds	r0, #1
 800790e:	d1f2      	bne.n	80078f6 <sbrk_aligned+0x22>
 8007910:	e7ef      	b.n	80078f2 <sbrk_aligned+0x1e>
 8007912:	bf00      	nop
 8007914:	20000608 	.word	0x20000608

08007918 <_malloc_r>:
 8007918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800791c:	1ccd      	adds	r5, r1, #3
 800791e:	f025 0503 	bic.w	r5, r5, #3
 8007922:	3508      	adds	r5, #8
 8007924:	2d0c      	cmp	r5, #12
 8007926:	bf38      	it	cc
 8007928:	250c      	movcc	r5, #12
 800792a:	2d00      	cmp	r5, #0
 800792c:	4606      	mov	r6, r0
 800792e:	db01      	blt.n	8007934 <_malloc_r+0x1c>
 8007930:	42a9      	cmp	r1, r5
 8007932:	d904      	bls.n	800793e <_malloc_r+0x26>
 8007934:	230c      	movs	r3, #12
 8007936:	6033      	str	r3, [r6, #0]
 8007938:	2000      	movs	r0, #0
 800793a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800793e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007a14 <_malloc_r+0xfc>
 8007942:	f000 f869 	bl	8007a18 <__malloc_lock>
 8007946:	f8d8 3000 	ldr.w	r3, [r8]
 800794a:	461c      	mov	r4, r3
 800794c:	bb44      	cbnz	r4, 80079a0 <_malloc_r+0x88>
 800794e:	4629      	mov	r1, r5
 8007950:	4630      	mov	r0, r6
 8007952:	f7ff ffbf 	bl	80078d4 <sbrk_aligned>
 8007956:	1c43      	adds	r3, r0, #1
 8007958:	4604      	mov	r4, r0
 800795a:	d158      	bne.n	8007a0e <_malloc_r+0xf6>
 800795c:	f8d8 4000 	ldr.w	r4, [r8]
 8007960:	4627      	mov	r7, r4
 8007962:	2f00      	cmp	r7, #0
 8007964:	d143      	bne.n	80079ee <_malloc_r+0xd6>
 8007966:	2c00      	cmp	r4, #0
 8007968:	d04b      	beq.n	8007a02 <_malloc_r+0xea>
 800796a:	6823      	ldr	r3, [r4, #0]
 800796c:	4639      	mov	r1, r7
 800796e:	4630      	mov	r0, r6
 8007970:	eb04 0903 	add.w	r9, r4, r3
 8007974:	f001 fdba 	bl	80094ec <_sbrk_r>
 8007978:	4581      	cmp	r9, r0
 800797a:	d142      	bne.n	8007a02 <_malloc_r+0xea>
 800797c:	6821      	ldr	r1, [r4, #0]
 800797e:	1a6d      	subs	r5, r5, r1
 8007980:	4629      	mov	r1, r5
 8007982:	4630      	mov	r0, r6
 8007984:	f7ff ffa6 	bl	80078d4 <sbrk_aligned>
 8007988:	3001      	adds	r0, #1
 800798a:	d03a      	beq.n	8007a02 <_malloc_r+0xea>
 800798c:	6823      	ldr	r3, [r4, #0]
 800798e:	442b      	add	r3, r5
 8007990:	6023      	str	r3, [r4, #0]
 8007992:	f8d8 3000 	ldr.w	r3, [r8]
 8007996:	685a      	ldr	r2, [r3, #4]
 8007998:	bb62      	cbnz	r2, 80079f4 <_malloc_r+0xdc>
 800799a:	f8c8 7000 	str.w	r7, [r8]
 800799e:	e00f      	b.n	80079c0 <_malloc_r+0xa8>
 80079a0:	6822      	ldr	r2, [r4, #0]
 80079a2:	1b52      	subs	r2, r2, r5
 80079a4:	d420      	bmi.n	80079e8 <_malloc_r+0xd0>
 80079a6:	2a0b      	cmp	r2, #11
 80079a8:	d917      	bls.n	80079da <_malloc_r+0xc2>
 80079aa:	1961      	adds	r1, r4, r5
 80079ac:	42a3      	cmp	r3, r4
 80079ae:	6025      	str	r5, [r4, #0]
 80079b0:	bf18      	it	ne
 80079b2:	6059      	strne	r1, [r3, #4]
 80079b4:	6863      	ldr	r3, [r4, #4]
 80079b6:	bf08      	it	eq
 80079b8:	f8c8 1000 	streq.w	r1, [r8]
 80079bc:	5162      	str	r2, [r4, r5]
 80079be:	604b      	str	r3, [r1, #4]
 80079c0:	4630      	mov	r0, r6
 80079c2:	f000 f82f 	bl	8007a24 <__malloc_unlock>
 80079c6:	f104 000b 	add.w	r0, r4, #11
 80079ca:	1d23      	adds	r3, r4, #4
 80079cc:	f020 0007 	bic.w	r0, r0, #7
 80079d0:	1ac2      	subs	r2, r0, r3
 80079d2:	bf1c      	itt	ne
 80079d4:	1a1b      	subne	r3, r3, r0
 80079d6:	50a3      	strne	r3, [r4, r2]
 80079d8:	e7af      	b.n	800793a <_malloc_r+0x22>
 80079da:	6862      	ldr	r2, [r4, #4]
 80079dc:	42a3      	cmp	r3, r4
 80079de:	bf0c      	ite	eq
 80079e0:	f8c8 2000 	streq.w	r2, [r8]
 80079e4:	605a      	strne	r2, [r3, #4]
 80079e6:	e7eb      	b.n	80079c0 <_malloc_r+0xa8>
 80079e8:	4623      	mov	r3, r4
 80079ea:	6864      	ldr	r4, [r4, #4]
 80079ec:	e7ae      	b.n	800794c <_malloc_r+0x34>
 80079ee:	463c      	mov	r4, r7
 80079f0:	687f      	ldr	r7, [r7, #4]
 80079f2:	e7b6      	b.n	8007962 <_malloc_r+0x4a>
 80079f4:	461a      	mov	r2, r3
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	42a3      	cmp	r3, r4
 80079fa:	d1fb      	bne.n	80079f4 <_malloc_r+0xdc>
 80079fc:	2300      	movs	r3, #0
 80079fe:	6053      	str	r3, [r2, #4]
 8007a00:	e7de      	b.n	80079c0 <_malloc_r+0xa8>
 8007a02:	230c      	movs	r3, #12
 8007a04:	6033      	str	r3, [r6, #0]
 8007a06:	4630      	mov	r0, r6
 8007a08:	f000 f80c 	bl	8007a24 <__malloc_unlock>
 8007a0c:	e794      	b.n	8007938 <_malloc_r+0x20>
 8007a0e:	6005      	str	r5, [r0, #0]
 8007a10:	e7d6      	b.n	80079c0 <_malloc_r+0xa8>
 8007a12:	bf00      	nop
 8007a14:	2000060c 	.word	0x2000060c

08007a18 <__malloc_lock>:
 8007a18:	4801      	ldr	r0, [pc, #4]	@ (8007a20 <__malloc_lock+0x8>)
 8007a1a:	f7ff b8a6 	b.w	8006b6a <__retarget_lock_acquire_recursive>
 8007a1e:	bf00      	nop
 8007a20:	20000604 	.word	0x20000604

08007a24 <__malloc_unlock>:
 8007a24:	4801      	ldr	r0, [pc, #4]	@ (8007a2c <__malloc_unlock+0x8>)
 8007a26:	f7ff b8a1 	b.w	8006b6c <__retarget_lock_release_recursive>
 8007a2a:	bf00      	nop
 8007a2c:	20000604 	.word	0x20000604

08007a30 <_Balloc>:
 8007a30:	b570      	push	{r4, r5, r6, lr}
 8007a32:	69c6      	ldr	r6, [r0, #28]
 8007a34:	4604      	mov	r4, r0
 8007a36:	460d      	mov	r5, r1
 8007a38:	b976      	cbnz	r6, 8007a58 <_Balloc+0x28>
 8007a3a:	2010      	movs	r0, #16
 8007a3c:	f7ff ff42 	bl	80078c4 <malloc>
 8007a40:	4602      	mov	r2, r0
 8007a42:	61e0      	str	r0, [r4, #28]
 8007a44:	b920      	cbnz	r0, 8007a50 <_Balloc+0x20>
 8007a46:	4b18      	ldr	r3, [pc, #96]	@ (8007aa8 <_Balloc+0x78>)
 8007a48:	4818      	ldr	r0, [pc, #96]	@ (8007aac <_Balloc+0x7c>)
 8007a4a:	216b      	movs	r1, #107	@ 0x6b
 8007a4c:	f001 fd74 	bl	8009538 <__assert_func>
 8007a50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a54:	6006      	str	r6, [r0, #0]
 8007a56:	60c6      	str	r6, [r0, #12]
 8007a58:	69e6      	ldr	r6, [r4, #28]
 8007a5a:	68f3      	ldr	r3, [r6, #12]
 8007a5c:	b183      	cbz	r3, 8007a80 <_Balloc+0x50>
 8007a5e:	69e3      	ldr	r3, [r4, #28]
 8007a60:	68db      	ldr	r3, [r3, #12]
 8007a62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007a66:	b9b8      	cbnz	r0, 8007a98 <_Balloc+0x68>
 8007a68:	2101      	movs	r1, #1
 8007a6a:	fa01 f605 	lsl.w	r6, r1, r5
 8007a6e:	1d72      	adds	r2, r6, #5
 8007a70:	0092      	lsls	r2, r2, #2
 8007a72:	4620      	mov	r0, r4
 8007a74:	f001 fd7e 	bl	8009574 <_calloc_r>
 8007a78:	b160      	cbz	r0, 8007a94 <_Balloc+0x64>
 8007a7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007a7e:	e00e      	b.n	8007a9e <_Balloc+0x6e>
 8007a80:	2221      	movs	r2, #33	@ 0x21
 8007a82:	2104      	movs	r1, #4
 8007a84:	4620      	mov	r0, r4
 8007a86:	f001 fd75 	bl	8009574 <_calloc_r>
 8007a8a:	69e3      	ldr	r3, [r4, #28]
 8007a8c:	60f0      	str	r0, [r6, #12]
 8007a8e:	68db      	ldr	r3, [r3, #12]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d1e4      	bne.n	8007a5e <_Balloc+0x2e>
 8007a94:	2000      	movs	r0, #0
 8007a96:	bd70      	pop	{r4, r5, r6, pc}
 8007a98:	6802      	ldr	r2, [r0, #0]
 8007a9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007aa4:	e7f7      	b.n	8007a96 <_Balloc+0x66>
 8007aa6:	bf00      	nop
 8007aa8:	0800a29e 	.word	0x0800a29e
 8007aac:	0800a31e 	.word	0x0800a31e

08007ab0 <_Bfree>:
 8007ab0:	b570      	push	{r4, r5, r6, lr}
 8007ab2:	69c6      	ldr	r6, [r0, #28]
 8007ab4:	4605      	mov	r5, r0
 8007ab6:	460c      	mov	r4, r1
 8007ab8:	b976      	cbnz	r6, 8007ad8 <_Bfree+0x28>
 8007aba:	2010      	movs	r0, #16
 8007abc:	f7ff ff02 	bl	80078c4 <malloc>
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	61e8      	str	r0, [r5, #28]
 8007ac4:	b920      	cbnz	r0, 8007ad0 <_Bfree+0x20>
 8007ac6:	4b09      	ldr	r3, [pc, #36]	@ (8007aec <_Bfree+0x3c>)
 8007ac8:	4809      	ldr	r0, [pc, #36]	@ (8007af0 <_Bfree+0x40>)
 8007aca:	218f      	movs	r1, #143	@ 0x8f
 8007acc:	f001 fd34 	bl	8009538 <__assert_func>
 8007ad0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ad4:	6006      	str	r6, [r0, #0]
 8007ad6:	60c6      	str	r6, [r0, #12]
 8007ad8:	b13c      	cbz	r4, 8007aea <_Bfree+0x3a>
 8007ada:	69eb      	ldr	r3, [r5, #28]
 8007adc:	6862      	ldr	r2, [r4, #4]
 8007ade:	68db      	ldr	r3, [r3, #12]
 8007ae0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ae4:	6021      	str	r1, [r4, #0]
 8007ae6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007aea:	bd70      	pop	{r4, r5, r6, pc}
 8007aec:	0800a29e 	.word	0x0800a29e
 8007af0:	0800a31e 	.word	0x0800a31e

08007af4 <__multadd>:
 8007af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007af8:	690d      	ldr	r5, [r1, #16]
 8007afa:	4607      	mov	r7, r0
 8007afc:	460c      	mov	r4, r1
 8007afe:	461e      	mov	r6, r3
 8007b00:	f101 0c14 	add.w	ip, r1, #20
 8007b04:	2000      	movs	r0, #0
 8007b06:	f8dc 3000 	ldr.w	r3, [ip]
 8007b0a:	b299      	uxth	r1, r3
 8007b0c:	fb02 6101 	mla	r1, r2, r1, r6
 8007b10:	0c1e      	lsrs	r6, r3, #16
 8007b12:	0c0b      	lsrs	r3, r1, #16
 8007b14:	fb02 3306 	mla	r3, r2, r6, r3
 8007b18:	b289      	uxth	r1, r1
 8007b1a:	3001      	adds	r0, #1
 8007b1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007b20:	4285      	cmp	r5, r0
 8007b22:	f84c 1b04 	str.w	r1, [ip], #4
 8007b26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007b2a:	dcec      	bgt.n	8007b06 <__multadd+0x12>
 8007b2c:	b30e      	cbz	r6, 8007b72 <__multadd+0x7e>
 8007b2e:	68a3      	ldr	r3, [r4, #8]
 8007b30:	42ab      	cmp	r3, r5
 8007b32:	dc19      	bgt.n	8007b68 <__multadd+0x74>
 8007b34:	6861      	ldr	r1, [r4, #4]
 8007b36:	4638      	mov	r0, r7
 8007b38:	3101      	adds	r1, #1
 8007b3a:	f7ff ff79 	bl	8007a30 <_Balloc>
 8007b3e:	4680      	mov	r8, r0
 8007b40:	b928      	cbnz	r0, 8007b4e <__multadd+0x5a>
 8007b42:	4602      	mov	r2, r0
 8007b44:	4b0c      	ldr	r3, [pc, #48]	@ (8007b78 <__multadd+0x84>)
 8007b46:	480d      	ldr	r0, [pc, #52]	@ (8007b7c <__multadd+0x88>)
 8007b48:	21ba      	movs	r1, #186	@ 0xba
 8007b4a:	f001 fcf5 	bl	8009538 <__assert_func>
 8007b4e:	6922      	ldr	r2, [r4, #16]
 8007b50:	3202      	adds	r2, #2
 8007b52:	f104 010c 	add.w	r1, r4, #12
 8007b56:	0092      	lsls	r2, r2, #2
 8007b58:	300c      	adds	r0, #12
 8007b5a:	f001 fcd7 	bl	800950c <memcpy>
 8007b5e:	4621      	mov	r1, r4
 8007b60:	4638      	mov	r0, r7
 8007b62:	f7ff ffa5 	bl	8007ab0 <_Bfree>
 8007b66:	4644      	mov	r4, r8
 8007b68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007b6c:	3501      	adds	r5, #1
 8007b6e:	615e      	str	r6, [r3, #20]
 8007b70:	6125      	str	r5, [r4, #16]
 8007b72:	4620      	mov	r0, r4
 8007b74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b78:	0800a30d 	.word	0x0800a30d
 8007b7c:	0800a31e 	.word	0x0800a31e

08007b80 <__s2b>:
 8007b80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b84:	460c      	mov	r4, r1
 8007b86:	4615      	mov	r5, r2
 8007b88:	461f      	mov	r7, r3
 8007b8a:	2209      	movs	r2, #9
 8007b8c:	3308      	adds	r3, #8
 8007b8e:	4606      	mov	r6, r0
 8007b90:	fb93 f3f2 	sdiv	r3, r3, r2
 8007b94:	2100      	movs	r1, #0
 8007b96:	2201      	movs	r2, #1
 8007b98:	429a      	cmp	r2, r3
 8007b9a:	db09      	blt.n	8007bb0 <__s2b+0x30>
 8007b9c:	4630      	mov	r0, r6
 8007b9e:	f7ff ff47 	bl	8007a30 <_Balloc>
 8007ba2:	b940      	cbnz	r0, 8007bb6 <__s2b+0x36>
 8007ba4:	4602      	mov	r2, r0
 8007ba6:	4b19      	ldr	r3, [pc, #100]	@ (8007c0c <__s2b+0x8c>)
 8007ba8:	4819      	ldr	r0, [pc, #100]	@ (8007c10 <__s2b+0x90>)
 8007baa:	21d3      	movs	r1, #211	@ 0xd3
 8007bac:	f001 fcc4 	bl	8009538 <__assert_func>
 8007bb0:	0052      	lsls	r2, r2, #1
 8007bb2:	3101      	adds	r1, #1
 8007bb4:	e7f0      	b.n	8007b98 <__s2b+0x18>
 8007bb6:	9b08      	ldr	r3, [sp, #32]
 8007bb8:	6143      	str	r3, [r0, #20]
 8007bba:	2d09      	cmp	r5, #9
 8007bbc:	f04f 0301 	mov.w	r3, #1
 8007bc0:	6103      	str	r3, [r0, #16]
 8007bc2:	dd16      	ble.n	8007bf2 <__s2b+0x72>
 8007bc4:	f104 0909 	add.w	r9, r4, #9
 8007bc8:	46c8      	mov	r8, r9
 8007bca:	442c      	add	r4, r5
 8007bcc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007bd0:	4601      	mov	r1, r0
 8007bd2:	3b30      	subs	r3, #48	@ 0x30
 8007bd4:	220a      	movs	r2, #10
 8007bd6:	4630      	mov	r0, r6
 8007bd8:	f7ff ff8c 	bl	8007af4 <__multadd>
 8007bdc:	45a0      	cmp	r8, r4
 8007bde:	d1f5      	bne.n	8007bcc <__s2b+0x4c>
 8007be0:	f1a5 0408 	sub.w	r4, r5, #8
 8007be4:	444c      	add	r4, r9
 8007be6:	1b2d      	subs	r5, r5, r4
 8007be8:	1963      	adds	r3, r4, r5
 8007bea:	42bb      	cmp	r3, r7
 8007bec:	db04      	blt.n	8007bf8 <__s2b+0x78>
 8007bee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bf2:	340a      	adds	r4, #10
 8007bf4:	2509      	movs	r5, #9
 8007bf6:	e7f6      	b.n	8007be6 <__s2b+0x66>
 8007bf8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007bfc:	4601      	mov	r1, r0
 8007bfe:	3b30      	subs	r3, #48	@ 0x30
 8007c00:	220a      	movs	r2, #10
 8007c02:	4630      	mov	r0, r6
 8007c04:	f7ff ff76 	bl	8007af4 <__multadd>
 8007c08:	e7ee      	b.n	8007be8 <__s2b+0x68>
 8007c0a:	bf00      	nop
 8007c0c:	0800a30d 	.word	0x0800a30d
 8007c10:	0800a31e 	.word	0x0800a31e

08007c14 <__hi0bits>:
 8007c14:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007c18:	4603      	mov	r3, r0
 8007c1a:	bf36      	itet	cc
 8007c1c:	0403      	lslcc	r3, r0, #16
 8007c1e:	2000      	movcs	r0, #0
 8007c20:	2010      	movcc	r0, #16
 8007c22:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007c26:	bf3c      	itt	cc
 8007c28:	021b      	lslcc	r3, r3, #8
 8007c2a:	3008      	addcc	r0, #8
 8007c2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007c30:	bf3c      	itt	cc
 8007c32:	011b      	lslcc	r3, r3, #4
 8007c34:	3004      	addcc	r0, #4
 8007c36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c3a:	bf3c      	itt	cc
 8007c3c:	009b      	lslcc	r3, r3, #2
 8007c3e:	3002      	addcc	r0, #2
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	db05      	blt.n	8007c50 <__hi0bits+0x3c>
 8007c44:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007c48:	f100 0001 	add.w	r0, r0, #1
 8007c4c:	bf08      	it	eq
 8007c4e:	2020      	moveq	r0, #32
 8007c50:	4770      	bx	lr

08007c52 <__lo0bits>:
 8007c52:	6803      	ldr	r3, [r0, #0]
 8007c54:	4602      	mov	r2, r0
 8007c56:	f013 0007 	ands.w	r0, r3, #7
 8007c5a:	d00b      	beq.n	8007c74 <__lo0bits+0x22>
 8007c5c:	07d9      	lsls	r1, r3, #31
 8007c5e:	d421      	bmi.n	8007ca4 <__lo0bits+0x52>
 8007c60:	0798      	lsls	r0, r3, #30
 8007c62:	bf49      	itett	mi
 8007c64:	085b      	lsrmi	r3, r3, #1
 8007c66:	089b      	lsrpl	r3, r3, #2
 8007c68:	2001      	movmi	r0, #1
 8007c6a:	6013      	strmi	r3, [r2, #0]
 8007c6c:	bf5c      	itt	pl
 8007c6e:	6013      	strpl	r3, [r2, #0]
 8007c70:	2002      	movpl	r0, #2
 8007c72:	4770      	bx	lr
 8007c74:	b299      	uxth	r1, r3
 8007c76:	b909      	cbnz	r1, 8007c7c <__lo0bits+0x2a>
 8007c78:	0c1b      	lsrs	r3, r3, #16
 8007c7a:	2010      	movs	r0, #16
 8007c7c:	b2d9      	uxtb	r1, r3
 8007c7e:	b909      	cbnz	r1, 8007c84 <__lo0bits+0x32>
 8007c80:	3008      	adds	r0, #8
 8007c82:	0a1b      	lsrs	r3, r3, #8
 8007c84:	0719      	lsls	r1, r3, #28
 8007c86:	bf04      	itt	eq
 8007c88:	091b      	lsreq	r3, r3, #4
 8007c8a:	3004      	addeq	r0, #4
 8007c8c:	0799      	lsls	r1, r3, #30
 8007c8e:	bf04      	itt	eq
 8007c90:	089b      	lsreq	r3, r3, #2
 8007c92:	3002      	addeq	r0, #2
 8007c94:	07d9      	lsls	r1, r3, #31
 8007c96:	d403      	bmi.n	8007ca0 <__lo0bits+0x4e>
 8007c98:	085b      	lsrs	r3, r3, #1
 8007c9a:	f100 0001 	add.w	r0, r0, #1
 8007c9e:	d003      	beq.n	8007ca8 <__lo0bits+0x56>
 8007ca0:	6013      	str	r3, [r2, #0]
 8007ca2:	4770      	bx	lr
 8007ca4:	2000      	movs	r0, #0
 8007ca6:	4770      	bx	lr
 8007ca8:	2020      	movs	r0, #32
 8007caa:	4770      	bx	lr

08007cac <__i2b>:
 8007cac:	b510      	push	{r4, lr}
 8007cae:	460c      	mov	r4, r1
 8007cb0:	2101      	movs	r1, #1
 8007cb2:	f7ff febd 	bl	8007a30 <_Balloc>
 8007cb6:	4602      	mov	r2, r0
 8007cb8:	b928      	cbnz	r0, 8007cc6 <__i2b+0x1a>
 8007cba:	4b05      	ldr	r3, [pc, #20]	@ (8007cd0 <__i2b+0x24>)
 8007cbc:	4805      	ldr	r0, [pc, #20]	@ (8007cd4 <__i2b+0x28>)
 8007cbe:	f240 1145 	movw	r1, #325	@ 0x145
 8007cc2:	f001 fc39 	bl	8009538 <__assert_func>
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	6144      	str	r4, [r0, #20]
 8007cca:	6103      	str	r3, [r0, #16]
 8007ccc:	bd10      	pop	{r4, pc}
 8007cce:	bf00      	nop
 8007cd0:	0800a30d 	.word	0x0800a30d
 8007cd4:	0800a31e 	.word	0x0800a31e

08007cd8 <__multiply>:
 8007cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cdc:	4617      	mov	r7, r2
 8007cde:	690a      	ldr	r2, [r1, #16]
 8007ce0:	693b      	ldr	r3, [r7, #16]
 8007ce2:	429a      	cmp	r2, r3
 8007ce4:	bfa8      	it	ge
 8007ce6:	463b      	movge	r3, r7
 8007ce8:	4689      	mov	r9, r1
 8007cea:	bfa4      	itt	ge
 8007cec:	460f      	movge	r7, r1
 8007cee:	4699      	movge	r9, r3
 8007cf0:	693d      	ldr	r5, [r7, #16]
 8007cf2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	6879      	ldr	r1, [r7, #4]
 8007cfa:	eb05 060a 	add.w	r6, r5, sl
 8007cfe:	42b3      	cmp	r3, r6
 8007d00:	b085      	sub	sp, #20
 8007d02:	bfb8      	it	lt
 8007d04:	3101      	addlt	r1, #1
 8007d06:	f7ff fe93 	bl	8007a30 <_Balloc>
 8007d0a:	b930      	cbnz	r0, 8007d1a <__multiply+0x42>
 8007d0c:	4602      	mov	r2, r0
 8007d0e:	4b41      	ldr	r3, [pc, #260]	@ (8007e14 <__multiply+0x13c>)
 8007d10:	4841      	ldr	r0, [pc, #260]	@ (8007e18 <__multiply+0x140>)
 8007d12:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007d16:	f001 fc0f 	bl	8009538 <__assert_func>
 8007d1a:	f100 0414 	add.w	r4, r0, #20
 8007d1e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007d22:	4623      	mov	r3, r4
 8007d24:	2200      	movs	r2, #0
 8007d26:	4573      	cmp	r3, lr
 8007d28:	d320      	bcc.n	8007d6c <__multiply+0x94>
 8007d2a:	f107 0814 	add.w	r8, r7, #20
 8007d2e:	f109 0114 	add.w	r1, r9, #20
 8007d32:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007d36:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007d3a:	9302      	str	r3, [sp, #8]
 8007d3c:	1beb      	subs	r3, r5, r7
 8007d3e:	3b15      	subs	r3, #21
 8007d40:	f023 0303 	bic.w	r3, r3, #3
 8007d44:	3304      	adds	r3, #4
 8007d46:	3715      	adds	r7, #21
 8007d48:	42bd      	cmp	r5, r7
 8007d4a:	bf38      	it	cc
 8007d4c:	2304      	movcc	r3, #4
 8007d4e:	9301      	str	r3, [sp, #4]
 8007d50:	9b02      	ldr	r3, [sp, #8]
 8007d52:	9103      	str	r1, [sp, #12]
 8007d54:	428b      	cmp	r3, r1
 8007d56:	d80c      	bhi.n	8007d72 <__multiply+0x9a>
 8007d58:	2e00      	cmp	r6, #0
 8007d5a:	dd03      	ble.n	8007d64 <__multiply+0x8c>
 8007d5c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d055      	beq.n	8007e10 <__multiply+0x138>
 8007d64:	6106      	str	r6, [r0, #16]
 8007d66:	b005      	add	sp, #20
 8007d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d6c:	f843 2b04 	str.w	r2, [r3], #4
 8007d70:	e7d9      	b.n	8007d26 <__multiply+0x4e>
 8007d72:	f8b1 a000 	ldrh.w	sl, [r1]
 8007d76:	f1ba 0f00 	cmp.w	sl, #0
 8007d7a:	d01f      	beq.n	8007dbc <__multiply+0xe4>
 8007d7c:	46c4      	mov	ip, r8
 8007d7e:	46a1      	mov	r9, r4
 8007d80:	2700      	movs	r7, #0
 8007d82:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007d86:	f8d9 3000 	ldr.w	r3, [r9]
 8007d8a:	fa1f fb82 	uxth.w	fp, r2
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	fb0a 330b 	mla	r3, sl, fp, r3
 8007d94:	443b      	add	r3, r7
 8007d96:	f8d9 7000 	ldr.w	r7, [r9]
 8007d9a:	0c12      	lsrs	r2, r2, #16
 8007d9c:	0c3f      	lsrs	r7, r7, #16
 8007d9e:	fb0a 7202 	mla	r2, sl, r2, r7
 8007da2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007da6:	b29b      	uxth	r3, r3
 8007da8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007dac:	4565      	cmp	r5, ip
 8007dae:	f849 3b04 	str.w	r3, [r9], #4
 8007db2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007db6:	d8e4      	bhi.n	8007d82 <__multiply+0xaa>
 8007db8:	9b01      	ldr	r3, [sp, #4]
 8007dba:	50e7      	str	r7, [r4, r3]
 8007dbc:	9b03      	ldr	r3, [sp, #12]
 8007dbe:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007dc2:	3104      	adds	r1, #4
 8007dc4:	f1b9 0f00 	cmp.w	r9, #0
 8007dc8:	d020      	beq.n	8007e0c <__multiply+0x134>
 8007dca:	6823      	ldr	r3, [r4, #0]
 8007dcc:	4647      	mov	r7, r8
 8007dce:	46a4      	mov	ip, r4
 8007dd0:	f04f 0a00 	mov.w	sl, #0
 8007dd4:	f8b7 b000 	ldrh.w	fp, [r7]
 8007dd8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007ddc:	fb09 220b 	mla	r2, r9, fp, r2
 8007de0:	4452      	add	r2, sl
 8007de2:	b29b      	uxth	r3, r3
 8007de4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007de8:	f84c 3b04 	str.w	r3, [ip], #4
 8007dec:	f857 3b04 	ldr.w	r3, [r7], #4
 8007df0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007df4:	f8bc 3000 	ldrh.w	r3, [ip]
 8007df8:	fb09 330a 	mla	r3, r9, sl, r3
 8007dfc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007e00:	42bd      	cmp	r5, r7
 8007e02:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007e06:	d8e5      	bhi.n	8007dd4 <__multiply+0xfc>
 8007e08:	9a01      	ldr	r2, [sp, #4]
 8007e0a:	50a3      	str	r3, [r4, r2]
 8007e0c:	3404      	adds	r4, #4
 8007e0e:	e79f      	b.n	8007d50 <__multiply+0x78>
 8007e10:	3e01      	subs	r6, #1
 8007e12:	e7a1      	b.n	8007d58 <__multiply+0x80>
 8007e14:	0800a30d 	.word	0x0800a30d
 8007e18:	0800a31e 	.word	0x0800a31e

08007e1c <__pow5mult>:
 8007e1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e20:	4615      	mov	r5, r2
 8007e22:	f012 0203 	ands.w	r2, r2, #3
 8007e26:	4607      	mov	r7, r0
 8007e28:	460e      	mov	r6, r1
 8007e2a:	d007      	beq.n	8007e3c <__pow5mult+0x20>
 8007e2c:	4c25      	ldr	r4, [pc, #148]	@ (8007ec4 <__pow5mult+0xa8>)
 8007e2e:	3a01      	subs	r2, #1
 8007e30:	2300      	movs	r3, #0
 8007e32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007e36:	f7ff fe5d 	bl	8007af4 <__multadd>
 8007e3a:	4606      	mov	r6, r0
 8007e3c:	10ad      	asrs	r5, r5, #2
 8007e3e:	d03d      	beq.n	8007ebc <__pow5mult+0xa0>
 8007e40:	69fc      	ldr	r4, [r7, #28]
 8007e42:	b97c      	cbnz	r4, 8007e64 <__pow5mult+0x48>
 8007e44:	2010      	movs	r0, #16
 8007e46:	f7ff fd3d 	bl	80078c4 <malloc>
 8007e4a:	4602      	mov	r2, r0
 8007e4c:	61f8      	str	r0, [r7, #28]
 8007e4e:	b928      	cbnz	r0, 8007e5c <__pow5mult+0x40>
 8007e50:	4b1d      	ldr	r3, [pc, #116]	@ (8007ec8 <__pow5mult+0xac>)
 8007e52:	481e      	ldr	r0, [pc, #120]	@ (8007ecc <__pow5mult+0xb0>)
 8007e54:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007e58:	f001 fb6e 	bl	8009538 <__assert_func>
 8007e5c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007e60:	6004      	str	r4, [r0, #0]
 8007e62:	60c4      	str	r4, [r0, #12]
 8007e64:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007e68:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007e6c:	b94c      	cbnz	r4, 8007e82 <__pow5mult+0x66>
 8007e6e:	f240 2171 	movw	r1, #625	@ 0x271
 8007e72:	4638      	mov	r0, r7
 8007e74:	f7ff ff1a 	bl	8007cac <__i2b>
 8007e78:	2300      	movs	r3, #0
 8007e7a:	f8c8 0008 	str.w	r0, [r8, #8]
 8007e7e:	4604      	mov	r4, r0
 8007e80:	6003      	str	r3, [r0, #0]
 8007e82:	f04f 0900 	mov.w	r9, #0
 8007e86:	07eb      	lsls	r3, r5, #31
 8007e88:	d50a      	bpl.n	8007ea0 <__pow5mult+0x84>
 8007e8a:	4631      	mov	r1, r6
 8007e8c:	4622      	mov	r2, r4
 8007e8e:	4638      	mov	r0, r7
 8007e90:	f7ff ff22 	bl	8007cd8 <__multiply>
 8007e94:	4631      	mov	r1, r6
 8007e96:	4680      	mov	r8, r0
 8007e98:	4638      	mov	r0, r7
 8007e9a:	f7ff fe09 	bl	8007ab0 <_Bfree>
 8007e9e:	4646      	mov	r6, r8
 8007ea0:	106d      	asrs	r5, r5, #1
 8007ea2:	d00b      	beq.n	8007ebc <__pow5mult+0xa0>
 8007ea4:	6820      	ldr	r0, [r4, #0]
 8007ea6:	b938      	cbnz	r0, 8007eb8 <__pow5mult+0x9c>
 8007ea8:	4622      	mov	r2, r4
 8007eaa:	4621      	mov	r1, r4
 8007eac:	4638      	mov	r0, r7
 8007eae:	f7ff ff13 	bl	8007cd8 <__multiply>
 8007eb2:	6020      	str	r0, [r4, #0]
 8007eb4:	f8c0 9000 	str.w	r9, [r0]
 8007eb8:	4604      	mov	r4, r0
 8007eba:	e7e4      	b.n	8007e86 <__pow5mult+0x6a>
 8007ebc:	4630      	mov	r0, r6
 8007ebe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ec2:	bf00      	nop
 8007ec4:	0800a430 	.word	0x0800a430
 8007ec8:	0800a29e 	.word	0x0800a29e
 8007ecc:	0800a31e 	.word	0x0800a31e

08007ed0 <__lshift>:
 8007ed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ed4:	460c      	mov	r4, r1
 8007ed6:	6849      	ldr	r1, [r1, #4]
 8007ed8:	6923      	ldr	r3, [r4, #16]
 8007eda:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007ede:	68a3      	ldr	r3, [r4, #8]
 8007ee0:	4607      	mov	r7, r0
 8007ee2:	4691      	mov	r9, r2
 8007ee4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007ee8:	f108 0601 	add.w	r6, r8, #1
 8007eec:	42b3      	cmp	r3, r6
 8007eee:	db0b      	blt.n	8007f08 <__lshift+0x38>
 8007ef0:	4638      	mov	r0, r7
 8007ef2:	f7ff fd9d 	bl	8007a30 <_Balloc>
 8007ef6:	4605      	mov	r5, r0
 8007ef8:	b948      	cbnz	r0, 8007f0e <__lshift+0x3e>
 8007efa:	4602      	mov	r2, r0
 8007efc:	4b28      	ldr	r3, [pc, #160]	@ (8007fa0 <__lshift+0xd0>)
 8007efe:	4829      	ldr	r0, [pc, #164]	@ (8007fa4 <__lshift+0xd4>)
 8007f00:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007f04:	f001 fb18 	bl	8009538 <__assert_func>
 8007f08:	3101      	adds	r1, #1
 8007f0a:	005b      	lsls	r3, r3, #1
 8007f0c:	e7ee      	b.n	8007eec <__lshift+0x1c>
 8007f0e:	2300      	movs	r3, #0
 8007f10:	f100 0114 	add.w	r1, r0, #20
 8007f14:	f100 0210 	add.w	r2, r0, #16
 8007f18:	4618      	mov	r0, r3
 8007f1a:	4553      	cmp	r3, sl
 8007f1c:	db33      	blt.n	8007f86 <__lshift+0xb6>
 8007f1e:	6920      	ldr	r0, [r4, #16]
 8007f20:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007f24:	f104 0314 	add.w	r3, r4, #20
 8007f28:	f019 091f 	ands.w	r9, r9, #31
 8007f2c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007f30:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007f34:	d02b      	beq.n	8007f8e <__lshift+0xbe>
 8007f36:	f1c9 0e20 	rsb	lr, r9, #32
 8007f3a:	468a      	mov	sl, r1
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	6818      	ldr	r0, [r3, #0]
 8007f40:	fa00 f009 	lsl.w	r0, r0, r9
 8007f44:	4310      	orrs	r0, r2
 8007f46:	f84a 0b04 	str.w	r0, [sl], #4
 8007f4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f4e:	459c      	cmp	ip, r3
 8007f50:	fa22 f20e 	lsr.w	r2, r2, lr
 8007f54:	d8f3      	bhi.n	8007f3e <__lshift+0x6e>
 8007f56:	ebac 0304 	sub.w	r3, ip, r4
 8007f5a:	3b15      	subs	r3, #21
 8007f5c:	f023 0303 	bic.w	r3, r3, #3
 8007f60:	3304      	adds	r3, #4
 8007f62:	f104 0015 	add.w	r0, r4, #21
 8007f66:	4560      	cmp	r0, ip
 8007f68:	bf88      	it	hi
 8007f6a:	2304      	movhi	r3, #4
 8007f6c:	50ca      	str	r2, [r1, r3]
 8007f6e:	b10a      	cbz	r2, 8007f74 <__lshift+0xa4>
 8007f70:	f108 0602 	add.w	r6, r8, #2
 8007f74:	3e01      	subs	r6, #1
 8007f76:	4638      	mov	r0, r7
 8007f78:	612e      	str	r6, [r5, #16]
 8007f7a:	4621      	mov	r1, r4
 8007f7c:	f7ff fd98 	bl	8007ab0 <_Bfree>
 8007f80:	4628      	mov	r0, r5
 8007f82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f86:	f842 0f04 	str.w	r0, [r2, #4]!
 8007f8a:	3301      	adds	r3, #1
 8007f8c:	e7c5      	b.n	8007f1a <__lshift+0x4a>
 8007f8e:	3904      	subs	r1, #4
 8007f90:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f94:	f841 2f04 	str.w	r2, [r1, #4]!
 8007f98:	459c      	cmp	ip, r3
 8007f9a:	d8f9      	bhi.n	8007f90 <__lshift+0xc0>
 8007f9c:	e7ea      	b.n	8007f74 <__lshift+0xa4>
 8007f9e:	bf00      	nop
 8007fa0:	0800a30d 	.word	0x0800a30d
 8007fa4:	0800a31e 	.word	0x0800a31e

08007fa8 <__mcmp>:
 8007fa8:	690a      	ldr	r2, [r1, #16]
 8007faa:	4603      	mov	r3, r0
 8007fac:	6900      	ldr	r0, [r0, #16]
 8007fae:	1a80      	subs	r0, r0, r2
 8007fb0:	b530      	push	{r4, r5, lr}
 8007fb2:	d10e      	bne.n	8007fd2 <__mcmp+0x2a>
 8007fb4:	3314      	adds	r3, #20
 8007fb6:	3114      	adds	r1, #20
 8007fb8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007fbc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007fc0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007fc4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007fc8:	4295      	cmp	r5, r2
 8007fca:	d003      	beq.n	8007fd4 <__mcmp+0x2c>
 8007fcc:	d205      	bcs.n	8007fda <__mcmp+0x32>
 8007fce:	f04f 30ff 	mov.w	r0, #4294967295
 8007fd2:	bd30      	pop	{r4, r5, pc}
 8007fd4:	42a3      	cmp	r3, r4
 8007fd6:	d3f3      	bcc.n	8007fc0 <__mcmp+0x18>
 8007fd8:	e7fb      	b.n	8007fd2 <__mcmp+0x2a>
 8007fda:	2001      	movs	r0, #1
 8007fdc:	e7f9      	b.n	8007fd2 <__mcmp+0x2a>
	...

08007fe0 <__mdiff>:
 8007fe0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fe4:	4689      	mov	r9, r1
 8007fe6:	4606      	mov	r6, r0
 8007fe8:	4611      	mov	r1, r2
 8007fea:	4648      	mov	r0, r9
 8007fec:	4614      	mov	r4, r2
 8007fee:	f7ff ffdb 	bl	8007fa8 <__mcmp>
 8007ff2:	1e05      	subs	r5, r0, #0
 8007ff4:	d112      	bne.n	800801c <__mdiff+0x3c>
 8007ff6:	4629      	mov	r1, r5
 8007ff8:	4630      	mov	r0, r6
 8007ffa:	f7ff fd19 	bl	8007a30 <_Balloc>
 8007ffe:	4602      	mov	r2, r0
 8008000:	b928      	cbnz	r0, 800800e <__mdiff+0x2e>
 8008002:	4b3f      	ldr	r3, [pc, #252]	@ (8008100 <__mdiff+0x120>)
 8008004:	f240 2137 	movw	r1, #567	@ 0x237
 8008008:	483e      	ldr	r0, [pc, #248]	@ (8008104 <__mdiff+0x124>)
 800800a:	f001 fa95 	bl	8009538 <__assert_func>
 800800e:	2301      	movs	r3, #1
 8008010:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008014:	4610      	mov	r0, r2
 8008016:	b003      	add	sp, #12
 8008018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800801c:	bfbc      	itt	lt
 800801e:	464b      	movlt	r3, r9
 8008020:	46a1      	movlt	r9, r4
 8008022:	4630      	mov	r0, r6
 8008024:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008028:	bfba      	itte	lt
 800802a:	461c      	movlt	r4, r3
 800802c:	2501      	movlt	r5, #1
 800802e:	2500      	movge	r5, #0
 8008030:	f7ff fcfe 	bl	8007a30 <_Balloc>
 8008034:	4602      	mov	r2, r0
 8008036:	b918      	cbnz	r0, 8008040 <__mdiff+0x60>
 8008038:	4b31      	ldr	r3, [pc, #196]	@ (8008100 <__mdiff+0x120>)
 800803a:	f240 2145 	movw	r1, #581	@ 0x245
 800803e:	e7e3      	b.n	8008008 <__mdiff+0x28>
 8008040:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008044:	6926      	ldr	r6, [r4, #16]
 8008046:	60c5      	str	r5, [r0, #12]
 8008048:	f109 0310 	add.w	r3, r9, #16
 800804c:	f109 0514 	add.w	r5, r9, #20
 8008050:	f104 0e14 	add.w	lr, r4, #20
 8008054:	f100 0b14 	add.w	fp, r0, #20
 8008058:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800805c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008060:	9301      	str	r3, [sp, #4]
 8008062:	46d9      	mov	r9, fp
 8008064:	f04f 0c00 	mov.w	ip, #0
 8008068:	9b01      	ldr	r3, [sp, #4]
 800806a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800806e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008072:	9301      	str	r3, [sp, #4]
 8008074:	fa1f f38a 	uxth.w	r3, sl
 8008078:	4619      	mov	r1, r3
 800807a:	b283      	uxth	r3, r0
 800807c:	1acb      	subs	r3, r1, r3
 800807e:	0c00      	lsrs	r0, r0, #16
 8008080:	4463      	add	r3, ip
 8008082:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008086:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800808a:	b29b      	uxth	r3, r3
 800808c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008090:	4576      	cmp	r6, lr
 8008092:	f849 3b04 	str.w	r3, [r9], #4
 8008096:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800809a:	d8e5      	bhi.n	8008068 <__mdiff+0x88>
 800809c:	1b33      	subs	r3, r6, r4
 800809e:	3b15      	subs	r3, #21
 80080a0:	f023 0303 	bic.w	r3, r3, #3
 80080a4:	3415      	adds	r4, #21
 80080a6:	3304      	adds	r3, #4
 80080a8:	42a6      	cmp	r6, r4
 80080aa:	bf38      	it	cc
 80080ac:	2304      	movcc	r3, #4
 80080ae:	441d      	add	r5, r3
 80080b0:	445b      	add	r3, fp
 80080b2:	461e      	mov	r6, r3
 80080b4:	462c      	mov	r4, r5
 80080b6:	4544      	cmp	r4, r8
 80080b8:	d30e      	bcc.n	80080d8 <__mdiff+0xf8>
 80080ba:	f108 0103 	add.w	r1, r8, #3
 80080be:	1b49      	subs	r1, r1, r5
 80080c0:	f021 0103 	bic.w	r1, r1, #3
 80080c4:	3d03      	subs	r5, #3
 80080c6:	45a8      	cmp	r8, r5
 80080c8:	bf38      	it	cc
 80080ca:	2100      	movcc	r1, #0
 80080cc:	440b      	add	r3, r1
 80080ce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80080d2:	b191      	cbz	r1, 80080fa <__mdiff+0x11a>
 80080d4:	6117      	str	r7, [r2, #16]
 80080d6:	e79d      	b.n	8008014 <__mdiff+0x34>
 80080d8:	f854 1b04 	ldr.w	r1, [r4], #4
 80080dc:	46e6      	mov	lr, ip
 80080de:	0c08      	lsrs	r0, r1, #16
 80080e0:	fa1c fc81 	uxtah	ip, ip, r1
 80080e4:	4471      	add	r1, lr
 80080e6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80080ea:	b289      	uxth	r1, r1
 80080ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80080f0:	f846 1b04 	str.w	r1, [r6], #4
 80080f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80080f8:	e7dd      	b.n	80080b6 <__mdiff+0xd6>
 80080fa:	3f01      	subs	r7, #1
 80080fc:	e7e7      	b.n	80080ce <__mdiff+0xee>
 80080fe:	bf00      	nop
 8008100:	0800a30d 	.word	0x0800a30d
 8008104:	0800a31e 	.word	0x0800a31e

08008108 <__ulp>:
 8008108:	b082      	sub	sp, #8
 800810a:	ed8d 0b00 	vstr	d0, [sp]
 800810e:	9a01      	ldr	r2, [sp, #4]
 8008110:	4b0f      	ldr	r3, [pc, #60]	@ (8008150 <__ulp+0x48>)
 8008112:	4013      	ands	r3, r2
 8008114:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008118:	2b00      	cmp	r3, #0
 800811a:	dc08      	bgt.n	800812e <__ulp+0x26>
 800811c:	425b      	negs	r3, r3
 800811e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008122:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008126:	da04      	bge.n	8008132 <__ulp+0x2a>
 8008128:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800812c:	4113      	asrs	r3, r2
 800812e:	2200      	movs	r2, #0
 8008130:	e008      	b.n	8008144 <__ulp+0x3c>
 8008132:	f1a2 0314 	sub.w	r3, r2, #20
 8008136:	2b1e      	cmp	r3, #30
 8008138:	bfda      	itte	le
 800813a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800813e:	40da      	lsrle	r2, r3
 8008140:	2201      	movgt	r2, #1
 8008142:	2300      	movs	r3, #0
 8008144:	4619      	mov	r1, r3
 8008146:	4610      	mov	r0, r2
 8008148:	ec41 0b10 	vmov	d0, r0, r1
 800814c:	b002      	add	sp, #8
 800814e:	4770      	bx	lr
 8008150:	7ff00000 	.word	0x7ff00000

08008154 <__b2d>:
 8008154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008158:	6906      	ldr	r6, [r0, #16]
 800815a:	f100 0814 	add.w	r8, r0, #20
 800815e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008162:	1f37      	subs	r7, r6, #4
 8008164:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008168:	4610      	mov	r0, r2
 800816a:	f7ff fd53 	bl	8007c14 <__hi0bits>
 800816e:	f1c0 0320 	rsb	r3, r0, #32
 8008172:	280a      	cmp	r0, #10
 8008174:	600b      	str	r3, [r1, #0]
 8008176:	491b      	ldr	r1, [pc, #108]	@ (80081e4 <__b2d+0x90>)
 8008178:	dc15      	bgt.n	80081a6 <__b2d+0x52>
 800817a:	f1c0 0c0b 	rsb	ip, r0, #11
 800817e:	fa22 f30c 	lsr.w	r3, r2, ip
 8008182:	45b8      	cmp	r8, r7
 8008184:	ea43 0501 	orr.w	r5, r3, r1
 8008188:	bf34      	ite	cc
 800818a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800818e:	2300      	movcs	r3, #0
 8008190:	3015      	adds	r0, #21
 8008192:	fa02 f000 	lsl.w	r0, r2, r0
 8008196:	fa23 f30c 	lsr.w	r3, r3, ip
 800819a:	4303      	orrs	r3, r0
 800819c:	461c      	mov	r4, r3
 800819e:	ec45 4b10 	vmov	d0, r4, r5
 80081a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081a6:	45b8      	cmp	r8, r7
 80081a8:	bf3a      	itte	cc
 80081aa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80081ae:	f1a6 0708 	subcc.w	r7, r6, #8
 80081b2:	2300      	movcs	r3, #0
 80081b4:	380b      	subs	r0, #11
 80081b6:	d012      	beq.n	80081de <__b2d+0x8a>
 80081b8:	f1c0 0120 	rsb	r1, r0, #32
 80081bc:	fa23 f401 	lsr.w	r4, r3, r1
 80081c0:	4082      	lsls	r2, r0
 80081c2:	4322      	orrs	r2, r4
 80081c4:	4547      	cmp	r7, r8
 80081c6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80081ca:	bf8c      	ite	hi
 80081cc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80081d0:	2200      	movls	r2, #0
 80081d2:	4083      	lsls	r3, r0
 80081d4:	40ca      	lsrs	r2, r1
 80081d6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80081da:	4313      	orrs	r3, r2
 80081dc:	e7de      	b.n	800819c <__b2d+0x48>
 80081de:	ea42 0501 	orr.w	r5, r2, r1
 80081e2:	e7db      	b.n	800819c <__b2d+0x48>
 80081e4:	3ff00000 	.word	0x3ff00000

080081e8 <__d2b>:
 80081e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80081ec:	460f      	mov	r7, r1
 80081ee:	2101      	movs	r1, #1
 80081f0:	ec59 8b10 	vmov	r8, r9, d0
 80081f4:	4616      	mov	r6, r2
 80081f6:	f7ff fc1b 	bl	8007a30 <_Balloc>
 80081fa:	4604      	mov	r4, r0
 80081fc:	b930      	cbnz	r0, 800820c <__d2b+0x24>
 80081fe:	4602      	mov	r2, r0
 8008200:	4b23      	ldr	r3, [pc, #140]	@ (8008290 <__d2b+0xa8>)
 8008202:	4824      	ldr	r0, [pc, #144]	@ (8008294 <__d2b+0xac>)
 8008204:	f240 310f 	movw	r1, #783	@ 0x30f
 8008208:	f001 f996 	bl	8009538 <__assert_func>
 800820c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008210:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008214:	b10d      	cbz	r5, 800821a <__d2b+0x32>
 8008216:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800821a:	9301      	str	r3, [sp, #4]
 800821c:	f1b8 0300 	subs.w	r3, r8, #0
 8008220:	d023      	beq.n	800826a <__d2b+0x82>
 8008222:	4668      	mov	r0, sp
 8008224:	9300      	str	r3, [sp, #0]
 8008226:	f7ff fd14 	bl	8007c52 <__lo0bits>
 800822a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800822e:	b1d0      	cbz	r0, 8008266 <__d2b+0x7e>
 8008230:	f1c0 0320 	rsb	r3, r0, #32
 8008234:	fa02 f303 	lsl.w	r3, r2, r3
 8008238:	430b      	orrs	r3, r1
 800823a:	40c2      	lsrs	r2, r0
 800823c:	6163      	str	r3, [r4, #20]
 800823e:	9201      	str	r2, [sp, #4]
 8008240:	9b01      	ldr	r3, [sp, #4]
 8008242:	61a3      	str	r3, [r4, #24]
 8008244:	2b00      	cmp	r3, #0
 8008246:	bf0c      	ite	eq
 8008248:	2201      	moveq	r2, #1
 800824a:	2202      	movne	r2, #2
 800824c:	6122      	str	r2, [r4, #16]
 800824e:	b1a5      	cbz	r5, 800827a <__d2b+0x92>
 8008250:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008254:	4405      	add	r5, r0
 8008256:	603d      	str	r5, [r7, #0]
 8008258:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800825c:	6030      	str	r0, [r6, #0]
 800825e:	4620      	mov	r0, r4
 8008260:	b003      	add	sp, #12
 8008262:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008266:	6161      	str	r1, [r4, #20]
 8008268:	e7ea      	b.n	8008240 <__d2b+0x58>
 800826a:	a801      	add	r0, sp, #4
 800826c:	f7ff fcf1 	bl	8007c52 <__lo0bits>
 8008270:	9b01      	ldr	r3, [sp, #4]
 8008272:	6163      	str	r3, [r4, #20]
 8008274:	3020      	adds	r0, #32
 8008276:	2201      	movs	r2, #1
 8008278:	e7e8      	b.n	800824c <__d2b+0x64>
 800827a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800827e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008282:	6038      	str	r0, [r7, #0]
 8008284:	6918      	ldr	r0, [r3, #16]
 8008286:	f7ff fcc5 	bl	8007c14 <__hi0bits>
 800828a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800828e:	e7e5      	b.n	800825c <__d2b+0x74>
 8008290:	0800a30d 	.word	0x0800a30d
 8008294:	0800a31e 	.word	0x0800a31e

08008298 <__ratio>:
 8008298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800829c:	b085      	sub	sp, #20
 800829e:	e9cd 1000 	strd	r1, r0, [sp]
 80082a2:	a902      	add	r1, sp, #8
 80082a4:	f7ff ff56 	bl	8008154 <__b2d>
 80082a8:	9800      	ldr	r0, [sp, #0]
 80082aa:	a903      	add	r1, sp, #12
 80082ac:	ec55 4b10 	vmov	r4, r5, d0
 80082b0:	f7ff ff50 	bl	8008154 <__b2d>
 80082b4:	9b01      	ldr	r3, [sp, #4]
 80082b6:	6919      	ldr	r1, [r3, #16]
 80082b8:	9b00      	ldr	r3, [sp, #0]
 80082ba:	691b      	ldr	r3, [r3, #16]
 80082bc:	1ac9      	subs	r1, r1, r3
 80082be:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80082c2:	1a9b      	subs	r3, r3, r2
 80082c4:	ec5b ab10 	vmov	sl, fp, d0
 80082c8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	bfce      	itee	gt
 80082d0:	462a      	movgt	r2, r5
 80082d2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80082d6:	465a      	movle	r2, fp
 80082d8:	462f      	mov	r7, r5
 80082da:	46d9      	mov	r9, fp
 80082dc:	bfcc      	ite	gt
 80082de:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80082e2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80082e6:	464b      	mov	r3, r9
 80082e8:	4652      	mov	r2, sl
 80082ea:	4620      	mov	r0, r4
 80082ec:	4639      	mov	r1, r7
 80082ee:	f7f8 fab5 	bl	800085c <__aeabi_ddiv>
 80082f2:	ec41 0b10 	vmov	d0, r0, r1
 80082f6:	b005      	add	sp, #20
 80082f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080082fc <__copybits>:
 80082fc:	3901      	subs	r1, #1
 80082fe:	b570      	push	{r4, r5, r6, lr}
 8008300:	1149      	asrs	r1, r1, #5
 8008302:	6914      	ldr	r4, [r2, #16]
 8008304:	3101      	adds	r1, #1
 8008306:	f102 0314 	add.w	r3, r2, #20
 800830a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800830e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008312:	1f05      	subs	r5, r0, #4
 8008314:	42a3      	cmp	r3, r4
 8008316:	d30c      	bcc.n	8008332 <__copybits+0x36>
 8008318:	1aa3      	subs	r3, r4, r2
 800831a:	3b11      	subs	r3, #17
 800831c:	f023 0303 	bic.w	r3, r3, #3
 8008320:	3211      	adds	r2, #17
 8008322:	42a2      	cmp	r2, r4
 8008324:	bf88      	it	hi
 8008326:	2300      	movhi	r3, #0
 8008328:	4418      	add	r0, r3
 800832a:	2300      	movs	r3, #0
 800832c:	4288      	cmp	r0, r1
 800832e:	d305      	bcc.n	800833c <__copybits+0x40>
 8008330:	bd70      	pop	{r4, r5, r6, pc}
 8008332:	f853 6b04 	ldr.w	r6, [r3], #4
 8008336:	f845 6f04 	str.w	r6, [r5, #4]!
 800833a:	e7eb      	b.n	8008314 <__copybits+0x18>
 800833c:	f840 3b04 	str.w	r3, [r0], #4
 8008340:	e7f4      	b.n	800832c <__copybits+0x30>

08008342 <__any_on>:
 8008342:	f100 0214 	add.w	r2, r0, #20
 8008346:	6900      	ldr	r0, [r0, #16]
 8008348:	114b      	asrs	r3, r1, #5
 800834a:	4298      	cmp	r0, r3
 800834c:	b510      	push	{r4, lr}
 800834e:	db11      	blt.n	8008374 <__any_on+0x32>
 8008350:	dd0a      	ble.n	8008368 <__any_on+0x26>
 8008352:	f011 011f 	ands.w	r1, r1, #31
 8008356:	d007      	beq.n	8008368 <__any_on+0x26>
 8008358:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800835c:	fa24 f001 	lsr.w	r0, r4, r1
 8008360:	fa00 f101 	lsl.w	r1, r0, r1
 8008364:	428c      	cmp	r4, r1
 8008366:	d10b      	bne.n	8008380 <__any_on+0x3e>
 8008368:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800836c:	4293      	cmp	r3, r2
 800836e:	d803      	bhi.n	8008378 <__any_on+0x36>
 8008370:	2000      	movs	r0, #0
 8008372:	bd10      	pop	{r4, pc}
 8008374:	4603      	mov	r3, r0
 8008376:	e7f7      	b.n	8008368 <__any_on+0x26>
 8008378:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800837c:	2900      	cmp	r1, #0
 800837e:	d0f5      	beq.n	800836c <__any_on+0x2a>
 8008380:	2001      	movs	r0, #1
 8008382:	e7f6      	b.n	8008372 <__any_on+0x30>

08008384 <sulp>:
 8008384:	b570      	push	{r4, r5, r6, lr}
 8008386:	4604      	mov	r4, r0
 8008388:	460d      	mov	r5, r1
 800838a:	ec45 4b10 	vmov	d0, r4, r5
 800838e:	4616      	mov	r6, r2
 8008390:	f7ff feba 	bl	8008108 <__ulp>
 8008394:	ec51 0b10 	vmov	r0, r1, d0
 8008398:	b17e      	cbz	r6, 80083ba <sulp+0x36>
 800839a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800839e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	dd09      	ble.n	80083ba <sulp+0x36>
 80083a6:	051b      	lsls	r3, r3, #20
 80083a8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80083ac:	2400      	movs	r4, #0
 80083ae:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80083b2:	4622      	mov	r2, r4
 80083b4:	462b      	mov	r3, r5
 80083b6:	f7f8 f927 	bl	8000608 <__aeabi_dmul>
 80083ba:	ec41 0b10 	vmov	d0, r0, r1
 80083be:	bd70      	pop	{r4, r5, r6, pc}

080083c0 <_strtod_l>:
 80083c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083c4:	b09f      	sub	sp, #124	@ 0x7c
 80083c6:	460c      	mov	r4, r1
 80083c8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80083ca:	2200      	movs	r2, #0
 80083cc:	921a      	str	r2, [sp, #104]	@ 0x68
 80083ce:	9005      	str	r0, [sp, #20]
 80083d0:	f04f 0a00 	mov.w	sl, #0
 80083d4:	f04f 0b00 	mov.w	fp, #0
 80083d8:	460a      	mov	r2, r1
 80083da:	9219      	str	r2, [sp, #100]	@ 0x64
 80083dc:	7811      	ldrb	r1, [r2, #0]
 80083de:	292b      	cmp	r1, #43	@ 0x2b
 80083e0:	d04a      	beq.n	8008478 <_strtod_l+0xb8>
 80083e2:	d838      	bhi.n	8008456 <_strtod_l+0x96>
 80083e4:	290d      	cmp	r1, #13
 80083e6:	d832      	bhi.n	800844e <_strtod_l+0x8e>
 80083e8:	2908      	cmp	r1, #8
 80083ea:	d832      	bhi.n	8008452 <_strtod_l+0x92>
 80083ec:	2900      	cmp	r1, #0
 80083ee:	d03b      	beq.n	8008468 <_strtod_l+0xa8>
 80083f0:	2200      	movs	r2, #0
 80083f2:	920e      	str	r2, [sp, #56]	@ 0x38
 80083f4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80083f6:	782a      	ldrb	r2, [r5, #0]
 80083f8:	2a30      	cmp	r2, #48	@ 0x30
 80083fa:	f040 80b2 	bne.w	8008562 <_strtod_l+0x1a2>
 80083fe:	786a      	ldrb	r2, [r5, #1]
 8008400:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008404:	2a58      	cmp	r2, #88	@ 0x58
 8008406:	d16e      	bne.n	80084e6 <_strtod_l+0x126>
 8008408:	9302      	str	r3, [sp, #8]
 800840a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800840c:	9301      	str	r3, [sp, #4]
 800840e:	ab1a      	add	r3, sp, #104	@ 0x68
 8008410:	9300      	str	r3, [sp, #0]
 8008412:	4a8f      	ldr	r2, [pc, #572]	@ (8008650 <_strtod_l+0x290>)
 8008414:	9805      	ldr	r0, [sp, #20]
 8008416:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008418:	a919      	add	r1, sp, #100	@ 0x64
 800841a:	f001 f927 	bl	800966c <__gethex>
 800841e:	f010 060f 	ands.w	r6, r0, #15
 8008422:	4604      	mov	r4, r0
 8008424:	d005      	beq.n	8008432 <_strtod_l+0x72>
 8008426:	2e06      	cmp	r6, #6
 8008428:	d128      	bne.n	800847c <_strtod_l+0xbc>
 800842a:	3501      	adds	r5, #1
 800842c:	2300      	movs	r3, #0
 800842e:	9519      	str	r5, [sp, #100]	@ 0x64
 8008430:	930e      	str	r3, [sp, #56]	@ 0x38
 8008432:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008434:	2b00      	cmp	r3, #0
 8008436:	f040 858e 	bne.w	8008f56 <_strtod_l+0xb96>
 800843a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800843c:	b1cb      	cbz	r3, 8008472 <_strtod_l+0xb2>
 800843e:	4652      	mov	r2, sl
 8008440:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008444:	ec43 2b10 	vmov	d0, r2, r3
 8008448:	b01f      	add	sp, #124	@ 0x7c
 800844a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800844e:	2920      	cmp	r1, #32
 8008450:	d1ce      	bne.n	80083f0 <_strtod_l+0x30>
 8008452:	3201      	adds	r2, #1
 8008454:	e7c1      	b.n	80083da <_strtod_l+0x1a>
 8008456:	292d      	cmp	r1, #45	@ 0x2d
 8008458:	d1ca      	bne.n	80083f0 <_strtod_l+0x30>
 800845a:	2101      	movs	r1, #1
 800845c:	910e      	str	r1, [sp, #56]	@ 0x38
 800845e:	1c51      	adds	r1, r2, #1
 8008460:	9119      	str	r1, [sp, #100]	@ 0x64
 8008462:	7852      	ldrb	r2, [r2, #1]
 8008464:	2a00      	cmp	r2, #0
 8008466:	d1c5      	bne.n	80083f4 <_strtod_l+0x34>
 8008468:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800846a:	9419      	str	r4, [sp, #100]	@ 0x64
 800846c:	2b00      	cmp	r3, #0
 800846e:	f040 8570 	bne.w	8008f52 <_strtod_l+0xb92>
 8008472:	4652      	mov	r2, sl
 8008474:	465b      	mov	r3, fp
 8008476:	e7e5      	b.n	8008444 <_strtod_l+0x84>
 8008478:	2100      	movs	r1, #0
 800847a:	e7ef      	b.n	800845c <_strtod_l+0x9c>
 800847c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800847e:	b13a      	cbz	r2, 8008490 <_strtod_l+0xd0>
 8008480:	2135      	movs	r1, #53	@ 0x35
 8008482:	a81c      	add	r0, sp, #112	@ 0x70
 8008484:	f7ff ff3a 	bl	80082fc <__copybits>
 8008488:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800848a:	9805      	ldr	r0, [sp, #20]
 800848c:	f7ff fb10 	bl	8007ab0 <_Bfree>
 8008490:	3e01      	subs	r6, #1
 8008492:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008494:	2e04      	cmp	r6, #4
 8008496:	d806      	bhi.n	80084a6 <_strtod_l+0xe6>
 8008498:	e8df f006 	tbb	[pc, r6]
 800849c:	201d0314 	.word	0x201d0314
 80084a0:	14          	.byte	0x14
 80084a1:	00          	.byte	0x00
 80084a2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80084a6:	05e1      	lsls	r1, r4, #23
 80084a8:	bf48      	it	mi
 80084aa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80084ae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80084b2:	0d1b      	lsrs	r3, r3, #20
 80084b4:	051b      	lsls	r3, r3, #20
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d1bb      	bne.n	8008432 <_strtod_l+0x72>
 80084ba:	f7fe fb2b 	bl	8006b14 <__errno>
 80084be:	2322      	movs	r3, #34	@ 0x22
 80084c0:	6003      	str	r3, [r0, #0]
 80084c2:	e7b6      	b.n	8008432 <_strtod_l+0x72>
 80084c4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80084c8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80084cc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80084d0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80084d4:	e7e7      	b.n	80084a6 <_strtod_l+0xe6>
 80084d6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008658 <_strtod_l+0x298>
 80084da:	e7e4      	b.n	80084a6 <_strtod_l+0xe6>
 80084dc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80084e0:	f04f 3aff 	mov.w	sl, #4294967295
 80084e4:	e7df      	b.n	80084a6 <_strtod_l+0xe6>
 80084e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80084e8:	1c5a      	adds	r2, r3, #1
 80084ea:	9219      	str	r2, [sp, #100]	@ 0x64
 80084ec:	785b      	ldrb	r3, [r3, #1]
 80084ee:	2b30      	cmp	r3, #48	@ 0x30
 80084f0:	d0f9      	beq.n	80084e6 <_strtod_l+0x126>
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d09d      	beq.n	8008432 <_strtod_l+0x72>
 80084f6:	2301      	movs	r3, #1
 80084f8:	2700      	movs	r7, #0
 80084fa:	9308      	str	r3, [sp, #32]
 80084fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80084fe:	930c      	str	r3, [sp, #48]	@ 0x30
 8008500:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008502:	46b9      	mov	r9, r7
 8008504:	220a      	movs	r2, #10
 8008506:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008508:	7805      	ldrb	r5, [r0, #0]
 800850a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800850e:	b2d9      	uxtb	r1, r3
 8008510:	2909      	cmp	r1, #9
 8008512:	d928      	bls.n	8008566 <_strtod_l+0x1a6>
 8008514:	494f      	ldr	r1, [pc, #316]	@ (8008654 <_strtod_l+0x294>)
 8008516:	2201      	movs	r2, #1
 8008518:	f000 ffd6 	bl	80094c8 <strncmp>
 800851c:	2800      	cmp	r0, #0
 800851e:	d032      	beq.n	8008586 <_strtod_l+0x1c6>
 8008520:	2000      	movs	r0, #0
 8008522:	462a      	mov	r2, r5
 8008524:	900a      	str	r0, [sp, #40]	@ 0x28
 8008526:	464d      	mov	r5, r9
 8008528:	4603      	mov	r3, r0
 800852a:	2a65      	cmp	r2, #101	@ 0x65
 800852c:	d001      	beq.n	8008532 <_strtod_l+0x172>
 800852e:	2a45      	cmp	r2, #69	@ 0x45
 8008530:	d114      	bne.n	800855c <_strtod_l+0x19c>
 8008532:	b91d      	cbnz	r5, 800853c <_strtod_l+0x17c>
 8008534:	9a08      	ldr	r2, [sp, #32]
 8008536:	4302      	orrs	r2, r0
 8008538:	d096      	beq.n	8008468 <_strtod_l+0xa8>
 800853a:	2500      	movs	r5, #0
 800853c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800853e:	1c62      	adds	r2, r4, #1
 8008540:	9219      	str	r2, [sp, #100]	@ 0x64
 8008542:	7862      	ldrb	r2, [r4, #1]
 8008544:	2a2b      	cmp	r2, #43	@ 0x2b
 8008546:	d07a      	beq.n	800863e <_strtod_l+0x27e>
 8008548:	2a2d      	cmp	r2, #45	@ 0x2d
 800854a:	d07e      	beq.n	800864a <_strtod_l+0x28a>
 800854c:	f04f 0c00 	mov.w	ip, #0
 8008550:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008554:	2909      	cmp	r1, #9
 8008556:	f240 8085 	bls.w	8008664 <_strtod_l+0x2a4>
 800855a:	9419      	str	r4, [sp, #100]	@ 0x64
 800855c:	f04f 0800 	mov.w	r8, #0
 8008560:	e0a5      	b.n	80086ae <_strtod_l+0x2ee>
 8008562:	2300      	movs	r3, #0
 8008564:	e7c8      	b.n	80084f8 <_strtod_l+0x138>
 8008566:	f1b9 0f08 	cmp.w	r9, #8
 800856a:	bfd8      	it	le
 800856c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800856e:	f100 0001 	add.w	r0, r0, #1
 8008572:	bfda      	itte	le
 8008574:	fb02 3301 	mlale	r3, r2, r1, r3
 8008578:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800857a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800857e:	f109 0901 	add.w	r9, r9, #1
 8008582:	9019      	str	r0, [sp, #100]	@ 0x64
 8008584:	e7bf      	b.n	8008506 <_strtod_l+0x146>
 8008586:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008588:	1c5a      	adds	r2, r3, #1
 800858a:	9219      	str	r2, [sp, #100]	@ 0x64
 800858c:	785a      	ldrb	r2, [r3, #1]
 800858e:	f1b9 0f00 	cmp.w	r9, #0
 8008592:	d03b      	beq.n	800860c <_strtod_l+0x24c>
 8008594:	900a      	str	r0, [sp, #40]	@ 0x28
 8008596:	464d      	mov	r5, r9
 8008598:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800859c:	2b09      	cmp	r3, #9
 800859e:	d912      	bls.n	80085c6 <_strtod_l+0x206>
 80085a0:	2301      	movs	r3, #1
 80085a2:	e7c2      	b.n	800852a <_strtod_l+0x16a>
 80085a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80085a6:	1c5a      	adds	r2, r3, #1
 80085a8:	9219      	str	r2, [sp, #100]	@ 0x64
 80085aa:	785a      	ldrb	r2, [r3, #1]
 80085ac:	3001      	adds	r0, #1
 80085ae:	2a30      	cmp	r2, #48	@ 0x30
 80085b0:	d0f8      	beq.n	80085a4 <_strtod_l+0x1e4>
 80085b2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80085b6:	2b08      	cmp	r3, #8
 80085b8:	f200 84d2 	bhi.w	8008f60 <_strtod_l+0xba0>
 80085bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80085be:	900a      	str	r0, [sp, #40]	@ 0x28
 80085c0:	2000      	movs	r0, #0
 80085c2:	930c      	str	r3, [sp, #48]	@ 0x30
 80085c4:	4605      	mov	r5, r0
 80085c6:	3a30      	subs	r2, #48	@ 0x30
 80085c8:	f100 0301 	add.w	r3, r0, #1
 80085cc:	d018      	beq.n	8008600 <_strtod_l+0x240>
 80085ce:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80085d0:	4419      	add	r1, r3
 80085d2:	910a      	str	r1, [sp, #40]	@ 0x28
 80085d4:	462e      	mov	r6, r5
 80085d6:	f04f 0e0a 	mov.w	lr, #10
 80085da:	1c71      	adds	r1, r6, #1
 80085dc:	eba1 0c05 	sub.w	ip, r1, r5
 80085e0:	4563      	cmp	r3, ip
 80085e2:	dc15      	bgt.n	8008610 <_strtod_l+0x250>
 80085e4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80085e8:	182b      	adds	r3, r5, r0
 80085ea:	2b08      	cmp	r3, #8
 80085ec:	f105 0501 	add.w	r5, r5, #1
 80085f0:	4405      	add	r5, r0
 80085f2:	dc1a      	bgt.n	800862a <_strtod_l+0x26a>
 80085f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80085f6:	230a      	movs	r3, #10
 80085f8:	fb03 2301 	mla	r3, r3, r1, r2
 80085fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80085fe:	2300      	movs	r3, #0
 8008600:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008602:	1c51      	adds	r1, r2, #1
 8008604:	9119      	str	r1, [sp, #100]	@ 0x64
 8008606:	7852      	ldrb	r2, [r2, #1]
 8008608:	4618      	mov	r0, r3
 800860a:	e7c5      	b.n	8008598 <_strtod_l+0x1d8>
 800860c:	4648      	mov	r0, r9
 800860e:	e7ce      	b.n	80085ae <_strtod_l+0x1ee>
 8008610:	2e08      	cmp	r6, #8
 8008612:	dc05      	bgt.n	8008620 <_strtod_l+0x260>
 8008614:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008616:	fb0e f606 	mul.w	r6, lr, r6
 800861a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800861c:	460e      	mov	r6, r1
 800861e:	e7dc      	b.n	80085da <_strtod_l+0x21a>
 8008620:	2910      	cmp	r1, #16
 8008622:	bfd8      	it	le
 8008624:	fb0e f707 	mulle.w	r7, lr, r7
 8008628:	e7f8      	b.n	800861c <_strtod_l+0x25c>
 800862a:	2b0f      	cmp	r3, #15
 800862c:	bfdc      	itt	le
 800862e:	230a      	movle	r3, #10
 8008630:	fb03 2707 	mlale	r7, r3, r7, r2
 8008634:	e7e3      	b.n	80085fe <_strtod_l+0x23e>
 8008636:	2300      	movs	r3, #0
 8008638:	930a      	str	r3, [sp, #40]	@ 0x28
 800863a:	2301      	movs	r3, #1
 800863c:	e77a      	b.n	8008534 <_strtod_l+0x174>
 800863e:	f04f 0c00 	mov.w	ip, #0
 8008642:	1ca2      	adds	r2, r4, #2
 8008644:	9219      	str	r2, [sp, #100]	@ 0x64
 8008646:	78a2      	ldrb	r2, [r4, #2]
 8008648:	e782      	b.n	8008550 <_strtod_l+0x190>
 800864a:	f04f 0c01 	mov.w	ip, #1
 800864e:	e7f8      	b.n	8008642 <_strtod_l+0x282>
 8008650:	0800a544 	.word	0x0800a544
 8008654:	0800a377 	.word	0x0800a377
 8008658:	7ff00000 	.word	0x7ff00000
 800865c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800865e:	1c51      	adds	r1, r2, #1
 8008660:	9119      	str	r1, [sp, #100]	@ 0x64
 8008662:	7852      	ldrb	r2, [r2, #1]
 8008664:	2a30      	cmp	r2, #48	@ 0x30
 8008666:	d0f9      	beq.n	800865c <_strtod_l+0x29c>
 8008668:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800866c:	2908      	cmp	r1, #8
 800866e:	f63f af75 	bhi.w	800855c <_strtod_l+0x19c>
 8008672:	3a30      	subs	r2, #48	@ 0x30
 8008674:	9209      	str	r2, [sp, #36]	@ 0x24
 8008676:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008678:	920f      	str	r2, [sp, #60]	@ 0x3c
 800867a:	f04f 080a 	mov.w	r8, #10
 800867e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008680:	1c56      	adds	r6, r2, #1
 8008682:	9619      	str	r6, [sp, #100]	@ 0x64
 8008684:	7852      	ldrb	r2, [r2, #1]
 8008686:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800868a:	f1be 0f09 	cmp.w	lr, #9
 800868e:	d939      	bls.n	8008704 <_strtod_l+0x344>
 8008690:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008692:	1a76      	subs	r6, r6, r1
 8008694:	2e08      	cmp	r6, #8
 8008696:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800869a:	dc03      	bgt.n	80086a4 <_strtod_l+0x2e4>
 800869c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800869e:	4588      	cmp	r8, r1
 80086a0:	bfa8      	it	ge
 80086a2:	4688      	movge	r8, r1
 80086a4:	f1bc 0f00 	cmp.w	ip, #0
 80086a8:	d001      	beq.n	80086ae <_strtod_l+0x2ee>
 80086aa:	f1c8 0800 	rsb	r8, r8, #0
 80086ae:	2d00      	cmp	r5, #0
 80086b0:	d14e      	bne.n	8008750 <_strtod_l+0x390>
 80086b2:	9908      	ldr	r1, [sp, #32]
 80086b4:	4308      	orrs	r0, r1
 80086b6:	f47f aebc 	bne.w	8008432 <_strtod_l+0x72>
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	f47f aed4 	bne.w	8008468 <_strtod_l+0xa8>
 80086c0:	2a69      	cmp	r2, #105	@ 0x69
 80086c2:	d028      	beq.n	8008716 <_strtod_l+0x356>
 80086c4:	dc25      	bgt.n	8008712 <_strtod_l+0x352>
 80086c6:	2a49      	cmp	r2, #73	@ 0x49
 80086c8:	d025      	beq.n	8008716 <_strtod_l+0x356>
 80086ca:	2a4e      	cmp	r2, #78	@ 0x4e
 80086cc:	f47f aecc 	bne.w	8008468 <_strtod_l+0xa8>
 80086d0:	499a      	ldr	r1, [pc, #616]	@ (800893c <_strtod_l+0x57c>)
 80086d2:	a819      	add	r0, sp, #100	@ 0x64
 80086d4:	f001 f9ec 	bl	8009ab0 <__match>
 80086d8:	2800      	cmp	r0, #0
 80086da:	f43f aec5 	beq.w	8008468 <_strtod_l+0xa8>
 80086de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80086e0:	781b      	ldrb	r3, [r3, #0]
 80086e2:	2b28      	cmp	r3, #40	@ 0x28
 80086e4:	d12e      	bne.n	8008744 <_strtod_l+0x384>
 80086e6:	4996      	ldr	r1, [pc, #600]	@ (8008940 <_strtod_l+0x580>)
 80086e8:	aa1c      	add	r2, sp, #112	@ 0x70
 80086ea:	a819      	add	r0, sp, #100	@ 0x64
 80086ec:	f001 f9f4 	bl	8009ad8 <__hexnan>
 80086f0:	2805      	cmp	r0, #5
 80086f2:	d127      	bne.n	8008744 <_strtod_l+0x384>
 80086f4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80086f6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80086fa:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80086fe:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008702:	e696      	b.n	8008432 <_strtod_l+0x72>
 8008704:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008706:	fb08 2101 	mla	r1, r8, r1, r2
 800870a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800870e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008710:	e7b5      	b.n	800867e <_strtod_l+0x2be>
 8008712:	2a6e      	cmp	r2, #110	@ 0x6e
 8008714:	e7da      	b.n	80086cc <_strtod_l+0x30c>
 8008716:	498b      	ldr	r1, [pc, #556]	@ (8008944 <_strtod_l+0x584>)
 8008718:	a819      	add	r0, sp, #100	@ 0x64
 800871a:	f001 f9c9 	bl	8009ab0 <__match>
 800871e:	2800      	cmp	r0, #0
 8008720:	f43f aea2 	beq.w	8008468 <_strtod_l+0xa8>
 8008724:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008726:	4988      	ldr	r1, [pc, #544]	@ (8008948 <_strtod_l+0x588>)
 8008728:	3b01      	subs	r3, #1
 800872a:	a819      	add	r0, sp, #100	@ 0x64
 800872c:	9319      	str	r3, [sp, #100]	@ 0x64
 800872e:	f001 f9bf 	bl	8009ab0 <__match>
 8008732:	b910      	cbnz	r0, 800873a <_strtod_l+0x37a>
 8008734:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008736:	3301      	adds	r3, #1
 8008738:	9319      	str	r3, [sp, #100]	@ 0x64
 800873a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008958 <_strtod_l+0x598>
 800873e:	f04f 0a00 	mov.w	sl, #0
 8008742:	e676      	b.n	8008432 <_strtod_l+0x72>
 8008744:	4881      	ldr	r0, [pc, #516]	@ (800894c <_strtod_l+0x58c>)
 8008746:	f000 feef 	bl	8009528 <nan>
 800874a:	ec5b ab10 	vmov	sl, fp, d0
 800874e:	e670      	b.n	8008432 <_strtod_l+0x72>
 8008750:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008752:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008754:	eba8 0303 	sub.w	r3, r8, r3
 8008758:	f1b9 0f00 	cmp.w	r9, #0
 800875c:	bf08      	it	eq
 800875e:	46a9      	moveq	r9, r5
 8008760:	2d10      	cmp	r5, #16
 8008762:	9309      	str	r3, [sp, #36]	@ 0x24
 8008764:	462c      	mov	r4, r5
 8008766:	bfa8      	it	ge
 8008768:	2410      	movge	r4, #16
 800876a:	f7f7 fed3 	bl	8000514 <__aeabi_ui2d>
 800876e:	2d09      	cmp	r5, #9
 8008770:	4682      	mov	sl, r0
 8008772:	468b      	mov	fp, r1
 8008774:	dc13      	bgt.n	800879e <_strtod_l+0x3de>
 8008776:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008778:	2b00      	cmp	r3, #0
 800877a:	f43f ae5a 	beq.w	8008432 <_strtod_l+0x72>
 800877e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008780:	dd78      	ble.n	8008874 <_strtod_l+0x4b4>
 8008782:	2b16      	cmp	r3, #22
 8008784:	dc5f      	bgt.n	8008846 <_strtod_l+0x486>
 8008786:	4972      	ldr	r1, [pc, #456]	@ (8008950 <_strtod_l+0x590>)
 8008788:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800878c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008790:	4652      	mov	r2, sl
 8008792:	465b      	mov	r3, fp
 8008794:	f7f7 ff38 	bl	8000608 <__aeabi_dmul>
 8008798:	4682      	mov	sl, r0
 800879a:	468b      	mov	fp, r1
 800879c:	e649      	b.n	8008432 <_strtod_l+0x72>
 800879e:	4b6c      	ldr	r3, [pc, #432]	@ (8008950 <_strtod_l+0x590>)
 80087a0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80087a4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80087a8:	f7f7 ff2e 	bl	8000608 <__aeabi_dmul>
 80087ac:	4682      	mov	sl, r0
 80087ae:	4638      	mov	r0, r7
 80087b0:	468b      	mov	fp, r1
 80087b2:	f7f7 feaf 	bl	8000514 <__aeabi_ui2d>
 80087b6:	4602      	mov	r2, r0
 80087b8:	460b      	mov	r3, r1
 80087ba:	4650      	mov	r0, sl
 80087bc:	4659      	mov	r1, fp
 80087be:	f7f7 fd6d 	bl	800029c <__adddf3>
 80087c2:	2d0f      	cmp	r5, #15
 80087c4:	4682      	mov	sl, r0
 80087c6:	468b      	mov	fp, r1
 80087c8:	ddd5      	ble.n	8008776 <_strtod_l+0x3b6>
 80087ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087cc:	1b2c      	subs	r4, r5, r4
 80087ce:	441c      	add	r4, r3
 80087d0:	2c00      	cmp	r4, #0
 80087d2:	f340 8093 	ble.w	80088fc <_strtod_l+0x53c>
 80087d6:	f014 030f 	ands.w	r3, r4, #15
 80087da:	d00a      	beq.n	80087f2 <_strtod_l+0x432>
 80087dc:	495c      	ldr	r1, [pc, #368]	@ (8008950 <_strtod_l+0x590>)
 80087de:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80087e2:	4652      	mov	r2, sl
 80087e4:	465b      	mov	r3, fp
 80087e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80087ea:	f7f7 ff0d 	bl	8000608 <__aeabi_dmul>
 80087ee:	4682      	mov	sl, r0
 80087f0:	468b      	mov	fp, r1
 80087f2:	f034 040f 	bics.w	r4, r4, #15
 80087f6:	d073      	beq.n	80088e0 <_strtod_l+0x520>
 80087f8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80087fc:	dd49      	ble.n	8008892 <_strtod_l+0x4d2>
 80087fe:	2400      	movs	r4, #0
 8008800:	46a0      	mov	r8, r4
 8008802:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008804:	46a1      	mov	r9, r4
 8008806:	9a05      	ldr	r2, [sp, #20]
 8008808:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008958 <_strtod_l+0x598>
 800880c:	2322      	movs	r3, #34	@ 0x22
 800880e:	6013      	str	r3, [r2, #0]
 8008810:	f04f 0a00 	mov.w	sl, #0
 8008814:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008816:	2b00      	cmp	r3, #0
 8008818:	f43f ae0b 	beq.w	8008432 <_strtod_l+0x72>
 800881c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800881e:	9805      	ldr	r0, [sp, #20]
 8008820:	f7ff f946 	bl	8007ab0 <_Bfree>
 8008824:	9805      	ldr	r0, [sp, #20]
 8008826:	4649      	mov	r1, r9
 8008828:	f7ff f942 	bl	8007ab0 <_Bfree>
 800882c:	9805      	ldr	r0, [sp, #20]
 800882e:	4641      	mov	r1, r8
 8008830:	f7ff f93e 	bl	8007ab0 <_Bfree>
 8008834:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008836:	9805      	ldr	r0, [sp, #20]
 8008838:	f7ff f93a 	bl	8007ab0 <_Bfree>
 800883c:	9805      	ldr	r0, [sp, #20]
 800883e:	4621      	mov	r1, r4
 8008840:	f7ff f936 	bl	8007ab0 <_Bfree>
 8008844:	e5f5      	b.n	8008432 <_strtod_l+0x72>
 8008846:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008848:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800884c:	4293      	cmp	r3, r2
 800884e:	dbbc      	blt.n	80087ca <_strtod_l+0x40a>
 8008850:	4c3f      	ldr	r4, [pc, #252]	@ (8008950 <_strtod_l+0x590>)
 8008852:	f1c5 050f 	rsb	r5, r5, #15
 8008856:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800885a:	4652      	mov	r2, sl
 800885c:	465b      	mov	r3, fp
 800885e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008862:	f7f7 fed1 	bl	8000608 <__aeabi_dmul>
 8008866:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008868:	1b5d      	subs	r5, r3, r5
 800886a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800886e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008872:	e78f      	b.n	8008794 <_strtod_l+0x3d4>
 8008874:	3316      	adds	r3, #22
 8008876:	dba8      	blt.n	80087ca <_strtod_l+0x40a>
 8008878:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800887a:	eba3 0808 	sub.w	r8, r3, r8
 800887e:	4b34      	ldr	r3, [pc, #208]	@ (8008950 <_strtod_l+0x590>)
 8008880:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008884:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008888:	4650      	mov	r0, sl
 800888a:	4659      	mov	r1, fp
 800888c:	f7f7 ffe6 	bl	800085c <__aeabi_ddiv>
 8008890:	e782      	b.n	8008798 <_strtod_l+0x3d8>
 8008892:	2300      	movs	r3, #0
 8008894:	4f2f      	ldr	r7, [pc, #188]	@ (8008954 <_strtod_l+0x594>)
 8008896:	1124      	asrs	r4, r4, #4
 8008898:	4650      	mov	r0, sl
 800889a:	4659      	mov	r1, fp
 800889c:	461e      	mov	r6, r3
 800889e:	2c01      	cmp	r4, #1
 80088a0:	dc21      	bgt.n	80088e6 <_strtod_l+0x526>
 80088a2:	b10b      	cbz	r3, 80088a8 <_strtod_l+0x4e8>
 80088a4:	4682      	mov	sl, r0
 80088a6:	468b      	mov	fp, r1
 80088a8:	492a      	ldr	r1, [pc, #168]	@ (8008954 <_strtod_l+0x594>)
 80088aa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80088ae:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80088b2:	4652      	mov	r2, sl
 80088b4:	465b      	mov	r3, fp
 80088b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088ba:	f7f7 fea5 	bl	8000608 <__aeabi_dmul>
 80088be:	4b26      	ldr	r3, [pc, #152]	@ (8008958 <_strtod_l+0x598>)
 80088c0:	460a      	mov	r2, r1
 80088c2:	400b      	ands	r3, r1
 80088c4:	4925      	ldr	r1, [pc, #148]	@ (800895c <_strtod_l+0x59c>)
 80088c6:	428b      	cmp	r3, r1
 80088c8:	4682      	mov	sl, r0
 80088ca:	d898      	bhi.n	80087fe <_strtod_l+0x43e>
 80088cc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80088d0:	428b      	cmp	r3, r1
 80088d2:	bf86      	itte	hi
 80088d4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008960 <_strtod_l+0x5a0>
 80088d8:	f04f 3aff 	movhi.w	sl, #4294967295
 80088dc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80088e0:	2300      	movs	r3, #0
 80088e2:	9308      	str	r3, [sp, #32]
 80088e4:	e076      	b.n	80089d4 <_strtod_l+0x614>
 80088e6:	07e2      	lsls	r2, r4, #31
 80088e8:	d504      	bpl.n	80088f4 <_strtod_l+0x534>
 80088ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088ee:	f7f7 fe8b 	bl	8000608 <__aeabi_dmul>
 80088f2:	2301      	movs	r3, #1
 80088f4:	3601      	adds	r6, #1
 80088f6:	1064      	asrs	r4, r4, #1
 80088f8:	3708      	adds	r7, #8
 80088fa:	e7d0      	b.n	800889e <_strtod_l+0x4de>
 80088fc:	d0f0      	beq.n	80088e0 <_strtod_l+0x520>
 80088fe:	4264      	negs	r4, r4
 8008900:	f014 020f 	ands.w	r2, r4, #15
 8008904:	d00a      	beq.n	800891c <_strtod_l+0x55c>
 8008906:	4b12      	ldr	r3, [pc, #72]	@ (8008950 <_strtod_l+0x590>)
 8008908:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800890c:	4650      	mov	r0, sl
 800890e:	4659      	mov	r1, fp
 8008910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008914:	f7f7 ffa2 	bl	800085c <__aeabi_ddiv>
 8008918:	4682      	mov	sl, r0
 800891a:	468b      	mov	fp, r1
 800891c:	1124      	asrs	r4, r4, #4
 800891e:	d0df      	beq.n	80088e0 <_strtod_l+0x520>
 8008920:	2c1f      	cmp	r4, #31
 8008922:	dd1f      	ble.n	8008964 <_strtod_l+0x5a4>
 8008924:	2400      	movs	r4, #0
 8008926:	46a0      	mov	r8, r4
 8008928:	940b      	str	r4, [sp, #44]	@ 0x2c
 800892a:	46a1      	mov	r9, r4
 800892c:	9a05      	ldr	r2, [sp, #20]
 800892e:	2322      	movs	r3, #34	@ 0x22
 8008930:	f04f 0a00 	mov.w	sl, #0
 8008934:	f04f 0b00 	mov.w	fp, #0
 8008938:	6013      	str	r3, [r2, #0]
 800893a:	e76b      	b.n	8008814 <_strtod_l+0x454>
 800893c:	0800a265 	.word	0x0800a265
 8008940:	0800a530 	.word	0x0800a530
 8008944:	0800a25d 	.word	0x0800a25d
 8008948:	0800a294 	.word	0x0800a294
 800894c:	0800a3cd 	.word	0x0800a3cd
 8008950:	0800a468 	.word	0x0800a468
 8008954:	0800a440 	.word	0x0800a440
 8008958:	7ff00000 	.word	0x7ff00000
 800895c:	7ca00000 	.word	0x7ca00000
 8008960:	7fefffff 	.word	0x7fefffff
 8008964:	f014 0310 	ands.w	r3, r4, #16
 8008968:	bf18      	it	ne
 800896a:	236a      	movne	r3, #106	@ 0x6a
 800896c:	4ea9      	ldr	r6, [pc, #676]	@ (8008c14 <_strtod_l+0x854>)
 800896e:	9308      	str	r3, [sp, #32]
 8008970:	4650      	mov	r0, sl
 8008972:	4659      	mov	r1, fp
 8008974:	2300      	movs	r3, #0
 8008976:	07e7      	lsls	r7, r4, #31
 8008978:	d504      	bpl.n	8008984 <_strtod_l+0x5c4>
 800897a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800897e:	f7f7 fe43 	bl	8000608 <__aeabi_dmul>
 8008982:	2301      	movs	r3, #1
 8008984:	1064      	asrs	r4, r4, #1
 8008986:	f106 0608 	add.w	r6, r6, #8
 800898a:	d1f4      	bne.n	8008976 <_strtod_l+0x5b6>
 800898c:	b10b      	cbz	r3, 8008992 <_strtod_l+0x5d2>
 800898e:	4682      	mov	sl, r0
 8008990:	468b      	mov	fp, r1
 8008992:	9b08      	ldr	r3, [sp, #32]
 8008994:	b1b3      	cbz	r3, 80089c4 <_strtod_l+0x604>
 8008996:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800899a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800899e:	2b00      	cmp	r3, #0
 80089a0:	4659      	mov	r1, fp
 80089a2:	dd0f      	ble.n	80089c4 <_strtod_l+0x604>
 80089a4:	2b1f      	cmp	r3, #31
 80089a6:	dd56      	ble.n	8008a56 <_strtod_l+0x696>
 80089a8:	2b34      	cmp	r3, #52	@ 0x34
 80089aa:	bfde      	ittt	le
 80089ac:	f04f 33ff 	movle.w	r3, #4294967295
 80089b0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80089b4:	4093      	lslle	r3, r2
 80089b6:	f04f 0a00 	mov.w	sl, #0
 80089ba:	bfcc      	ite	gt
 80089bc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80089c0:	ea03 0b01 	andle.w	fp, r3, r1
 80089c4:	2200      	movs	r2, #0
 80089c6:	2300      	movs	r3, #0
 80089c8:	4650      	mov	r0, sl
 80089ca:	4659      	mov	r1, fp
 80089cc:	f7f8 f884 	bl	8000ad8 <__aeabi_dcmpeq>
 80089d0:	2800      	cmp	r0, #0
 80089d2:	d1a7      	bne.n	8008924 <_strtod_l+0x564>
 80089d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089d6:	9300      	str	r3, [sp, #0]
 80089d8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80089da:	9805      	ldr	r0, [sp, #20]
 80089dc:	462b      	mov	r3, r5
 80089de:	464a      	mov	r2, r9
 80089e0:	f7ff f8ce 	bl	8007b80 <__s2b>
 80089e4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80089e6:	2800      	cmp	r0, #0
 80089e8:	f43f af09 	beq.w	80087fe <_strtod_l+0x43e>
 80089ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80089f0:	2a00      	cmp	r2, #0
 80089f2:	eba3 0308 	sub.w	r3, r3, r8
 80089f6:	bfa8      	it	ge
 80089f8:	2300      	movge	r3, #0
 80089fa:	9312      	str	r3, [sp, #72]	@ 0x48
 80089fc:	2400      	movs	r4, #0
 80089fe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008a02:	9316      	str	r3, [sp, #88]	@ 0x58
 8008a04:	46a0      	mov	r8, r4
 8008a06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a08:	9805      	ldr	r0, [sp, #20]
 8008a0a:	6859      	ldr	r1, [r3, #4]
 8008a0c:	f7ff f810 	bl	8007a30 <_Balloc>
 8008a10:	4681      	mov	r9, r0
 8008a12:	2800      	cmp	r0, #0
 8008a14:	f43f aef7 	beq.w	8008806 <_strtod_l+0x446>
 8008a18:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a1a:	691a      	ldr	r2, [r3, #16]
 8008a1c:	3202      	adds	r2, #2
 8008a1e:	f103 010c 	add.w	r1, r3, #12
 8008a22:	0092      	lsls	r2, r2, #2
 8008a24:	300c      	adds	r0, #12
 8008a26:	f000 fd71 	bl	800950c <memcpy>
 8008a2a:	ec4b ab10 	vmov	d0, sl, fp
 8008a2e:	9805      	ldr	r0, [sp, #20]
 8008a30:	aa1c      	add	r2, sp, #112	@ 0x70
 8008a32:	a91b      	add	r1, sp, #108	@ 0x6c
 8008a34:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008a38:	f7ff fbd6 	bl	80081e8 <__d2b>
 8008a3c:	901a      	str	r0, [sp, #104]	@ 0x68
 8008a3e:	2800      	cmp	r0, #0
 8008a40:	f43f aee1 	beq.w	8008806 <_strtod_l+0x446>
 8008a44:	9805      	ldr	r0, [sp, #20]
 8008a46:	2101      	movs	r1, #1
 8008a48:	f7ff f930 	bl	8007cac <__i2b>
 8008a4c:	4680      	mov	r8, r0
 8008a4e:	b948      	cbnz	r0, 8008a64 <_strtod_l+0x6a4>
 8008a50:	f04f 0800 	mov.w	r8, #0
 8008a54:	e6d7      	b.n	8008806 <_strtod_l+0x446>
 8008a56:	f04f 32ff 	mov.w	r2, #4294967295
 8008a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a5e:	ea03 0a0a 	and.w	sl, r3, sl
 8008a62:	e7af      	b.n	80089c4 <_strtod_l+0x604>
 8008a64:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008a66:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008a68:	2d00      	cmp	r5, #0
 8008a6a:	bfab      	itete	ge
 8008a6c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008a6e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008a70:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008a72:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008a74:	bfac      	ite	ge
 8008a76:	18ef      	addge	r7, r5, r3
 8008a78:	1b5e      	sublt	r6, r3, r5
 8008a7a:	9b08      	ldr	r3, [sp, #32]
 8008a7c:	1aed      	subs	r5, r5, r3
 8008a7e:	4415      	add	r5, r2
 8008a80:	4b65      	ldr	r3, [pc, #404]	@ (8008c18 <_strtod_l+0x858>)
 8008a82:	3d01      	subs	r5, #1
 8008a84:	429d      	cmp	r5, r3
 8008a86:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008a8a:	da50      	bge.n	8008b2e <_strtod_l+0x76e>
 8008a8c:	1b5b      	subs	r3, r3, r5
 8008a8e:	2b1f      	cmp	r3, #31
 8008a90:	eba2 0203 	sub.w	r2, r2, r3
 8008a94:	f04f 0101 	mov.w	r1, #1
 8008a98:	dc3d      	bgt.n	8008b16 <_strtod_l+0x756>
 8008a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8008a9e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	9310      	str	r3, [sp, #64]	@ 0x40
 8008aa4:	18bd      	adds	r5, r7, r2
 8008aa6:	9b08      	ldr	r3, [sp, #32]
 8008aa8:	42af      	cmp	r7, r5
 8008aaa:	4416      	add	r6, r2
 8008aac:	441e      	add	r6, r3
 8008aae:	463b      	mov	r3, r7
 8008ab0:	bfa8      	it	ge
 8008ab2:	462b      	movge	r3, r5
 8008ab4:	42b3      	cmp	r3, r6
 8008ab6:	bfa8      	it	ge
 8008ab8:	4633      	movge	r3, r6
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	bfc2      	ittt	gt
 8008abe:	1aed      	subgt	r5, r5, r3
 8008ac0:	1af6      	subgt	r6, r6, r3
 8008ac2:	1aff      	subgt	r7, r7, r3
 8008ac4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	dd16      	ble.n	8008af8 <_strtod_l+0x738>
 8008aca:	4641      	mov	r1, r8
 8008acc:	9805      	ldr	r0, [sp, #20]
 8008ace:	461a      	mov	r2, r3
 8008ad0:	f7ff f9a4 	bl	8007e1c <__pow5mult>
 8008ad4:	4680      	mov	r8, r0
 8008ad6:	2800      	cmp	r0, #0
 8008ad8:	d0ba      	beq.n	8008a50 <_strtod_l+0x690>
 8008ada:	4601      	mov	r1, r0
 8008adc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008ade:	9805      	ldr	r0, [sp, #20]
 8008ae0:	f7ff f8fa 	bl	8007cd8 <__multiply>
 8008ae4:	900a      	str	r0, [sp, #40]	@ 0x28
 8008ae6:	2800      	cmp	r0, #0
 8008ae8:	f43f ae8d 	beq.w	8008806 <_strtod_l+0x446>
 8008aec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008aee:	9805      	ldr	r0, [sp, #20]
 8008af0:	f7fe ffde 	bl	8007ab0 <_Bfree>
 8008af4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008af6:	931a      	str	r3, [sp, #104]	@ 0x68
 8008af8:	2d00      	cmp	r5, #0
 8008afa:	dc1d      	bgt.n	8008b38 <_strtod_l+0x778>
 8008afc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	dd23      	ble.n	8008b4a <_strtod_l+0x78a>
 8008b02:	4649      	mov	r1, r9
 8008b04:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008b06:	9805      	ldr	r0, [sp, #20]
 8008b08:	f7ff f988 	bl	8007e1c <__pow5mult>
 8008b0c:	4681      	mov	r9, r0
 8008b0e:	b9e0      	cbnz	r0, 8008b4a <_strtod_l+0x78a>
 8008b10:	f04f 0900 	mov.w	r9, #0
 8008b14:	e677      	b.n	8008806 <_strtod_l+0x446>
 8008b16:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008b1a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008b1e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008b22:	35e2      	adds	r5, #226	@ 0xe2
 8008b24:	fa01 f305 	lsl.w	r3, r1, r5
 8008b28:	9310      	str	r3, [sp, #64]	@ 0x40
 8008b2a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008b2c:	e7ba      	b.n	8008aa4 <_strtod_l+0x6e4>
 8008b2e:	2300      	movs	r3, #0
 8008b30:	9310      	str	r3, [sp, #64]	@ 0x40
 8008b32:	2301      	movs	r3, #1
 8008b34:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008b36:	e7b5      	b.n	8008aa4 <_strtod_l+0x6e4>
 8008b38:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008b3a:	9805      	ldr	r0, [sp, #20]
 8008b3c:	462a      	mov	r2, r5
 8008b3e:	f7ff f9c7 	bl	8007ed0 <__lshift>
 8008b42:	901a      	str	r0, [sp, #104]	@ 0x68
 8008b44:	2800      	cmp	r0, #0
 8008b46:	d1d9      	bne.n	8008afc <_strtod_l+0x73c>
 8008b48:	e65d      	b.n	8008806 <_strtod_l+0x446>
 8008b4a:	2e00      	cmp	r6, #0
 8008b4c:	dd07      	ble.n	8008b5e <_strtod_l+0x79e>
 8008b4e:	4649      	mov	r1, r9
 8008b50:	9805      	ldr	r0, [sp, #20]
 8008b52:	4632      	mov	r2, r6
 8008b54:	f7ff f9bc 	bl	8007ed0 <__lshift>
 8008b58:	4681      	mov	r9, r0
 8008b5a:	2800      	cmp	r0, #0
 8008b5c:	d0d8      	beq.n	8008b10 <_strtod_l+0x750>
 8008b5e:	2f00      	cmp	r7, #0
 8008b60:	dd08      	ble.n	8008b74 <_strtod_l+0x7b4>
 8008b62:	4641      	mov	r1, r8
 8008b64:	9805      	ldr	r0, [sp, #20]
 8008b66:	463a      	mov	r2, r7
 8008b68:	f7ff f9b2 	bl	8007ed0 <__lshift>
 8008b6c:	4680      	mov	r8, r0
 8008b6e:	2800      	cmp	r0, #0
 8008b70:	f43f ae49 	beq.w	8008806 <_strtod_l+0x446>
 8008b74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008b76:	9805      	ldr	r0, [sp, #20]
 8008b78:	464a      	mov	r2, r9
 8008b7a:	f7ff fa31 	bl	8007fe0 <__mdiff>
 8008b7e:	4604      	mov	r4, r0
 8008b80:	2800      	cmp	r0, #0
 8008b82:	f43f ae40 	beq.w	8008806 <_strtod_l+0x446>
 8008b86:	68c3      	ldr	r3, [r0, #12]
 8008b88:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	60c3      	str	r3, [r0, #12]
 8008b8e:	4641      	mov	r1, r8
 8008b90:	f7ff fa0a 	bl	8007fa8 <__mcmp>
 8008b94:	2800      	cmp	r0, #0
 8008b96:	da45      	bge.n	8008c24 <_strtod_l+0x864>
 8008b98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b9a:	ea53 030a 	orrs.w	r3, r3, sl
 8008b9e:	d16b      	bne.n	8008c78 <_strtod_l+0x8b8>
 8008ba0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d167      	bne.n	8008c78 <_strtod_l+0x8b8>
 8008ba8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008bac:	0d1b      	lsrs	r3, r3, #20
 8008bae:	051b      	lsls	r3, r3, #20
 8008bb0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008bb4:	d960      	bls.n	8008c78 <_strtod_l+0x8b8>
 8008bb6:	6963      	ldr	r3, [r4, #20]
 8008bb8:	b913      	cbnz	r3, 8008bc0 <_strtod_l+0x800>
 8008bba:	6923      	ldr	r3, [r4, #16]
 8008bbc:	2b01      	cmp	r3, #1
 8008bbe:	dd5b      	ble.n	8008c78 <_strtod_l+0x8b8>
 8008bc0:	4621      	mov	r1, r4
 8008bc2:	2201      	movs	r2, #1
 8008bc4:	9805      	ldr	r0, [sp, #20]
 8008bc6:	f7ff f983 	bl	8007ed0 <__lshift>
 8008bca:	4641      	mov	r1, r8
 8008bcc:	4604      	mov	r4, r0
 8008bce:	f7ff f9eb 	bl	8007fa8 <__mcmp>
 8008bd2:	2800      	cmp	r0, #0
 8008bd4:	dd50      	ble.n	8008c78 <_strtod_l+0x8b8>
 8008bd6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008bda:	9a08      	ldr	r2, [sp, #32]
 8008bdc:	0d1b      	lsrs	r3, r3, #20
 8008bde:	051b      	lsls	r3, r3, #20
 8008be0:	2a00      	cmp	r2, #0
 8008be2:	d06a      	beq.n	8008cba <_strtod_l+0x8fa>
 8008be4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008be8:	d867      	bhi.n	8008cba <_strtod_l+0x8fa>
 8008bea:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008bee:	f67f ae9d 	bls.w	800892c <_strtod_l+0x56c>
 8008bf2:	4b0a      	ldr	r3, [pc, #40]	@ (8008c1c <_strtod_l+0x85c>)
 8008bf4:	4650      	mov	r0, sl
 8008bf6:	4659      	mov	r1, fp
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	f7f7 fd05 	bl	8000608 <__aeabi_dmul>
 8008bfe:	4b08      	ldr	r3, [pc, #32]	@ (8008c20 <_strtod_l+0x860>)
 8008c00:	400b      	ands	r3, r1
 8008c02:	4682      	mov	sl, r0
 8008c04:	468b      	mov	fp, r1
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	f47f ae08 	bne.w	800881c <_strtod_l+0x45c>
 8008c0c:	9a05      	ldr	r2, [sp, #20]
 8008c0e:	2322      	movs	r3, #34	@ 0x22
 8008c10:	6013      	str	r3, [r2, #0]
 8008c12:	e603      	b.n	800881c <_strtod_l+0x45c>
 8008c14:	0800a558 	.word	0x0800a558
 8008c18:	fffffc02 	.word	0xfffffc02
 8008c1c:	39500000 	.word	0x39500000
 8008c20:	7ff00000 	.word	0x7ff00000
 8008c24:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008c28:	d165      	bne.n	8008cf6 <_strtod_l+0x936>
 8008c2a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008c2c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008c30:	b35a      	cbz	r2, 8008c8a <_strtod_l+0x8ca>
 8008c32:	4a9f      	ldr	r2, [pc, #636]	@ (8008eb0 <_strtod_l+0xaf0>)
 8008c34:	4293      	cmp	r3, r2
 8008c36:	d12b      	bne.n	8008c90 <_strtod_l+0x8d0>
 8008c38:	9b08      	ldr	r3, [sp, #32]
 8008c3a:	4651      	mov	r1, sl
 8008c3c:	b303      	cbz	r3, 8008c80 <_strtod_l+0x8c0>
 8008c3e:	4b9d      	ldr	r3, [pc, #628]	@ (8008eb4 <_strtod_l+0xaf4>)
 8008c40:	465a      	mov	r2, fp
 8008c42:	4013      	ands	r3, r2
 8008c44:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008c48:	f04f 32ff 	mov.w	r2, #4294967295
 8008c4c:	d81b      	bhi.n	8008c86 <_strtod_l+0x8c6>
 8008c4e:	0d1b      	lsrs	r3, r3, #20
 8008c50:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008c54:	fa02 f303 	lsl.w	r3, r2, r3
 8008c58:	4299      	cmp	r1, r3
 8008c5a:	d119      	bne.n	8008c90 <_strtod_l+0x8d0>
 8008c5c:	4b96      	ldr	r3, [pc, #600]	@ (8008eb8 <_strtod_l+0xaf8>)
 8008c5e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c60:	429a      	cmp	r2, r3
 8008c62:	d102      	bne.n	8008c6a <_strtod_l+0x8aa>
 8008c64:	3101      	adds	r1, #1
 8008c66:	f43f adce 	beq.w	8008806 <_strtod_l+0x446>
 8008c6a:	4b92      	ldr	r3, [pc, #584]	@ (8008eb4 <_strtod_l+0xaf4>)
 8008c6c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c6e:	401a      	ands	r2, r3
 8008c70:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008c74:	f04f 0a00 	mov.w	sl, #0
 8008c78:	9b08      	ldr	r3, [sp, #32]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d1b9      	bne.n	8008bf2 <_strtod_l+0x832>
 8008c7e:	e5cd      	b.n	800881c <_strtod_l+0x45c>
 8008c80:	f04f 33ff 	mov.w	r3, #4294967295
 8008c84:	e7e8      	b.n	8008c58 <_strtod_l+0x898>
 8008c86:	4613      	mov	r3, r2
 8008c88:	e7e6      	b.n	8008c58 <_strtod_l+0x898>
 8008c8a:	ea53 030a 	orrs.w	r3, r3, sl
 8008c8e:	d0a2      	beq.n	8008bd6 <_strtod_l+0x816>
 8008c90:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008c92:	b1db      	cbz	r3, 8008ccc <_strtod_l+0x90c>
 8008c94:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c96:	4213      	tst	r3, r2
 8008c98:	d0ee      	beq.n	8008c78 <_strtod_l+0x8b8>
 8008c9a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c9c:	9a08      	ldr	r2, [sp, #32]
 8008c9e:	4650      	mov	r0, sl
 8008ca0:	4659      	mov	r1, fp
 8008ca2:	b1bb      	cbz	r3, 8008cd4 <_strtod_l+0x914>
 8008ca4:	f7ff fb6e 	bl	8008384 <sulp>
 8008ca8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008cac:	ec53 2b10 	vmov	r2, r3, d0
 8008cb0:	f7f7 faf4 	bl	800029c <__adddf3>
 8008cb4:	4682      	mov	sl, r0
 8008cb6:	468b      	mov	fp, r1
 8008cb8:	e7de      	b.n	8008c78 <_strtod_l+0x8b8>
 8008cba:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008cbe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008cc2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008cc6:	f04f 3aff 	mov.w	sl, #4294967295
 8008cca:	e7d5      	b.n	8008c78 <_strtod_l+0x8b8>
 8008ccc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008cce:	ea13 0f0a 	tst.w	r3, sl
 8008cd2:	e7e1      	b.n	8008c98 <_strtod_l+0x8d8>
 8008cd4:	f7ff fb56 	bl	8008384 <sulp>
 8008cd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008cdc:	ec53 2b10 	vmov	r2, r3, d0
 8008ce0:	f7f7 fada 	bl	8000298 <__aeabi_dsub>
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	4682      	mov	sl, r0
 8008cea:	468b      	mov	fp, r1
 8008cec:	f7f7 fef4 	bl	8000ad8 <__aeabi_dcmpeq>
 8008cf0:	2800      	cmp	r0, #0
 8008cf2:	d0c1      	beq.n	8008c78 <_strtod_l+0x8b8>
 8008cf4:	e61a      	b.n	800892c <_strtod_l+0x56c>
 8008cf6:	4641      	mov	r1, r8
 8008cf8:	4620      	mov	r0, r4
 8008cfa:	f7ff facd 	bl	8008298 <__ratio>
 8008cfe:	ec57 6b10 	vmov	r6, r7, d0
 8008d02:	2200      	movs	r2, #0
 8008d04:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008d08:	4630      	mov	r0, r6
 8008d0a:	4639      	mov	r1, r7
 8008d0c:	f7f7 fef8 	bl	8000b00 <__aeabi_dcmple>
 8008d10:	2800      	cmp	r0, #0
 8008d12:	d06f      	beq.n	8008df4 <_strtod_l+0xa34>
 8008d14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d17a      	bne.n	8008e10 <_strtod_l+0xa50>
 8008d1a:	f1ba 0f00 	cmp.w	sl, #0
 8008d1e:	d158      	bne.n	8008dd2 <_strtod_l+0xa12>
 8008d20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d22:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d15a      	bne.n	8008de0 <_strtod_l+0xa20>
 8008d2a:	4b64      	ldr	r3, [pc, #400]	@ (8008ebc <_strtod_l+0xafc>)
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	4630      	mov	r0, r6
 8008d30:	4639      	mov	r1, r7
 8008d32:	f7f7 fedb 	bl	8000aec <__aeabi_dcmplt>
 8008d36:	2800      	cmp	r0, #0
 8008d38:	d159      	bne.n	8008dee <_strtod_l+0xa2e>
 8008d3a:	4630      	mov	r0, r6
 8008d3c:	4639      	mov	r1, r7
 8008d3e:	4b60      	ldr	r3, [pc, #384]	@ (8008ec0 <_strtod_l+0xb00>)
 8008d40:	2200      	movs	r2, #0
 8008d42:	f7f7 fc61 	bl	8000608 <__aeabi_dmul>
 8008d46:	4606      	mov	r6, r0
 8008d48:	460f      	mov	r7, r1
 8008d4a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008d4e:	9606      	str	r6, [sp, #24]
 8008d50:	9307      	str	r3, [sp, #28]
 8008d52:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008d56:	4d57      	ldr	r5, [pc, #348]	@ (8008eb4 <_strtod_l+0xaf4>)
 8008d58:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008d5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d5e:	401d      	ands	r5, r3
 8008d60:	4b58      	ldr	r3, [pc, #352]	@ (8008ec4 <_strtod_l+0xb04>)
 8008d62:	429d      	cmp	r5, r3
 8008d64:	f040 80b2 	bne.w	8008ecc <_strtod_l+0xb0c>
 8008d68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d6a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008d6e:	ec4b ab10 	vmov	d0, sl, fp
 8008d72:	f7ff f9c9 	bl	8008108 <__ulp>
 8008d76:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008d7a:	ec51 0b10 	vmov	r0, r1, d0
 8008d7e:	f7f7 fc43 	bl	8000608 <__aeabi_dmul>
 8008d82:	4652      	mov	r2, sl
 8008d84:	465b      	mov	r3, fp
 8008d86:	f7f7 fa89 	bl	800029c <__adddf3>
 8008d8a:	460b      	mov	r3, r1
 8008d8c:	4949      	ldr	r1, [pc, #292]	@ (8008eb4 <_strtod_l+0xaf4>)
 8008d8e:	4a4e      	ldr	r2, [pc, #312]	@ (8008ec8 <_strtod_l+0xb08>)
 8008d90:	4019      	ands	r1, r3
 8008d92:	4291      	cmp	r1, r2
 8008d94:	4682      	mov	sl, r0
 8008d96:	d942      	bls.n	8008e1e <_strtod_l+0xa5e>
 8008d98:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008d9a:	4b47      	ldr	r3, [pc, #284]	@ (8008eb8 <_strtod_l+0xaf8>)
 8008d9c:	429a      	cmp	r2, r3
 8008d9e:	d103      	bne.n	8008da8 <_strtod_l+0x9e8>
 8008da0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008da2:	3301      	adds	r3, #1
 8008da4:	f43f ad2f 	beq.w	8008806 <_strtod_l+0x446>
 8008da8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008eb8 <_strtod_l+0xaf8>
 8008dac:	f04f 3aff 	mov.w	sl, #4294967295
 8008db0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008db2:	9805      	ldr	r0, [sp, #20]
 8008db4:	f7fe fe7c 	bl	8007ab0 <_Bfree>
 8008db8:	9805      	ldr	r0, [sp, #20]
 8008dba:	4649      	mov	r1, r9
 8008dbc:	f7fe fe78 	bl	8007ab0 <_Bfree>
 8008dc0:	9805      	ldr	r0, [sp, #20]
 8008dc2:	4641      	mov	r1, r8
 8008dc4:	f7fe fe74 	bl	8007ab0 <_Bfree>
 8008dc8:	9805      	ldr	r0, [sp, #20]
 8008dca:	4621      	mov	r1, r4
 8008dcc:	f7fe fe70 	bl	8007ab0 <_Bfree>
 8008dd0:	e619      	b.n	8008a06 <_strtod_l+0x646>
 8008dd2:	f1ba 0f01 	cmp.w	sl, #1
 8008dd6:	d103      	bne.n	8008de0 <_strtod_l+0xa20>
 8008dd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	f43f ada6 	beq.w	800892c <_strtod_l+0x56c>
 8008de0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008e90 <_strtod_l+0xad0>
 8008de4:	4f35      	ldr	r7, [pc, #212]	@ (8008ebc <_strtod_l+0xafc>)
 8008de6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008dea:	2600      	movs	r6, #0
 8008dec:	e7b1      	b.n	8008d52 <_strtod_l+0x992>
 8008dee:	4f34      	ldr	r7, [pc, #208]	@ (8008ec0 <_strtod_l+0xb00>)
 8008df0:	2600      	movs	r6, #0
 8008df2:	e7aa      	b.n	8008d4a <_strtod_l+0x98a>
 8008df4:	4b32      	ldr	r3, [pc, #200]	@ (8008ec0 <_strtod_l+0xb00>)
 8008df6:	4630      	mov	r0, r6
 8008df8:	4639      	mov	r1, r7
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	f7f7 fc04 	bl	8000608 <__aeabi_dmul>
 8008e00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e02:	4606      	mov	r6, r0
 8008e04:	460f      	mov	r7, r1
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d09f      	beq.n	8008d4a <_strtod_l+0x98a>
 8008e0a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008e0e:	e7a0      	b.n	8008d52 <_strtod_l+0x992>
 8008e10:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008e98 <_strtod_l+0xad8>
 8008e14:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008e18:	ec57 6b17 	vmov	r6, r7, d7
 8008e1c:	e799      	b.n	8008d52 <_strtod_l+0x992>
 8008e1e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008e22:	9b08      	ldr	r3, [sp, #32]
 8008e24:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d1c1      	bne.n	8008db0 <_strtod_l+0x9f0>
 8008e2c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008e30:	0d1b      	lsrs	r3, r3, #20
 8008e32:	051b      	lsls	r3, r3, #20
 8008e34:	429d      	cmp	r5, r3
 8008e36:	d1bb      	bne.n	8008db0 <_strtod_l+0x9f0>
 8008e38:	4630      	mov	r0, r6
 8008e3a:	4639      	mov	r1, r7
 8008e3c:	f7f7 ff44 	bl	8000cc8 <__aeabi_d2lz>
 8008e40:	f7f7 fbb4 	bl	80005ac <__aeabi_l2d>
 8008e44:	4602      	mov	r2, r0
 8008e46:	460b      	mov	r3, r1
 8008e48:	4630      	mov	r0, r6
 8008e4a:	4639      	mov	r1, r7
 8008e4c:	f7f7 fa24 	bl	8000298 <__aeabi_dsub>
 8008e50:	460b      	mov	r3, r1
 8008e52:	4602      	mov	r2, r0
 8008e54:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008e58:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008e5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e5e:	ea46 060a 	orr.w	r6, r6, sl
 8008e62:	431e      	orrs	r6, r3
 8008e64:	d06f      	beq.n	8008f46 <_strtod_l+0xb86>
 8008e66:	a30e      	add	r3, pc, #56	@ (adr r3, 8008ea0 <_strtod_l+0xae0>)
 8008e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e6c:	f7f7 fe3e 	bl	8000aec <__aeabi_dcmplt>
 8008e70:	2800      	cmp	r0, #0
 8008e72:	f47f acd3 	bne.w	800881c <_strtod_l+0x45c>
 8008e76:	a30c      	add	r3, pc, #48	@ (adr r3, 8008ea8 <_strtod_l+0xae8>)
 8008e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e80:	f7f7 fe52 	bl	8000b28 <__aeabi_dcmpgt>
 8008e84:	2800      	cmp	r0, #0
 8008e86:	d093      	beq.n	8008db0 <_strtod_l+0x9f0>
 8008e88:	e4c8      	b.n	800881c <_strtod_l+0x45c>
 8008e8a:	bf00      	nop
 8008e8c:	f3af 8000 	nop.w
 8008e90:	00000000 	.word	0x00000000
 8008e94:	bff00000 	.word	0xbff00000
 8008e98:	00000000 	.word	0x00000000
 8008e9c:	3ff00000 	.word	0x3ff00000
 8008ea0:	94a03595 	.word	0x94a03595
 8008ea4:	3fdfffff 	.word	0x3fdfffff
 8008ea8:	35afe535 	.word	0x35afe535
 8008eac:	3fe00000 	.word	0x3fe00000
 8008eb0:	000fffff 	.word	0x000fffff
 8008eb4:	7ff00000 	.word	0x7ff00000
 8008eb8:	7fefffff 	.word	0x7fefffff
 8008ebc:	3ff00000 	.word	0x3ff00000
 8008ec0:	3fe00000 	.word	0x3fe00000
 8008ec4:	7fe00000 	.word	0x7fe00000
 8008ec8:	7c9fffff 	.word	0x7c9fffff
 8008ecc:	9b08      	ldr	r3, [sp, #32]
 8008ece:	b323      	cbz	r3, 8008f1a <_strtod_l+0xb5a>
 8008ed0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008ed4:	d821      	bhi.n	8008f1a <_strtod_l+0xb5a>
 8008ed6:	a328      	add	r3, pc, #160	@ (adr r3, 8008f78 <_strtod_l+0xbb8>)
 8008ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008edc:	4630      	mov	r0, r6
 8008ede:	4639      	mov	r1, r7
 8008ee0:	f7f7 fe0e 	bl	8000b00 <__aeabi_dcmple>
 8008ee4:	b1a0      	cbz	r0, 8008f10 <_strtod_l+0xb50>
 8008ee6:	4639      	mov	r1, r7
 8008ee8:	4630      	mov	r0, r6
 8008eea:	f7f7 fe65 	bl	8000bb8 <__aeabi_d2uiz>
 8008eee:	2801      	cmp	r0, #1
 8008ef0:	bf38      	it	cc
 8008ef2:	2001      	movcc	r0, #1
 8008ef4:	f7f7 fb0e 	bl	8000514 <__aeabi_ui2d>
 8008ef8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008efa:	4606      	mov	r6, r0
 8008efc:	460f      	mov	r7, r1
 8008efe:	b9fb      	cbnz	r3, 8008f40 <_strtod_l+0xb80>
 8008f00:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008f04:	9014      	str	r0, [sp, #80]	@ 0x50
 8008f06:	9315      	str	r3, [sp, #84]	@ 0x54
 8008f08:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008f0c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008f10:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008f12:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008f16:	1b5b      	subs	r3, r3, r5
 8008f18:	9311      	str	r3, [sp, #68]	@ 0x44
 8008f1a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008f1e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008f22:	f7ff f8f1 	bl	8008108 <__ulp>
 8008f26:	4650      	mov	r0, sl
 8008f28:	ec53 2b10 	vmov	r2, r3, d0
 8008f2c:	4659      	mov	r1, fp
 8008f2e:	f7f7 fb6b 	bl	8000608 <__aeabi_dmul>
 8008f32:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008f36:	f7f7 f9b1 	bl	800029c <__adddf3>
 8008f3a:	4682      	mov	sl, r0
 8008f3c:	468b      	mov	fp, r1
 8008f3e:	e770      	b.n	8008e22 <_strtod_l+0xa62>
 8008f40:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008f44:	e7e0      	b.n	8008f08 <_strtod_l+0xb48>
 8008f46:	a30e      	add	r3, pc, #56	@ (adr r3, 8008f80 <_strtod_l+0xbc0>)
 8008f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f4c:	f7f7 fdce 	bl	8000aec <__aeabi_dcmplt>
 8008f50:	e798      	b.n	8008e84 <_strtod_l+0xac4>
 8008f52:	2300      	movs	r3, #0
 8008f54:	930e      	str	r3, [sp, #56]	@ 0x38
 8008f56:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008f58:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f5a:	6013      	str	r3, [r2, #0]
 8008f5c:	f7ff ba6d 	b.w	800843a <_strtod_l+0x7a>
 8008f60:	2a65      	cmp	r2, #101	@ 0x65
 8008f62:	f43f ab68 	beq.w	8008636 <_strtod_l+0x276>
 8008f66:	2a45      	cmp	r2, #69	@ 0x45
 8008f68:	f43f ab65 	beq.w	8008636 <_strtod_l+0x276>
 8008f6c:	2301      	movs	r3, #1
 8008f6e:	f7ff bba0 	b.w	80086b2 <_strtod_l+0x2f2>
 8008f72:	bf00      	nop
 8008f74:	f3af 8000 	nop.w
 8008f78:	ffc00000 	.word	0xffc00000
 8008f7c:	41dfffff 	.word	0x41dfffff
 8008f80:	94a03595 	.word	0x94a03595
 8008f84:	3fcfffff 	.word	0x3fcfffff

08008f88 <_strtod_r>:
 8008f88:	4b01      	ldr	r3, [pc, #4]	@ (8008f90 <_strtod_r+0x8>)
 8008f8a:	f7ff ba19 	b.w	80083c0 <_strtod_l>
 8008f8e:	bf00      	nop
 8008f90:	20000074 	.word	0x20000074

08008f94 <_strtol_l.isra.0>:
 8008f94:	2b24      	cmp	r3, #36	@ 0x24
 8008f96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f9a:	4686      	mov	lr, r0
 8008f9c:	4690      	mov	r8, r2
 8008f9e:	d801      	bhi.n	8008fa4 <_strtol_l.isra.0+0x10>
 8008fa0:	2b01      	cmp	r3, #1
 8008fa2:	d106      	bne.n	8008fb2 <_strtol_l.isra.0+0x1e>
 8008fa4:	f7fd fdb6 	bl	8006b14 <__errno>
 8008fa8:	2316      	movs	r3, #22
 8008faa:	6003      	str	r3, [r0, #0]
 8008fac:	2000      	movs	r0, #0
 8008fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fb2:	4834      	ldr	r0, [pc, #208]	@ (8009084 <_strtol_l.isra.0+0xf0>)
 8008fb4:	460d      	mov	r5, r1
 8008fb6:	462a      	mov	r2, r5
 8008fb8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008fbc:	5d06      	ldrb	r6, [r0, r4]
 8008fbe:	f016 0608 	ands.w	r6, r6, #8
 8008fc2:	d1f8      	bne.n	8008fb6 <_strtol_l.isra.0+0x22>
 8008fc4:	2c2d      	cmp	r4, #45	@ 0x2d
 8008fc6:	d110      	bne.n	8008fea <_strtol_l.isra.0+0x56>
 8008fc8:	782c      	ldrb	r4, [r5, #0]
 8008fca:	2601      	movs	r6, #1
 8008fcc:	1c95      	adds	r5, r2, #2
 8008fce:	f033 0210 	bics.w	r2, r3, #16
 8008fd2:	d115      	bne.n	8009000 <_strtol_l.isra.0+0x6c>
 8008fd4:	2c30      	cmp	r4, #48	@ 0x30
 8008fd6:	d10d      	bne.n	8008ff4 <_strtol_l.isra.0+0x60>
 8008fd8:	782a      	ldrb	r2, [r5, #0]
 8008fda:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008fde:	2a58      	cmp	r2, #88	@ 0x58
 8008fe0:	d108      	bne.n	8008ff4 <_strtol_l.isra.0+0x60>
 8008fe2:	786c      	ldrb	r4, [r5, #1]
 8008fe4:	3502      	adds	r5, #2
 8008fe6:	2310      	movs	r3, #16
 8008fe8:	e00a      	b.n	8009000 <_strtol_l.isra.0+0x6c>
 8008fea:	2c2b      	cmp	r4, #43	@ 0x2b
 8008fec:	bf04      	itt	eq
 8008fee:	782c      	ldrbeq	r4, [r5, #0]
 8008ff0:	1c95      	addeq	r5, r2, #2
 8008ff2:	e7ec      	b.n	8008fce <_strtol_l.isra.0+0x3a>
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d1f6      	bne.n	8008fe6 <_strtol_l.isra.0+0x52>
 8008ff8:	2c30      	cmp	r4, #48	@ 0x30
 8008ffa:	bf14      	ite	ne
 8008ffc:	230a      	movne	r3, #10
 8008ffe:	2308      	moveq	r3, #8
 8009000:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009004:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009008:	2200      	movs	r2, #0
 800900a:	fbbc f9f3 	udiv	r9, ip, r3
 800900e:	4610      	mov	r0, r2
 8009010:	fb03 ca19 	mls	sl, r3, r9, ip
 8009014:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009018:	2f09      	cmp	r7, #9
 800901a:	d80f      	bhi.n	800903c <_strtol_l.isra.0+0xa8>
 800901c:	463c      	mov	r4, r7
 800901e:	42a3      	cmp	r3, r4
 8009020:	dd1b      	ble.n	800905a <_strtol_l.isra.0+0xc6>
 8009022:	1c57      	adds	r7, r2, #1
 8009024:	d007      	beq.n	8009036 <_strtol_l.isra.0+0xa2>
 8009026:	4581      	cmp	r9, r0
 8009028:	d314      	bcc.n	8009054 <_strtol_l.isra.0+0xc0>
 800902a:	d101      	bne.n	8009030 <_strtol_l.isra.0+0x9c>
 800902c:	45a2      	cmp	sl, r4
 800902e:	db11      	blt.n	8009054 <_strtol_l.isra.0+0xc0>
 8009030:	fb00 4003 	mla	r0, r0, r3, r4
 8009034:	2201      	movs	r2, #1
 8009036:	f815 4b01 	ldrb.w	r4, [r5], #1
 800903a:	e7eb      	b.n	8009014 <_strtol_l.isra.0+0x80>
 800903c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009040:	2f19      	cmp	r7, #25
 8009042:	d801      	bhi.n	8009048 <_strtol_l.isra.0+0xb4>
 8009044:	3c37      	subs	r4, #55	@ 0x37
 8009046:	e7ea      	b.n	800901e <_strtol_l.isra.0+0x8a>
 8009048:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800904c:	2f19      	cmp	r7, #25
 800904e:	d804      	bhi.n	800905a <_strtol_l.isra.0+0xc6>
 8009050:	3c57      	subs	r4, #87	@ 0x57
 8009052:	e7e4      	b.n	800901e <_strtol_l.isra.0+0x8a>
 8009054:	f04f 32ff 	mov.w	r2, #4294967295
 8009058:	e7ed      	b.n	8009036 <_strtol_l.isra.0+0xa2>
 800905a:	1c53      	adds	r3, r2, #1
 800905c:	d108      	bne.n	8009070 <_strtol_l.isra.0+0xdc>
 800905e:	2322      	movs	r3, #34	@ 0x22
 8009060:	f8ce 3000 	str.w	r3, [lr]
 8009064:	4660      	mov	r0, ip
 8009066:	f1b8 0f00 	cmp.w	r8, #0
 800906a:	d0a0      	beq.n	8008fae <_strtol_l.isra.0+0x1a>
 800906c:	1e69      	subs	r1, r5, #1
 800906e:	e006      	b.n	800907e <_strtol_l.isra.0+0xea>
 8009070:	b106      	cbz	r6, 8009074 <_strtol_l.isra.0+0xe0>
 8009072:	4240      	negs	r0, r0
 8009074:	f1b8 0f00 	cmp.w	r8, #0
 8009078:	d099      	beq.n	8008fae <_strtol_l.isra.0+0x1a>
 800907a:	2a00      	cmp	r2, #0
 800907c:	d1f6      	bne.n	800906c <_strtol_l.isra.0+0xd8>
 800907e:	f8c8 1000 	str.w	r1, [r8]
 8009082:	e794      	b.n	8008fae <_strtol_l.isra.0+0x1a>
 8009084:	0800a581 	.word	0x0800a581

08009088 <_strtol_r>:
 8009088:	f7ff bf84 	b.w	8008f94 <_strtol_l.isra.0>

0800908c <__ssputs_r>:
 800908c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009090:	688e      	ldr	r6, [r1, #8]
 8009092:	461f      	mov	r7, r3
 8009094:	42be      	cmp	r6, r7
 8009096:	680b      	ldr	r3, [r1, #0]
 8009098:	4682      	mov	sl, r0
 800909a:	460c      	mov	r4, r1
 800909c:	4690      	mov	r8, r2
 800909e:	d82d      	bhi.n	80090fc <__ssputs_r+0x70>
 80090a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80090a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80090a8:	d026      	beq.n	80090f8 <__ssputs_r+0x6c>
 80090aa:	6965      	ldr	r5, [r4, #20]
 80090ac:	6909      	ldr	r1, [r1, #16]
 80090ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80090b2:	eba3 0901 	sub.w	r9, r3, r1
 80090b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80090ba:	1c7b      	adds	r3, r7, #1
 80090bc:	444b      	add	r3, r9
 80090be:	106d      	asrs	r5, r5, #1
 80090c0:	429d      	cmp	r5, r3
 80090c2:	bf38      	it	cc
 80090c4:	461d      	movcc	r5, r3
 80090c6:	0553      	lsls	r3, r2, #21
 80090c8:	d527      	bpl.n	800911a <__ssputs_r+0x8e>
 80090ca:	4629      	mov	r1, r5
 80090cc:	f7fe fc24 	bl	8007918 <_malloc_r>
 80090d0:	4606      	mov	r6, r0
 80090d2:	b360      	cbz	r0, 800912e <__ssputs_r+0xa2>
 80090d4:	6921      	ldr	r1, [r4, #16]
 80090d6:	464a      	mov	r2, r9
 80090d8:	f000 fa18 	bl	800950c <memcpy>
 80090dc:	89a3      	ldrh	r3, [r4, #12]
 80090de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80090e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80090e6:	81a3      	strh	r3, [r4, #12]
 80090e8:	6126      	str	r6, [r4, #16]
 80090ea:	6165      	str	r5, [r4, #20]
 80090ec:	444e      	add	r6, r9
 80090ee:	eba5 0509 	sub.w	r5, r5, r9
 80090f2:	6026      	str	r6, [r4, #0]
 80090f4:	60a5      	str	r5, [r4, #8]
 80090f6:	463e      	mov	r6, r7
 80090f8:	42be      	cmp	r6, r7
 80090fa:	d900      	bls.n	80090fe <__ssputs_r+0x72>
 80090fc:	463e      	mov	r6, r7
 80090fe:	6820      	ldr	r0, [r4, #0]
 8009100:	4632      	mov	r2, r6
 8009102:	4641      	mov	r1, r8
 8009104:	f000 f9c6 	bl	8009494 <memmove>
 8009108:	68a3      	ldr	r3, [r4, #8]
 800910a:	1b9b      	subs	r3, r3, r6
 800910c:	60a3      	str	r3, [r4, #8]
 800910e:	6823      	ldr	r3, [r4, #0]
 8009110:	4433      	add	r3, r6
 8009112:	6023      	str	r3, [r4, #0]
 8009114:	2000      	movs	r0, #0
 8009116:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800911a:	462a      	mov	r2, r5
 800911c:	f000 fd89 	bl	8009c32 <_realloc_r>
 8009120:	4606      	mov	r6, r0
 8009122:	2800      	cmp	r0, #0
 8009124:	d1e0      	bne.n	80090e8 <__ssputs_r+0x5c>
 8009126:	6921      	ldr	r1, [r4, #16]
 8009128:	4650      	mov	r0, sl
 800912a:	f7fe fb81 	bl	8007830 <_free_r>
 800912e:	230c      	movs	r3, #12
 8009130:	f8ca 3000 	str.w	r3, [sl]
 8009134:	89a3      	ldrh	r3, [r4, #12]
 8009136:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800913a:	81a3      	strh	r3, [r4, #12]
 800913c:	f04f 30ff 	mov.w	r0, #4294967295
 8009140:	e7e9      	b.n	8009116 <__ssputs_r+0x8a>
	...

08009144 <_svfiprintf_r>:
 8009144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009148:	4698      	mov	r8, r3
 800914a:	898b      	ldrh	r3, [r1, #12]
 800914c:	061b      	lsls	r3, r3, #24
 800914e:	b09d      	sub	sp, #116	@ 0x74
 8009150:	4607      	mov	r7, r0
 8009152:	460d      	mov	r5, r1
 8009154:	4614      	mov	r4, r2
 8009156:	d510      	bpl.n	800917a <_svfiprintf_r+0x36>
 8009158:	690b      	ldr	r3, [r1, #16]
 800915a:	b973      	cbnz	r3, 800917a <_svfiprintf_r+0x36>
 800915c:	2140      	movs	r1, #64	@ 0x40
 800915e:	f7fe fbdb 	bl	8007918 <_malloc_r>
 8009162:	6028      	str	r0, [r5, #0]
 8009164:	6128      	str	r0, [r5, #16]
 8009166:	b930      	cbnz	r0, 8009176 <_svfiprintf_r+0x32>
 8009168:	230c      	movs	r3, #12
 800916a:	603b      	str	r3, [r7, #0]
 800916c:	f04f 30ff 	mov.w	r0, #4294967295
 8009170:	b01d      	add	sp, #116	@ 0x74
 8009172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009176:	2340      	movs	r3, #64	@ 0x40
 8009178:	616b      	str	r3, [r5, #20]
 800917a:	2300      	movs	r3, #0
 800917c:	9309      	str	r3, [sp, #36]	@ 0x24
 800917e:	2320      	movs	r3, #32
 8009180:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009184:	f8cd 800c 	str.w	r8, [sp, #12]
 8009188:	2330      	movs	r3, #48	@ 0x30
 800918a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009328 <_svfiprintf_r+0x1e4>
 800918e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009192:	f04f 0901 	mov.w	r9, #1
 8009196:	4623      	mov	r3, r4
 8009198:	469a      	mov	sl, r3
 800919a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800919e:	b10a      	cbz	r2, 80091a4 <_svfiprintf_r+0x60>
 80091a0:	2a25      	cmp	r2, #37	@ 0x25
 80091a2:	d1f9      	bne.n	8009198 <_svfiprintf_r+0x54>
 80091a4:	ebba 0b04 	subs.w	fp, sl, r4
 80091a8:	d00b      	beq.n	80091c2 <_svfiprintf_r+0x7e>
 80091aa:	465b      	mov	r3, fp
 80091ac:	4622      	mov	r2, r4
 80091ae:	4629      	mov	r1, r5
 80091b0:	4638      	mov	r0, r7
 80091b2:	f7ff ff6b 	bl	800908c <__ssputs_r>
 80091b6:	3001      	adds	r0, #1
 80091b8:	f000 80a7 	beq.w	800930a <_svfiprintf_r+0x1c6>
 80091bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80091be:	445a      	add	r2, fp
 80091c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80091c2:	f89a 3000 	ldrb.w	r3, [sl]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	f000 809f 	beq.w	800930a <_svfiprintf_r+0x1c6>
 80091cc:	2300      	movs	r3, #0
 80091ce:	f04f 32ff 	mov.w	r2, #4294967295
 80091d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80091d6:	f10a 0a01 	add.w	sl, sl, #1
 80091da:	9304      	str	r3, [sp, #16]
 80091dc:	9307      	str	r3, [sp, #28]
 80091de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80091e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80091e4:	4654      	mov	r4, sl
 80091e6:	2205      	movs	r2, #5
 80091e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091ec:	484e      	ldr	r0, [pc, #312]	@ (8009328 <_svfiprintf_r+0x1e4>)
 80091ee:	f7f6 fff7 	bl	80001e0 <memchr>
 80091f2:	9a04      	ldr	r2, [sp, #16]
 80091f4:	b9d8      	cbnz	r0, 800922e <_svfiprintf_r+0xea>
 80091f6:	06d0      	lsls	r0, r2, #27
 80091f8:	bf44      	itt	mi
 80091fa:	2320      	movmi	r3, #32
 80091fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009200:	0711      	lsls	r1, r2, #28
 8009202:	bf44      	itt	mi
 8009204:	232b      	movmi	r3, #43	@ 0x2b
 8009206:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800920a:	f89a 3000 	ldrb.w	r3, [sl]
 800920e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009210:	d015      	beq.n	800923e <_svfiprintf_r+0xfa>
 8009212:	9a07      	ldr	r2, [sp, #28]
 8009214:	4654      	mov	r4, sl
 8009216:	2000      	movs	r0, #0
 8009218:	f04f 0c0a 	mov.w	ip, #10
 800921c:	4621      	mov	r1, r4
 800921e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009222:	3b30      	subs	r3, #48	@ 0x30
 8009224:	2b09      	cmp	r3, #9
 8009226:	d94b      	bls.n	80092c0 <_svfiprintf_r+0x17c>
 8009228:	b1b0      	cbz	r0, 8009258 <_svfiprintf_r+0x114>
 800922a:	9207      	str	r2, [sp, #28]
 800922c:	e014      	b.n	8009258 <_svfiprintf_r+0x114>
 800922e:	eba0 0308 	sub.w	r3, r0, r8
 8009232:	fa09 f303 	lsl.w	r3, r9, r3
 8009236:	4313      	orrs	r3, r2
 8009238:	9304      	str	r3, [sp, #16]
 800923a:	46a2      	mov	sl, r4
 800923c:	e7d2      	b.n	80091e4 <_svfiprintf_r+0xa0>
 800923e:	9b03      	ldr	r3, [sp, #12]
 8009240:	1d19      	adds	r1, r3, #4
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	9103      	str	r1, [sp, #12]
 8009246:	2b00      	cmp	r3, #0
 8009248:	bfbb      	ittet	lt
 800924a:	425b      	neglt	r3, r3
 800924c:	f042 0202 	orrlt.w	r2, r2, #2
 8009250:	9307      	strge	r3, [sp, #28]
 8009252:	9307      	strlt	r3, [sp, #28]
 8009254:	bfb8      	it	lt
 8009256:	9204      	strlt	r2, [sp, #16]
 8009258:	7823      	ldrb	r3, [r4, #0]
 800925a:	2b2e      	cmp	r3, #46	@ 0x2e
 800925c:	d10a      	bne.n	8009274 <_svfiprintf_r+0x130>
 800925e:	7863      	ldrb	r3, [r4, #1]
 8009260:	2b2a      	cmp	r3, #42	@ 0x2a
 8009262:	d132      	bne.n	80092ca <_svfiprintf_r+0x186>
 8009264:	9b03      	ldr	r3, [sp, #12]
 8009266:	1d1a      	adds	r2, r3, #4
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	9203      	str	r2, [sp, #12]
 800926c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009270:	3402      	adds	r4, #2
 8009272:	9305      	str	r3, [sp, #20]
 8009274:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009338 <_svfiprintf_r+0x1f4>
 8009278:	7821      	ldrb	r1, [r4, #0]
 800927a:	2203      	movs	r2, #3
 800927c:	4650      	mov	r0, sl
 800927e:	f7f6 ffaf 	bl	80001e0 <memchr>
 8009282:	b138      	cbz	r0, 8009294 <_svfiprintf_r+0x150>
 8009284:	9b04      	ldr	r3, [sp, #16]
 8009286:	eba0 000a 	sub.w	r0, r0, sl
 800928a:	2240      	movs	r2, #64	@ 0x40
 800928c:	4082      	lsls	r2, r0
 800928e:	4313      	orrs	r3, r2
 8009290:	3401      	adds	r4, #1
 8009292:	9304      	str	r3, [sp, #16]
 8009294:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009298:	4824      	ldr	r0, [pc, #144]	@ (800932c <_svfiprintf_r+0x1e8>)
 800929a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800929e:	2206      	movs	r2, #6
 80092a0:	f7f6 ff9e 	bl	80001e0 <memchr>
 80092a4:	2800      	cmp	r0, #0
 80092a6:	d036      	beq.n	8009316 <_svfiprintf_r+0x1d2>
 80092a8:	4b21      	ldr	r3, [pc, #132]	@ (8009330 <_svfiprintf_r+0x1ec>)
 80092aa:	bb1b      	cbnz	r3, 80092f4 <_svfiprintf_r+0x1b0>
 80092ac:	9b03      	ldr	r3, [sp, #12]
 80092ae:	3307      	adds	r3, #7
 80092b0:	f023 0307 	bic.w	r3, r3, #7
 80092b4:	3308      	adds	r3, #8
 80092b6:	9303      	str	r3, [sp, #12]
 80092b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092ba:	4433      	add	r3, r6
 80092bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80092be:	e76a      	b.n	8009196 <_svfiprintf_r+0x52>
 80092c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80092c4:	460c      	mov	r4, r1
 80092c6:	2001      	movs	r0, #1
 80092c8:	e7a8      	b.n	800921c <_svfiprintf_r+0xd8>
 80092ca:	2300      	movs	r3, #0
 80092cc:	3401      	adds	r4, #1
 80092ce:	9305      	str	r3, [sp, #20]
 80092d0:	4619      	mov	r1, r3
 80092d2:	f04f 0c0a 	mov.w	ip, #10
 80092d6:	4620      	mov	r0, r4
 80092d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80092dc:	3a30      	subs	r2, #48	@ 0x30
 80092de:	2a09      	cmp	r2, #9
 80092e0:	d903      	bls.n	80092ea <_svfiprintf_r+0x1a6>
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d0c6      	beq.n	8009274 <_svfiprintf_r+0x130>
 80092e6:	9105      	str	r1, [sp, #20]
 80092e8:	e7c4      	b.n	8009274 <_svfiprintf_r+0x130>
 80092ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80092ee:	4604      	mov	r4, r0
 80092f0:	2301      	movs	r3, #1
 80092f2:	e7f0      	b.n	80092d6 <_svfiprintf_r+0x192>
 80092f4:	ab03      	add	r3, sp, #12
 80092f6:	9300      	str	r3, [sp, #0]
 80092f8:	462a      	mov	r2, r5
 80092fa:	4b0e      	ldr	r3, [pc, #56]	@ (8009334 <_svfiprintf_r+0x1f0>)
 80092fc:	a904      	add	r1, sp, #16
 80092fe:	4638      	mov	r0, r7
 8009300:	f7fc fcca 	bl	8005c98 <_printf_float>
 8009304:	1c42      	adds	r2, r0, #1
 8009306:	4606      	mov	r6, r0
 8009308:	d1d6      	bne.n	80092b8 <_svfiprintf_r+0x174>
 800930a:	89ab      	ldrh	r3, [r5, #12]
 800930c:	065b      	lsls	r3, r3, #25
 800930e:	f53f af2d 	bmi.w	800916c <_svfiprintf_r+0x28>
 8009312:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009314:	e72c      	b.n	8009170 <_svfiprintf_r+0x2c>
 8009316:	ab03      	add	r3, sp, #12
 8009318:	9300      	str	r3, [sp, #0]
 800931a:	462a      	mov	r2, r5
 800931c:	4b05      	ldr	r3, [pc, #20]	@ (8009334 <_svfiprintf_r+0x1f0>)
 800931e:	a904      	add	r1, sp, #16
 8009320:	4638      	mov	r0, r7
 8009322:	f7fc ff51 	bl	80061c8 <_printf_i>
 8009326:	e7ed      	b.n	8009304 <_svfiprintf_r+0x1c0>
 8009328:	0800a379 	.word	0x0800a379
 800932c:	0800a383 	.word	0x0800a383
 8009330:	08005c99 	.word	0x08005c99
 8009334:	0800908d 	.word	0x0800908d
 8009338:	0800a37f 	.word	0x0800a37f

0800933c <__sflush_r>:
 800933c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009344:	0716      	lsls	r6, r2, #28
 8009346:	4605      	mov	r5, r0
 8009348:	460c      	mov	r4, r1
 800934a:	d454      	bmi.n	80093f6 <__sflush_r+0xba>
 800934c:	684b      	ldr	r3, [r1, #4]
 800934e:	2b00      	cmp	r3, #0
 8009350:	dc02      	bgt.n	8009358 <__sflush_r+0x1c>
 8009352:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009354:	2b00      	cmp	r3, #0
 8009356:	dd48      	ble.n	80093ea <__sflush_r+0xae>
 8009358:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800935a:	2e00      	cmp	r6, #0
 800935c:	d045      	beq.n	80093ea <__sflush_r+0xae>
 800935e:	2300      	movs	r3, #0
 8009360:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009364:	682f      	ldr	r7, [r5, #0]
 8009366:	6a21      	ldr	r1, [r4, #32]
 8009368:	602b      	str	r3, [r5, #0]
 800936a:	d030      	beq.n	80093ce <__sflush_r+0x92>
 800936c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800936e:	89a3      	ldrh	r3, [r4, #12]
 8009370:	0759      	lsls	r1, r3, #29
 8009372:	d505      	bpl.n	8009380 <__sflush_r+0x44>
 8009374:	6863      	ldr	r3, [r4, #4]
 8009376:	1ad2      	subs	r2, r2, r3
 8009378:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800937a:	b10b      	cbz	r3, 8009380 <__sflush_r+0x44>
 800937c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800937e:	1ad2      	subs	r2, r2, r3
 8009380:	2300      	movs	r3, #0
 8009382:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009384:	6a21      	ldr	r1, [r4, #32]
 8009386:	4628      	mov	r0, r5
 8009388:	47b0      	blx	r6
 800938a:	1c43      	adds	r3, r0, #1
 800938c:	89a3      	ldrh	r3, [r4, #12]
 800938e:	d106      	bne.n	800939e <__sflush_r+0x62>
 8009390:	6829      	ldr	r1, [r5, #0]
 8009392:	291d      	cmp	r1, #29
 8009394:	d82b      	bhi.n	80093ee <__sflush_r+0xb2>
 8009396:	4a2a      	ldr	r2, [pc, #168]	@ (8009440 <__sflush_r+0x104>)
 8009398:	40ca      	lsrs	r2, r1
 800939a:	07d6      	lsls	r6, r2, #31
 800939c:	d527      	bpl.n	80093ee <__sflush_r+0xb2>
 800939e:	2200      	movs	r2, #0
 80093a0:	6062      	str	r2, [r4, #4]
 80093a2:	04d9      	lsls	r1, r3, #19
 80093a4:	6922      	ldr	r2, [r4, #16]
 80093a6:	6022      	str	r2, [r4, #0]
 80093a8:	d504      	bpl.n	80093b4 <__sflush_r+0x78>
 80093aa:	1c42      	adds	r2, r0, #1
 80093ac:	d101      	bne.n	80093b2 <__sflush_r+0x76>
 80093ae:	682b      	ldr	r3, [r5, #0]
 80093b0:	b903      	cbnz	r3, 80093b4 <__sflush_r+0x78>
 80093b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80093b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80093b6:	602f      	str	r7, [r5, #0]
 80093b8:	b1b9      	cbz	r1, 80093ea <__sflush_r+0xae>
 80093ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80093be:	4299      	cmp	r1, r3
 80093c0:	d002      	beq.n	80093c8 <__sflush_r+0x8c>
 80093c2:	4628      	mov	r0, r5
 80093c4:	f7fe fa34 	bl	8007830 <_free_r>
 80093c8:	2300      	movs	r3, #0
 80093ca:	6363      	str	r3, [r4, #52]	@ 0x34
 80093cc:	e00d      	b.n	80093ea <__sflush_r+0xae>
 80093ce:	2301      	movs	r3, #1
 80093d0:	4628      	mov	r0, r5
 80093d2:	47b0      	blx	r6
 80093d4:	4602      	mov	r2, r0
 80093d6:	1c50      	adds	r0, r2, #1
 80093d8:	d1c9      	bne.n	800936e <__sflush_r+0x32>
 80093da:	682b      	ldr	r3, [r5, #0]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d0c6      	beq.n	800936e <__sflush_r+0x32>
 80093e0:	2b1d      	cmp	r3, #29
 80093e2:	d001      	beq.n	80093e8 <__sflush_r+0xac>
 80093e4:	2b16      	cmp	r3, #22
 80093e6:	d11e      	bne.n	8009426 <__sflush_r+0xea>
 80093e8:	602f      	str	r7, [r5, #0]
 80093ea:	2000      	movs	r0, #0
 80093ec:	e022      	b.n	8009434 <__sflush_r+0xf8>
 80093ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093f2:	b21b      	sxth	r3, r3
 80093f4:	e01b      	b.n	800942e <__sflush_r+0xf2>
 80093f6:	690f      	ldr	r7, [r1, #16]
 80093f8:	2f00      	cmp	r7, #0
 80093fa:	d0f6      	beq.n	80093ea <__sflush_r+0xae>
 80093fc:	0793      	lsls	r3, r2, #30
 80093fe:	680e      	ldr	r6, [r1, #0]
 8009400:	bf08      	it	eq
 8009402:	694b      	ldreq	r3, [r1, #20]
 8009404:	600f      	str	r7, [r1, #0]
 8009406:	bf18      	it	ne
 8009408:	2300      	movne	r3, #0
 800940a:	eba6 0807 	sub.w	r8, r6, r7
 800940e:	608b      	str	r3, [r1, #8]
 8009410:	f1b8 0f00 	cmp.w	r8, #0
 8009414:	dde9      	ble.n	80093ea <__sflush_r+0xae>
 8009416:	6a21      	ldr	r1, [r4, #32]
 8009418:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800941a:	4643      	mov	r3, r8
 800941c:	463a      	mov	r2, r7
 800941e:	4628      	mov	r0, r5
 8009420:	47b0      	blx	r6
 8009422:	2800      	cmp	r0, #0
 8009424:	dc08      	bgt.n	8009438 <__sflush_r+0xfc>
 8009426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800942a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800942e:	81a3      	strh	r3, [r4, #12]
 8009430:	f04f 30ff 	mov.w	r0, #4294967295
 8009434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009438:	4407      	add	r7, r0
 800943a:	eba8 0800 	sub.w	r8, r8, r0
 800943e:	e7e7      	b.n	8009410 <__sflush_r+0xd4>
 8009440:	20400001 	.word	0x20400001

08009444 <_fflush_r>:
 8009444:	b538      	push	{r3, r4, r5, lr}
 8009446:	690b      	ldr	r3, [r1, #16]
 8009448:	4605      	mov	r5, r0
 800944a:	460c      	mov	r4, r1
 800944c:	b913      	cbnz	r3, 8009454 <_fflush_r+0x10>
 800944e:	2500      	movs	r5, #0
 8009450:	4628      	mov	r0, r5
 8009452:	bd38      	pop	{r3, r4, r5, pc}
 8009454:	b118      	cbz	r0, 800945e <_fflush_r+0x1a>
 8009456:	6a03      	ldr	r3, [r0, #32]
 8009458:	b90b      	cbnz	r3, 800945e <_fflush_r+0x1a>
 800945a:	f7fd fa6d 	bl	8006938 <__sinit>
 800945e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d0f3      	beq.n	800944e <_fflush_r+0xa>
 8009466:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009468:	07d0      	lsls	r0, r2, #31
 800946a:	d404      	bmi.n	8009476 <_fflush_r+0x32>
 800946c:	0599      	lsls	r1, r3, #22
 800946e:	d402      	bmi.n	8009476 <_fflush_r+0x32>
 8009470:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009472:	f7fd fb7a 	bl	8006b6a <__retarget_lock_acquire_recursive>
 8009476:	4628      	mov	r0, r5
 8009478:	4621      	mov	r1, r4
 800947a:	f7ff ff5f 	bl	800933c <__sflush_r>
 800947e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009480:	07da      	lsls	r2, r3, #31
 8009482:	4605      	mov	r5, r0
 8009484:	d4e4      	bmi.n	8009450 <_fflush_r+0xc>
 8009486:	89a3      	ldrh	r3, [r4, #12]
 8009488:	059b      	lsls	r3, r3, #22
 800948a:	d4e1      	bmi.n	8009450 <_fflush_r+0xc>
 800948c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800948e:	f7fd fb6d 	bl	8006b6c <__retarget_lock_release_recursive>
 8009492:	e7dd      	b.n	8009450 <_fflush_r+0xc>

08009494 <memmove>:
 8009494:	4288      	cmp	r0, r1
 8009496:	b510      	push	{r4, lr}
 8009498:	eb01 0402 	add.w	r4, r1, r2
 800949c:	d902      	bls.n	80094a4 <memmove+0x10>
 800949e:	4284      	cmp	r4, r0
 80094a0:	4623      	mov	r3, r4
 80094a2:	d807      	bhi.n	80094b4 <memmove+0x20>
 80094a4:	1e43      	subs	r3, r0, #1
 80094a6:	42a1      	cmp	r1, r4
 80094a8:	d008      	beq.n	80094bc <memmove+0x28>
 80094aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80094ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80094b2:	e7f8      	b.n	80094a6 <memmove+0x12>
 80094b4:	4402      	add	r2, r0
 80094b6:	4601      	mov	r1, r0
 80094b8:	428a      	cmp	r2, r1
 80094ba:	d100      	bne.n	80094be <memmove+0x2a>
 80094bc:	bd10      	pop	{r4, pc}
 80094be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80094c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80094c6:	e7f7      	b.n	80094b8 <memmove+0x24>

080094c8 <strncmp>:
 80094c8:	b510      	push	{r4, lr}
 80094ca:	b16a      	cbz	r2, 80094e8 <strncmp+0x20>
 80094cc:	3901      	subs	r1, #1
 80094ce:	1884      	adds	r4, r0, r2
 80094d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094d4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80094d8:	429a      	cmp	r2, r3
 80094da:	d103      	bne.n	80094e4 <strncmp+0x1c>
 80094dc:	42a0      	cmp	r0, r4
 80094de:	d001      	beq.n	80094e4 <strncmp+0x1c>
 80094e0:	2a00      	cmp	r2, #0
 80094e2:	d1f5      	bne.n	80094d0 <strncmp+0x8>
 80094e4:	1ad0      	subs	r0, r2, r3
 80094e6:	bd10      	pop	{r4, pc}
 80094e8:	4610      	mov	r0, r2
 80094ea:	e7fc      	b.n	80094e6 <strncmp+0x1e>

080094ec <_sbrk_r>:
 80094ec:	b538      	push	{r3, r4, r5, lr}
 80094ee:	4d06      	ldr	r5, [pc, #24]	@ (8009508 <_sbrk_r+0x1c>)
 80094f0:	2300      	movs	r3, #0
 80094f2:	4604      	mov	r4, r0
 80094f4:	4608      	mov	r0, r1
 80094f6:	602b      	str	r3, [r5, #0]
 80094f8:	f7f8 fb04 	bl	8001b04 <_sbrk>
 80094fc:	1c43      	adds	r3, r0, #1
 80094fe:	d102      	bne.n	8009506 <_sbrk_r+0x1a>
 8009500:	682b      	ldr	r3, [r5, #0]
 8009502:	b103      	cbz	r3, 8009506 <_sbrk_r+0x1a>
 8009504:	6023      	str	r3, [r4, #0]
 8009506:	bd38      	pop	{r3, r4, r5, pc}
 8009508:	20000600 	.word	0x20000600

0800950c <memcpy>:
 800950c:	440a      	add	r2, r1
 800950e:	4291      	cmp	r1, r2
 8009510:	f100 33ff 	add.w	r3, r0, #4294967295
 8009514:	d100      	bne.n	8009518 <memcpy+0xc>
 8009516:	4770      	bx	lr
 8009518:	b510      	push	{r4, lr}
 800951a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800951e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009522:	4291      	cmp	r1, r2
 8009524:	d1f9      	bne.n	800951a <memcpy+0xe>
 8009526:	bd10      	pop	{r4, pc}

08009528 <nan>:
 8009528:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009530 <nan+0x8>
 800952c:	4770      	bx	lr
 800952e:	bf00      	nop
 8009530:	00000000 	.word	0x00000000
 8009534:	7ff80000 	.word	0x7ff80000

08009538 <__assert_func>:
 8009538:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800953a:	4614      	mov	r4, r2
 800953c:	461a      	mov	r2, r3
 800953e:	4b09      	ldr	r3, [pc, #36]	@ (8009564 <__assert_func+0x2c>)
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	4605      	mov	r5, r0
 8009544:	68d8      	ldr	r0, [r3, #12]
 8009546:	b14c      	cbz	r4, 800955c <__assert_func+0x24>
 8009548:	4b07      	ldr	r3, [pc, #28]	@ (8009568 <__assert_func+0x30>)
 800954a:	9100      	str	r1, [sp, #0]
 800954c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009550:	4906      	ldr	r1, [pc, #24]	@ (800956c <__assert_func+0x34>)
 8009552:	462b      	mov	r3, r5
 8009554:	f000 fba8 	bl	8009ca8 <fiprintf>
 8009558:	f000 fbb8 	bl	8009ccc <abort>
 800955c:	4b04      	ldr	r3, [pc, #16]	@ (8009570 <__assert_func+0x38>)
 800955e:	461c      	mov	r4, r3
 8009560:	e7f3      	b.n	800954a <__assert_func+0x12>
 8009562:	bf00      	nop
 8009564:	20000024 	.word	0x20000024
 8009568:	0800a392 	.word	0x0800a392
 800956c:	0800a39f 	.word	0x0800a39f
 8009570:	0800a3cd 	.word	0x0800a3cd

08009574 <_calloc_r>:
 8009574:	b570      	push	{r4, r5, r6, lr}
 8009576:	fba1 5402 	umull	r5, r4, r1, r2
 800957a:	b934      	cbnz	r4, 800958a <_calloc_r+0x16>
 800957c:	4629      	mov	r1, r5
 800957e:	f7fe f9cb 	bl	8007918 <_malloc_r>
 8009582:	4606      	mov	r6, r0
 8009584:	b928      	cbnz	r0, 8009592 <_calloc_r+0x1e>
 8009586:	4630      	mov	r0, r6
 8009588:	bd70      	pop	{r4, r5, r6, pc}
 800958a:	220c      	movs	r2, #12
 800958c:	6002      	str	r2, [r0, #0]
 800958e:	2600      	movs	r6, #0
 8009590:	e7f9      	b.n	8009586 <_calloc_r+0x12>
 8009592:	462a      	mov	r2, r5
 8009594:	4621      	mov	r1, r4
 8009596:	f7fd fa6a 	bl	8006a6e <memset>
 800959a:	e7f4      	b.n	8009586 <_calloc_r+0x12>

0800959c <rshift>:
 800959c:	6903      	ldr	r3, [r0, #16]
 800959e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80095a2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80095a6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80095aa:	f100 0414 	add.w	r4, r0, #20
 80095ae:	dd45      	ble.n	800963c <rshift+0xa0>
 80095b0:	f011 011f 	ands.w	r1, r1, #31
 80095b4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80095b8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80095bc:	d10c      	bne.n	80095d8 <rshift+0x3c>
 80095be:	f100 0710 	add.w	r7, r0, #16
 80095c2:	4629      	mov	r1, r5
 80095c4:	42b1      	cmp	r1, r6
 80095c6:	d334      	bcc.n	8009632 <rshift+0x96>
 80095c8:	1a9b      	subs	r3, r3, r2
 80095ca:	009b      	lsls	r3, r3, #2
 80095cc:	1eea      	subs	r2, r5, #3
 80095ce:	4296      	cmp	r6, r2
 80095d0:	bf38      	it	cc
 80095d2:	2300      	movcc	r3, #0
 80095d4:	4423      	add	r3, r4
 80095d6:	e015      	b.n	8009604 <rshift+0x68>
 80095d8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80095dc:	f1c1 0820 	rsb	r8, r1, #32
 80095e0:	40cf      	lsrs	r7, r1
 80095e2:	f105 0e04 	add.w	lr, r5, #4
 80095e6:	46a1      	mov	r9, r4
 80095e8:	4576      	cmp	r6, lr
 80095ea:	46f4      	mov	ip, lr
 80095ec:	d815      	bhi.n	800961a <rshift+0x7e>
 80095ee:	1a9a      	subs	r2, r3, r2
 80095f0:	0092      	lsls	r2, r2, #2
 80095f2:	3a04      	subs	r2, #4
 80095f4:	3501      	adds	r5, #1
 80095f6:	42ae      	cmp	r6, r5
 80095f8:	bf38      	it	cc
 80095fa:	2200      	movcc	r2, #0
 80095fc:	18a3      	adds	r3, r4, r2
 80095fe:	50a7      	str	r7, [r4, r2]
 8009600:	b107      	cbz	r7, 8009604 <rshift+0x68>
 8009602:	3304      	adds	r3, #4
 8009604:	1b1a      	subs	r2, r3, r4
 8009606:	42a3      	cmp	r3, r4
 8009608:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800960c:	bf08      	it	eq
 800960e:	2300      	moveq	r3, #0
 8009610:	6102      	str	r2, [r0, #16]
 8009612:	bf08      	it	eq
 8009614:	6143      	streq	r3, [r0, #20]
 8009616:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800961a:	f8dc c000 	ldr.w	ip, [ip]
 800961e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009622:	ea4c 0707 	orr.w	r7, ip, r7
 8009626:	f849 7b04 	str.w	r7, [r9], #4
 800962a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800962e:	40cf      	lsrs	r7, r1
 8009630:	e7da      	b.n	80095e8 <rshift+0x4c>
 8009632:	f851 cb04 	ldr.w	ip, [r1], #4
 8009636:	f847 cf04 	str.w	ip, [r7, #4]!
 800963a:	e7c3      	b.n	80095c4 <rshift+0x28>
 800963c:	4623      	mov	r3, r4
 800963e:	e7e1      	b.n	8009604 <rshift+0x68>

08009640 <__hexdig_fun>:
 8009640:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009644:	2b09      	cmp	r3, #9
 8009646:	d802      	bhi.n	800964e <__hexdig_fun+0xe>
 8009648:	3820      	subs	r0, #32
 800964a:	b2c0      	uxtb	r0, r0
 800964c:	4770      	bx	lr
 800964e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009652:	2b05      	cmp	r3, #5
 8009654:	d801      	bhi.n	800965a <__hexdig_fun+0x1a>
 8009656:	3847      	subs	r0, #71	@ 0x47
 8009658:	e7f7      	b.n	800964a <__hexdig_fun+0xa>
 800965a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800965e:	2b05      	cmp	r3, #5
 8009660:	d801      	bhi.n	8009666 <__hexdig_fun+0x26>
 8009662:	3827      	subs	r0, #39	@ 0x27
 8009664:	e7f1      	b.n	800964a <__hexdig_fun+0xa>
 8009666:	2000      	movs	r0, #0
 8009668:	4770      	bx	lr
	...

0800966c <__gethex>:
 800966c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009670:	b085      	sub	sp, #20
 8009672:	468a      	mov	sl, r1
 8009674:	9302      	str	r3, [sp, #8]
 8009676:	680b      	ldr	r3, [r1, #0]
 8009678:	9001      	str	r0, [sp, #4]
 800967a:	4690      	mov	r8, r2
 800967c:	1c9c      	adds	r4, r3, #2
 800967e:	46a1      	mov	r9, r4
 8009680:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009684:	2830      	cmp	r0, #48	@ 0x30
 8009686:	d0fa      	beq.n	800967e <__gethex+0x12>
 8009688:	eba9 0303 	sub.w	r3, r9, r3
 800968c:	f1a3 0b02 	sub.w	fp, r3, #2
 8009690:	f7ff ffd6 	bl	8009640 <__hexdig_fun>
 8009694:	4605      	mov	r5, r0
 8009696:	2800      	cmp	r0, #0
 8009698:	d168      	bne.n	800976c <__gethex+0x100>
 800969a:	49a0      	ldr	r1, [pc, #640]	@ (800991c <__gethex+0x2b0>)
 800969c:	2201      	movs	r2, #1
 800969e:	4648      	mov	r0, r9
 80096a0:	f7ff ff12 	bl	80094c8 <strncmp>
 80096a4:	4607      	mov	r7, r0
 80096a6:	2800      	cmp	r0, #0
 80096a8:	d167      	bne.n	800977a <__gethex+0x10e>
 80096aa:	f899 0001 	ldrb.w	r0, [r9, #1]
 80096ae:	4626      	mov	r6, r4
 80096b0:	f7ff ffc6 	bl	8009640 <__hexdig_fun>
 80096b4:	2800      	cmp	r0, #0
 80096b6:	d062      	beq.n	800977e <__gethex+0x112>
 80096b8:	4623      	mov	r3, r4
 80096ba:	7818      	ldrb	r0, [r3, #0]
 80096bc:	2830      	cmp	r0, #48	@ 0x30
 80096be:	4699      	mov	r9, r3
 80096c0:	f103 0301 	add.w	r3, r3, #1
 80096c4:	d0f9      	beq.n	80096ba <__gethex+0x4e>
 80096c6:	f7ff ffbb 	bl	8009640 <__hexdig_fun>
 80096ca:	fab0 f580 	clz	r5, r0
 80096ce:	096d      	lsrs	r5, r5, #5
 80096d0:	f04f 0b01 	mov.w	fp, #1
 80096d4:	464a      	mov	r2, r9
 80096d6:	4616      	mov	r6, r2
 80096d8:	3201      	adds	r2, #1
 80096da:	7830      	ldrb	r0, [r6, #0]
 80096dc:	f7ff ffb0 	bl	8009640 <__hexdig_fun>
 80096e0:	2800      	cmp	r0, #0
 80096e2:	d1f8      	bne.n	80096d6 <__gethex+0x6a>
 80096e4:	498d      	ldr	r1, [pc, #564]	@ (800991c <__gethex+0x2b0>)
 80096e6:	2201      	movs	r2, #1
 80096e8:	4630      	mov	r0, r6
 80096ea:	f7ff feed 	bl	80094c8 <strncmp>
 80096ee:	2800      	cmp	r0, #0
 80096f0:	d13f      	bne.n	8009772 <__gethex+0x106>
 80096f2:	b944      	cbnz	r4, 8009706 <__gethex+0x9a>
 80096f4:	1c74      	adds	r4, r6, #1
 80096f6:	4622      	mov	r2, r4
 80096f8:	4616      	mov	r6, r2
 80096fa:	3201      	adds	r2, #1
 80096fc:	7830      	ldrb	r0, [r6, #0]
 80096fe:	f7ff ff9f 	bl	8009640 <__hexdig_fun>
 8009702:	2800      	cmp	r0, #0
 8009704:	d1f8      	bne.n	80096f8 <__gethex+0x8c>
 8009706:	1ba4      	subs	r4, r4, r6
 8009708:	00a7      	lsls	r7, r4, #2
 800970a:	7833      	ldrb	r3, [r6, #0]
 800970c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009710:	2b50      	cmp	r3, #80	@ 0x50
 8009712:	d13e      	bne.n	8009792 <__gethex+0x126>
 8009714:	7873      	ldrb	r3, [r6, #1]
 8009716:	2b2b      	cmp	r3, #43	@ 0x2b
 8009718:	d033      	beq.n	8009782 <__gethex+0x116>
 800971a:	2b2d      	cmp	r3, #45	@ 0x2d
 800971c:	d034      	beq.n	8009788 <__gethex+0x11c>
 800971e:	1c71      	adds	r1, r6, #1
 8009720:	2400      	movs	r4, #0
 8009722:	7808      	ldrb	r0, [r1, #0]
 8009724:	f7ff ff8c 	bl	8009640 <__hexdig_fun>
 8009728:	1e43      	subs	r3, r0, #1
 800972a:	b2db      	uxtb	r3, r3
 800972c:	2b18      	cmp	r3, #24
 800972e:	d830      	bhi.n	8009792 <__gethex+0x126>
 8009730:	f1a0 0210 	sub.w	r2, r0, #16
 8009734:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009738:	f7ff ff82 	bl	8009640 <__hexdig_fun>
 800973c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009740:	fa5f fc8c 	uxtb.w	ip, ip
 8009744:	f1bc 0f18 	cmp.w	ip, #24
 8009748:	f04f 030a 	mov.w	r3, #10
 800974c:	d91e      	bls.n	800978c <__gethex+0x120>
 800974e:	b104      	cbz	r4, 8009752 <__gethex+0xe6>
 8009750:	4252      	negs	r2, r2
 8009752:	4417      	add	r7, r2
 8009754:	f8ca 1000 	str.w	r1, [sl]
 8009758:	b1ed      	cbz	r5, 8009796 <__gethex+0x12a>
 800975a:	f1bb 0f00 	cmp.w	fp, #0
 800975e:	bf0c      	ite	eq
 8009760:	2506      	moveq	r5, #6
 8009762:	2500      	movne	r5, #0
 8009764:	4628      	mov	r0, r5
 8009766:	b005      	add	sp, #20
 8009768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800976c:	2500      	movs	r5, #0
 800976e:	462c      	mov	r4, r5
 8009770:	e7b0      	b.n	80096d4 <__gethex+0x68>
 8009772:	2c00      	cmp	r4, #0
 8009774:	d1c7      	bne.n	8009706 <__gethex+0x9a>
 8009776:	4627      	mov	r7, r4
 8009778:	e7c7      	b.n	800970a <__gethex+0x9e>
 800977a:	464e      	mov	r6, r9
 800977c:	462f      	mov	r7, r5
 800977e:	2501      	movs	r5, #1
 8009780:	e7c3      	b.n	800970a <__gethex+0x9e>
 8009782:	2400      	movs	r4, #0
 8009784:	1cb1      	adds	r1, r6, #2
 8009786:	e7cc      	b.n	8009722 <__gethex+0xb6>
 8009788:	2401      	movs	r4, #1
 800978a:	e7fb      	b.n	8009784 <__gethex+0x118>
 800978c:	fb03 0002 	mla	r0, r3, r2, r0
 8009790:	e7ce      	b.n	8009730 <__gethex+0xc4>
 8009792:	4631      	mov	r1, r6
 8009794:	e7de      	b.n	8009754 <__gethex+0xe8>
 8009796:	eba6 0309 	sub.w	r3, r6, r9
 800979a:	3b01      	subs	r3, #1
 800979c:	4629      	mov	r1, r5
 800979e:	2b07      	cmp	r3, #7
 80097a0:	dc0a      	bgt.n	80097b8 <__gethex+0x14c>
 80097a2:	9801      	ldr	r0, [sp, #4]
 80097a4:	f7fe f944 	bl	8007a30 <_Balloc>
 80097a8:	4604      	mov	r4, r0
 80097aa:	b940      	cbnz	r0, 80097be <__gethex+0x152>
 80097ac:	4b5c      	ldr	r3, [pc, #368]	@ (8009920 <__gethex+0x2b4>)
 80097ae:	4602      	mov	r2, r0
 80097b0:	21e4      	movs	r1, #228	@ 0xe4
 80097b2:	485c      	ldr	r0, [pc, #368]	@ (8009924 <__gethex+0x2b8>)
 80097b4:	f7ff fec0 	bl	8009538 <__assert_func>
 80097b8:	3101      	adds	r1, #1
 80097ba:	105b      	asrs	r3, r3, #1
 80097bc:	e7ef      	b.n	800979e <__gethex+0x132>
 80097be:	f100 0a14 	add.w	sl, r0, #20
 80097c2:	2300      	movs	r3, #0
 80097c4:	4655      	mov	r5, sl
 80097c6:	469b      	mov	fp, r3
 80097c8:	45b1      	cmp	r9, r6
 80097ca:	d337      	bcc.n	800983c <__gethex+0x1d0>
 80097cc:	f845 bb04 	str.w	fp, [r5], #4
 80097d0:	eba5 050a 	sub.w	r5, r5, sl
 80097d4:	10ad      	asrs	r5, r5, #2
 80097d6:	6125      	str	r5, [r4, #16]
 80097d8:	4658      	mov	r0, fp
 80097da:	f7fe fa1b 	bl	8007c14 <__hi0bits>
 80097de:	016d      	lsls	r5, r5, #5
 80097e0:	f8d8 6000 	ldr.w	r6, [r8]
 80097e4:	1a2d      	subs	r5, r5, r0
 80097e6:	42b5      	cmp	r5, r6
 80097e8:	dd54      	ble.n	8009894 <__gethex+0x228>
 80097ea:	1bad      	subs	r5, r5, r6
 80097ec:	4629      	mov	r1, r5
 80097ee:	4620      	mov	r0, r4
 80097f0:	f7fe fda7 	bl	8008342 <__any_on>
 80097f4:	4681      	mov	r9, r0
 80097f6:	b178      	cbz	r0, 8009818 <__gethex+0x1ac>
 80097f8:	1e6b      	subs	r3, r5, #1
 80097fa:	1159      	asrs	r1, r3, #5
 80097fc:	f003 021f 	and.w	r2, r3, #31
 8009800:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009804:	f04f 0901 	mov.w	r9, #1
 8009808:	fa09 f202 	lsl.w	r2, r9, r2
 800980c:	420a      	tst	r2, r1
 800980e:	d003      	beq.n	8009818 <__gethex+0x1ac>
 8009810:	454b      	cmp	r3, r9
 8009812:	dc36      	bgt.n	8009882 <__gethex+0x216>
 8009814:	f04f 0902 	mov.w	r9, #2
 8009818:	4629      	mov	r1, r5
 800981a:	4620      	mov	r0, r4
 800981c:	f7ff febe 	bl	800959c <rshift>
 8009820:	442f      	add	r7, r5
 8009822:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009826:	42bb      	cmp	r3, r7
 8009828:	da42      	bge.n	80098b0 <__gethex+0x244>
 800982a:	9801      	ldr	r0, [sp, #4]
 800982c:	4621      	mov	r1, r4
 800982e:	f7fe f93f 	bl	8007ab0 <_Bfree>
 8009832:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009834:	2300      	movs	r3, #0
 8009836:	6013      	str	r3, [r2, #0]
 8009838:	25a3      	movs	r5, #163	@ 0xa3
 800983a:	e793      	b.n	8009764 <__gethex+0xf8>
 800983c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009840:	2a2e      	cmp	r2, #46	@ 0x2e
 8009842:	d012      	beq.n	800986a <__gethex+0x1fe>
 8009844:	2b20      	cmp	r3, #32
 8009846:	d104      	bne.n	8009852 <__gethex+0x1e6>
 8009848:	f845 bb04 	str.w	fp, [r5], #4
 800984c:	f04f 0b00 	mov.w	fp, #0
 8009850:	465b      	mov	r3, fp
 8009852:	7830      	ldrb	r0, [r6, #0]
 8009854:	9303      	str	r3, [sp, #12]
 8009856:	f7ff fef3 	bl	8009640 <__hexdig_fun>
 800985a:	9b03      	ldr	r3, [sp, #12]
 800985c:	f000 000f 	and.w	r0, r0, #15
 8009860:	4098      	lsls	r0, r3
 8009862:	ea4b 0b00 	orr.w	fp, fp, r0
 8009866:	3304      	adds	r3, #4
 8009868:	e7ae      	b.n	80097c8 <__gethex+0x15c>
 800986a:	45b1      	cmp	r9, r6
 800986c:	d8ea      	bhi.n	8009844 <__gethex+0x1d8>
 800986e:	492b      	ldr	r1, [pc, #172]	@ (800991c <__gethex+0x2b0>)
 8009870:	9303      	str	r3, [sp, #12]
 8009872:	2201      	movs	r2, #1
 8009874:	4630      	mov	r0, r6
 8009876:	f7ff fe27 	bl	80094c8 <strncmp>
 800987a:	9b03      	ldr	r3, [sp, #12]
 800987c:	2800      	cmp	r0, #0
 800987e:	d1e1      	bne.n	8009844 <__gethex+0x1d8>
 8009880:	e7a2      	b.n	80097c8 <__gethex+0x15c>
 8009882:	1ea9      	subs	r1, r5, #2
 8009884:	4620      	mov	r0, r4
 8009886:	f7fe fd5c 	bl	8008342 <__any_on>
 800988a:	2800      	cmp	r0, #0
 800988c:	d0c2      	beq.n	8009814 <__gethex+0x1a8>
 800988e:	f04f 0903 	mov.w	r9, #3
 8009892:	e7c1      	b.n	8009818 <__gethex+0x1ac>
 8009894:	da09      	bge.n	80098aa <__gethex+0x23e>
 8009896:	1b75      	subs	r5, r6, r5
 8009898:	4621      	mov	r1, r4
 800989a:	9801      	ldr	r0, [sp, #4]
 800989c:	462a      	mov	r2, r5
 800989e:	f7fe fb17 	bl	8007ed0 <__lshift>
 80098a2:	1b7f      	subs	r7, r7, r5
 80098a4:	4604      	mov	r4, r0
 80098a6:	f100 0a14 	add.w	sl, r0, #20
 80098aa:	f04f 0900 	mov.w	r9, #0
 80098ae:	e7b8      	b.n	8009822 <__gethex+0x1b6>
 80098b0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80098b4:	42bd      	cmp	r5, r7
 80098b6:	dd6f      	ble.n	8009998 <__gethex+0x32c>
 80098b8:	1bed      	subs	r5, r5, r7
 80098ba:	42ae      	cmp	r6, r5
 80098bc:	dc34      	bgt.n	8009928 <__gethex+0x2bc>
 80098be:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80098c2:	2b02      	cmp	r3, #2
 80098c4:	d022      	beq.n	800990c <__gethex+0x2a0>
 80098c6:	2b03      	cmp	r3, #3
 80098c8:	d024      	beq.n	8009914 <__gethex+0x2a8>
 80098ca:	2b01      	cmp	r3, #1
 80098cc:	d115      	bne.n	80098fa <__gethex+0x28e>
 80098ce:	42ae      	cmp	r6, r5
 80098d0:	d113      	bne.n	80098fa <__gethex+0x28e>
 80098d2:	2e01      	cmp	r6, #1
 80098d4:	d10b      	bne.n	80098ee <__gethex+0x282>
 80098d6:	9a02      	ldr	r2, [sp, #8]
 80098d8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80098dc:	6013      	str	r3, [r2, #0]
 80098de:	2301      	movs	r3, #1
 80098e0:	6123      	str	r3, [r4, #16]
 80098e2:	f8ca 3000 	str.w	r3, [sl]
 80098e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098e8:	2562      	movs	r5, #98	@ 0x62
 80098ea:	601c      	str	r4, [r3, #0]
 80098ec:	e73a      	b.n	8009764 <__gethex+0xf8>
 80098ee:	1e71      	subs	r1, r6, #1
 80098f0:	4620      	mov	r0, r4
 80098f2:	f7fe fd26 	bl	8008342 <__any_on>
 80098f6:	2800      	cmp	r0, #0
 80098f8:	d1ed      	bne.n	80098d6 <__gethex+0x26a>
 80098fa:	9801      	ldr	r0, [sp, #4]
 80098fc:	4621      	mov	r1, r4
 80098fe:	f7fe f8d7 	bl	8007ab0 <_Bfree>
 8009902:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009904:	2300      	movs	r3, #0
 8009906:	6013      	str	r3, [r2, #0]
 8009908:	2550      	movs	r5, #80	@ 0x50
 800990a:	e72b      	b.n	8009764 <__gethex+0xf8>
 800990c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800990e:	2b00      	cmp	r3, #0
 8009910:	d1f3      	bne.n	80098fa <__gethex+0x28e>
 8009912:	e7e0      	b.n	80098d6 <__gethex+0x26a>
 8009914:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009916:	2b00      	cmp	r3, #0
 8009918:	d1dd      	bne.n	80098d6 <__gethex+0x26a>
 800991a:	e7ee      	b.n	80098fa <__gethex+0x28e>
 800991c:	0800a377 	.word	0x0800a377
 8009920:	0800a30d 	.word	0x0800a30d
 8009924:	0800a3ce 	.word	0x0800a3ce
 8009928:	1e6f      	subs	r7, r5, #1
 800992a:	f1b9 0f00 	cmp.w	r9, #0
 800992e:	d130      	bne.n	8009992 <__gethex+0x326>
 8009930:	b127      	cbz	r7, 800993c <__gethex+0x2d0>
 8009932:	4639      	mov	r1, r7
 8009934:	4620      	mov	r0, r4
 8009936:	f7fe fd04 	bl	8008342 <__any_on>
 800993a:	4681      	mov	r9, r0
 800993c:	117a      	asrs	r2, r7, #5
 800993e:	2301      	movs	r3, #1
 8009940:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009944:	f007 071f 	and.w	r7, r7, #31
 8009948:	40bb      	lsls	r3, r7
 800994a:	4213      	tst	r3, r2
 800994c:	4629      	mov	r1, r5
 800994e:	4620      	mov	r0, r4
 8009950:	bf18      	it	ne
 8009952:	f049 0902 	orrne.w	r9, r9, #2
 8009956:	f7ff fe21 	bl	800959c <rshift>
 800995a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800995e:	1b76      	subs	r6, r6, r5
 8009960:	2502      	movs	r5, #2
 8009962:	f1b9 0f00 	cmp.w	r9, #0
 8009966:	d047      	beq.n	80099f8 <__gethex+0x38c>
 8009968:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800996c:	2b02      	cmp	r3, #2
 800996e:	d015      	beq.n	800999c <__gethex+0x330>
 8009970:	2b03      	cmp	r3, #3
 8009972:	d017      	beq.n	80099a4 <__gethex+0x338>
 8009974:	2b01      	cmp	r3, #1
 8009976:	d109      	bne.n	800998c <__gethex+0x320>
 8009978:	f019 0f02 	tst.w	r9, #2
 800997c:	d006      	beq.n	800998c <__gethex+0x320>
 800997e:	f8da 3000 	ldr.w	r3, [sl]
 8009982:	ea49 0903 	orr.w	r9, r9, r3
 8009986:	f019 0f01 	tst.w	r9, #1
 800998a:	d10e      	bne.n	80099aa <__gethex+0x33e>
 800998c:	f045 0510 	orr.w	r5, r5, #16
 8009990:	e032      	b.n	80099f8 <__gethex+0x38c>
 8009992:	f04f 0901 	mov.w	r9, #1
 8009996:	e7d1      	b.n	800993c <__gethex+0x2d0>
 8009998:	2501      	movs	r5, #1
 800999a:	e7e2      	b.n	8009962 <__gethex+0x2f6>
 800999c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800999e:	f1c3 0301 	rsb	r3, r3, #1
 80099a2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80099a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d0f0      	beq.n	800998c <__gethex+0x320>
 80099aa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80099ae:	f104 0314 	add.w	r3, r4, #20
 80099b2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80099b6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80099ba:	f04f 0c00 	mov.w	ip, #0
 80099be:	4618      	mov	r0, r3
 80099c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80099c4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80099c8:	d01b      	beq.n	8009a02 <__gethex+0x396>
 80099ca:	3201      	adds	r2, #1
 80099cc:	6002      	str	r2, [r0, #0]
 80099ce:	2d02      	cmp	r5, #2
 80099d0:	f104 0314 	add.w	r3, r4, #20
 80099d4:	d13c      	bne.n	8009a50 <__gethex+0x3e4>
 80099d6:	f8d8 2000 	ldr.w	r2, [r8]
 80099da:	3a01      	subs	r2, #1
 80099dc:	42b2      	cmp	r2, r6
 80099de:	d109      	bne.n	80099f4 <__gethex+0x388>
 80099e0:	1171      	asrs	r1, r6, #5
 80099e2:	2201      	movs	r2, #1
 80099e4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80099e8:	f006 061f 	and.w	r6, r6, #31
 80099ec:	fa02 f606 	lsl.w	r6, r2, r6
 80099f0:	421e      	tst	r6, r3
 80099f2:	d13a      	bne.n	8009a6a <__gethex+0x3fe>
 80099f4:	f045 0520 	orr.w	r5, r5, #32
 80099f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80099fa:	601c      	str	r4, [r3, #0]
 80099fc:	9b02      	ldr	r3, [sp, #8]
 80099fe:	601f      	str	r7, [r3, #0]
 8009a00:	e6b0      	b.n	8009764 <__gethex+0xf8>
 8009a02:	4299      	cmp	r1, r3
 8009a04:	f843 cc04 	str.w	ip, [r3, #-4]
 8009a08:	d8d9      	bhi.n	80099be <__gethex+0x352>
 8009a0a:	68a3      	ldr	r3, [r4, #8]
 8009a0c:	459b      	cmp	fp, r3
 8009a0e:	db17      	blt.n	8009a40 <__gethex+0x3d4>
 8009a10:	6861      	ldr	r1, [r4, #4]
 8009a12:	9801      	ldr	r0, [sp, #4]
 8009a14:	3101      	adds	r1, #1
 8009a16:	f7fe f80b 	bl	8007a30 <_Balloc>
 8009a1a:	4681      	mov	r9, r0
 8009a1c:	b918      	cbnz	r0, 8009a26 <__gethex+0x3ba>
 8009a1e:	4b1a      	ldr	r3, [pc, #104]	@ (8009a88 <__gethex+0x41c>)
 8009a20:	4602      	mov	r2, r0
 8009a22:	2184      	movs	r1, #132	@ 0x84
 8009a24:	e6c5      	b.n	80097b2 <__gethex+0x146>
 8009a26:	6922      	ldr	r2, [r4, #16]
 8009a28:	3202      	adds	r2, #2
 8009a2a:	f104 010c 	add.w	r1, r4, #12
 8009a2e:	0092      	lsls	r2, r2, #2
 8009a30:	300c      	adds	r0, #12
 8009a32:	f7ff fd6b 	bl	800950c <memcpy>
 8009a36:	4621      	mov	r1, r4
 8009a38:	9801      	ldr	r0, [sp, #4]
 8009a3a:	f7fe f839 	bl	8007ab0 <_Bfree>
 8009a3e:	464c      	mov	r4, r9
 8009a40:	6923      	ldr	r3, [r4, #16]
 8009a42:	1c5a      	adds	r2, r3, #1
 8009a44:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009a48:	6122      	str	r2, [r4, #16]
 8009a4a:	2201      	movs	r2, #1
 8009a4c:	615a      	str	r2, [r3, #20]
 8009a4e:	e7be      	b.n	80099ce <__gethex+0x362>
 8009a50:	6922      	ldr	r2, [r4, #16]
 8009a52:	455a      	cmp	r2, fp
 8009a54:	dd0b      	ble.n	8009a6e <__gethex+0x402>
 8009a56:	2101      	movs	r1, #1
 8009a58:	4620      	mov	r0, r4
 8009a5a:	f7ff fd9f 	bl	800959c <rshift>
 8009a5e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009a62:	3701      	adds	r7, #1
 8009a64:	42bb      	cmp	r3, r7
 8009a66:	f6ff aee0 	blt.w	800982a <__gethex+0x1be>
 8009a6a:	2501      	movs	r5, #1
 8009a6c:	e7c2      	b.n	80099f4 <__gethex+0x388>
 8009a6e:	f016 061f 	ands.w	r6, r6, #31
 8009a72:	d0fa      	beq.n	8009a6a <__gethex+0x3fe>
 8009a74:	4453      	add	r3, sl
 8009a76:	f1c6 0620 	rsb	r6, r6, #32
 8009a7a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009a7e:	f7fe f8c9 	bl	8007c14 <__hi0bits>
 8009a82:	42b0      	cmp	r0, r6
 8009a84:	dbe7      	blt.n	8009a56 <__gethex+0x3ea>
 8009a86:	e7f0      	b.n	8009a6a <__gethex+0x3fe>
 8009a88:	0800a30d 	.word	0x0800a30d

08009a8c <L_shift>:
 8009a8c:	f1c2 0208 	rsb	r2, r2, #8
 8009a90:	0092      	lsls	r2, r2, #2
 8009a92:	b570      	push	{r4, r5, r6, lr}
 8009a94:	f1c2 0620 	rsb	r6, r2, #32
 8009a98:	6843      	ldr	r3, [r0, #4]
 8009a9a:	6804      	ldr	r4, [r0, #0]
 8009a9c:	fa03 f506 	lsl.w	r5, r3, r6
 8009aa0:	432c      	orrs	r4, r5
 8009aa2:	40d3      	lsrs	r3, r2
 8009aa4:	6004      	str	r4, [r0, #0]
 8009aa6:	f840 3f04 	str.w	r3, [r0, #4]!
 8009aaa:	4288      	cmp	r0, r1
 8009aac:	d3f4      	bcc.n	8009a98 <L_shift+0xc>
 8009aae:	bd70      	pop	{r4, r5, r6, pc}

08009ab0 <__match>:
 8009ab0:	b530      	push	{r4, r5, lr}
 8009ab2:	6803      	ldr	r3, [r0, #0]
 8009ab4:	3301      	adds	r3, #1
 8009ab6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009aba:	b914      	cbnz	r4, 8009ac2 <__match+0x12>
 8009abc:	6003      	str	r3, [r0, #0]
 8009abe:	2001      	movs	r0, #1
 8009ac0:	bd30      	pop	{r4, r5, pc}
 8009ac2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ac6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009aca:	2d19      	cmp	r5, #25
 8009acc:	bf98      	it	ls
 8009ace:	3220      	addls	r2, #32
 8009ad0:	42a2      	cmp	r2, r4
 8009ad2:	d0f0      	beq.n	8009ab6 <__match+0x6>
 8009ad4:	2000      	movs	r0, #0
 8009ad6:	e7f3      	b.n	8009ac0 <__match+0x10>

08009ad8 <__hexnan>:
 8009ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009adc:	680b      	ldr	r3, [r1, #0]
 8009ade:	6801      	ldr	r1, [r0, #0]
 8009ae0:	115e      	asrs	r6, r3, #5
 8009ae2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009ae6:	f013 031f 	ands.w	r3, r3, #31
 8009aea:	b087      	sub	sp, #28
 8009aec:	bf18      	it	ne
 8009aee:	3604      	addne	r6, #4
 8009af0:	2500      	movs	r5, #0
 8009af2:	1f37      	subs	r7, r6, #4
 8009af4:	4682      	mov	sl, r0
 8009af6:	4690      	mov	r8, r2
 8009af8:	9301      	str	r3, [sp, #4]
 8009afa:	f846 5c04 	str.w	r5, [r6, #-4]
 8009afe:	46b9      	mov	r9, r7
 8009b00:	463c      	mov	r4, r7
 8009b02:	9502      	str	r5, [sp, #8]
 8009b04:	46ab      	mov	fp, r5
 8009b06:	784a      	ldrb	r2, [r1, #1]
 8009b08:	1c4b      	adds	r3, r1, #1
 8009b0a:	9303      	str	r3, [sp, #12]
 8009b0c:	b342      	cbz	r2, 8009b60 <__hexnan+0x88>
 8009b0e:	4610      	mov	r0, r2
 8009b10:	9105      	str	r1, [sp, #20]
 8009b12:	9204      	str	r2, [sp, #16]
 8009b14:	f7ff fd94 	bl	8009640 <__hexdig_fun>
 8009b18:	2800      	cmp	r0, #0
 8009b1a:	d151      	bne.n	8009bc0 <__hexnan+0xe8>
 8009b1c:	9a04      	ldr	r2, [sp, #16]
 8009b1e:	9905      	ldr	r1, [sp, #20]
 8009b20:	2a20      	cmp	r2, #32
 8009b22:	d818      	bhi.n	8009b56 <__hexnan+0x7e>
 8009b24:	9b02      	ldr	r3, [sp, #8]
 8009b26:	459b      	cmp	fp, r3
 8009b28:	dd13      	ble.n	8009b52 <__hexnan+0x7a>
 8009b2a:	454c      	cmp	r4, r9
 8009b2c:	d206      	bcs.n	8009b3c <__hexnan+0x64>
 8009b2e:	2d07      	cmp	r5, #7
 8009b30:	dc04      	bgt.n	8009b3c <__hexnan+0x64>
 8009b32:	462a      	mov	r2, r5
 8009b34:	4649      	mov	r1, r9
 8009b36:	4620      	mov	r0, r4
 8009b38:	f7ff ffa8 	bl	8009a8c <L_shift>
 8009b3c:	4544      	cmp	r4, r8
 8009b3e:	d952      	bls.n	8009be6 <__hexnan+0x10e>
 8009b40:	2300      	movs	r3, #0
 8009b42:	f1a4 0904 	sub.w	r9, r4, #4
 8009b46:	f844 3c04 	str.w	r3, [r4, #-4]
 8009b4a:	f8cd b008 	str.w	fp, [sp, #8]
 8009b4e:	464c      	mov	r4, r9
 8009b50:	461d      	mov	r5, r3
 8009b52:	9903      	ldr	r1, [sp, #12]
 8009b54:	e7d7      	b.n	8009b06 <__hexnan+0x2e>
 8009b56:	2a29      	cmp	r2, #41	@ 0x29
 8009b58:	d157      	bne.n	8009c0a <__hexnan+0x132>
 8009b5a:	3102      	adds	r1, #2
 8009b5c:	f8ca 1000 	str.w	r1, [sl]
 8009b60:	f1bb 0f00 	cmp.w	fp, #0
 8009b64:	d051      	beq.n	8009c0a <__hexnan+0x132>
 8009b66:	454c      	cmp	r4, r9
 8009b68:	d206      	bcs.n	8009b78 <__hexnan+0xa0>
 8009b6a:	2d07      	cmp	r5, #7
 8009b6c:	dc04      	bgt.n	8009b78 <__hexnan+0xa0>
 8009b6e:	462a      	mov	r2, r5
 8009b70:	4649      	mov	r1, r9
 8009b72:	4620      	mov	r0, r4
 8009b74:	f7ff ff8a 	bl	8009a8c <L_shift>
 8009b78:	4544      	cmp	r4, r8
 8009b7a:	d936      	bls.n	8009bea <__hexnan+0x112>
 8009b7c:	f1a8 0204 	sub.w	r2, r8, #4
 8009b80:	4623      	mov	r3, r4
 8009b82:	f853 1b04 	ldr.w	r1, [r3], #4
 8009b86:	f842 1f04 	str.w	r1, [r2, #4]!
 8009b8a:	429f      	cmp	r7, r3
 8009b8c:	d2f9      	bcs.n	8009b82 <__hexnan+0xaa>
 8009b8e:	1b3b      	subs	r3, r7, r4
 8009b90:	f023 0303 	bic.w	r3, r3, #3
 8009b94:	3304      	adds	r3, #4
 8009b96:	3401      	adds	r4, #1
 8009b98:	3e03      	subs	r6, #3
 8009b9a:	42b4      	cmp	r4, r6
 8009b9c:	bf88      	it	hi
 8009b9e:	2304      	movhi	r3, #4
 8009ba0:	4443      	add	r3, r8
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	f843 2b04 	str.w	r2, [r3], #4
 8009ba8:	429f      	cmp	r7, r3
 8009baa:	d2fb      	bcs.n	8009ba4 <__hexnan+0xcc>
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	b91b      	cbnz	r3, 8009bb8 <__hexnan+0xe0>
 8009bb0:	4547      	cmp	r7, r8
 8009bb2:	d128      	bne.n	8009c06 <__hexnan+0x12e>
 8009bb4:	2301      	movs	r3, #1
 8009bb6:	603b      	str	r3, [r7, #0]
 8009bb8:	2005      	movs	r0, #5
 8009bba:	b007      	add	sp, #28
 8009bbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bc0:	3501      	adds	r5, #1
 8009bc2:	2d08      	cmp	r5, #8
 8009bc4:	f10b 0b01 	add.w	fp, fp, #1
 8009bc8:	dd06      	ble.n	8009bd8 <__hexnan+0x100>
 8009bca:	4544      	cmp	r4, r8
 8009bcc:	d9c1      	bls.n	8009b52 <__hexnan+0x7a>
 8009bce:	2300      	movs	r3, #0
 8009bd0:	f844 3c04 	str.w	r3, [r4, #-4]
 8009bd4:	2501      	movs	r5, #1
 8009bd6:	3c04      	subs	r4, #4
 8009bd8:	6822      	ldr	r2, [r4, #0]
 8009bda:	f000 000f 	and.w	r0, r0, #15
 8009bde:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009be2:	6020      	str	r0, [r4, #0]
 8009be4:	e7b5      	b.n	8009b52 <__hexnan+0x7a>
 8009be6:	2508      	movs	r5, #8
 8009be8:	e7b3      	b.n	8009b52 <__hexnan+0x7a>
 8009bea:	9b01      	ldr	r3, [sp, #4]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d0dd      	beq.n	8009bac <__hexnan+0xd4>
 8009bf0:	f1c3 0320 	rsb	r3, r3, #32
 8009bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8009bf8:	40da      	lsrs	r2, r3
 8009bfa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009bfe:	4013      	ands	r3, r2
 8009c00:	f846 3c04 	str.w	r3, [r6, #-4]
 8009c04:	e7d2      	b.n	8009bac <__hexnan+0xd4>
 8009c06:	3f04      	subs	r7, #4
 8009c08:	e7d0      	b.n	8009bac <__hexnan+0xd4>
 8009c0a:	2004      	movs	r0, #4
 8009c0c:	e7d5      	b.n	8009bba <__hexnan+0xe2>

08009c0e <__ascii_mbtowc>:
 8009c0e:	b082      	sub	sp, #8
 8009c10:	b901      	cbnz	r1, 8009c14 <__ascii_mbtowc+0x6>
 8009c12:	a901      	add	r1, sp, #4
 8009c14:	b142      	cbz	r2, 8009c28 <__ascii_mbtowc+0x1a>
 8009c16:	b14b      	cbz	r3, 8009c2c <__ascii_mbtowc+0x1e>
 8009c18:	7813      	ldrb	r3, [r2, #0]
 8009c1a:	600b      	str	r3, [r1, #0]
 8009c1c:	7812      	ldrb	r2, [r2, #0]
 8009c1e:	1e10      	subs	r0, r2, #0
 8009c20:	bf18      	it	ne
 8009c22:	2001      	movne	r0, #1
 8009c24:	b002      	add	sp, #8
 8009c26:	4770      	bx	lr
 8009c28:	4610      	mov	r0, r2
 8009c2a:	e7fb      	b.n	8009c24 <__ascii_mbtowc+0x16>
 8009c2c:	f06f 0001 	mvn.w	r0, #1
 8009c30:	e7f8      	b.n	8009c24 <__ascii_mbtowc+0x16>

08009c32 <_realloc_r>:
 8009c32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c36:	4607      	mov	r7, r0
 8009c38:	4614      	mov	r4, r2
 8009c3a:	460d      	mov	r5, r1
 8009c3c:	b921      	cbnz	r1, 8009c48 <_realloc_r+0x16>
 8009c3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c42:	4611      	mov	r1, r2
 8009c44:	f7fd be68 	b.w	8007918 <_malloc_r>
 8009c48:	b92a      	cbnz	r2, 8009c56 <_realloc_r+0x24>
 8009c4a:	f7fd fdf1 	bl	8007830 <_free_r>
 8009c4e:	4625      	mov	r5, r4
 8009c50:	4628      	mov	r0, r5
 8009c52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c56:	f000 f840 	bl	8009cda <_malloc_usable_size_r>
 8009c5a:	4284      	cmp	r4, r0
 8009c5c:	4606      	mov	r6, r0
 8009c5e:	d802      	bhi.n	8009c66 <_realloc_r+0x34>
 8009c60:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009c64:	d8f4      	bhi.n	8009c50 <_realloc_r+0x1e>
 8009c66:	4621      	mov	r1, r4
 8009c68:	4638      	mov	r0, r7
 8009c6a:	f7fd fe55 	bl	8007918 <_malloc_r>
 8009c6e:	4680      	mov	r8, r0
 8009c70:	b908      	cbnz	r0, 8009c76 <_realloc_r+0x44>
 8009c72:	4645      	mov	r5, r8
 8009c74:	e7ec      	b.n	8009c50 <_realloc_r+0x1e>
 8009c76:	42b4      	cmp	r4, r6
 8009c78:	4622      	mov	r2, r4
 8009c7a:	4629      	mov	r1, r5
 8009c7c:	bf28      	it	cs
 8009c7e:	4632      	movcs	r2, r6
 8009c80:	f7ff fc44 	bl	800950c <memcpy>
 8009c84:	4629      	mov	r1, r5
 8009c86:	4638      	mov	r0, r7
 8009c88:	f7fd fdd2 	bl	8007830 <_free_r>
 8009c8c:	e7f1      	b.n	8009c72 <_realloc_r+0x40>

08009c8e <__ascii_wctomb>:
 8009c8e:	4603      	mov	r3, r0
 8009c90:	4608      	mov	r0, r1
 8009c92:	b141      	cbz	r1, 8009ca6 <__ascii_wctomb+0x18>
 8009c94:	2aff      	cmp	r2, #255	@ 0xff
 8009c96:	d904      	bls.n	8009ca2 <__ascii_wctomb+0x14>
 8009c98:	228a      	movs	r2, #138	@ 0x8a
 8009c9a:	601a      	str	r2, [r3, #0]
 8009c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8009ca0:	4770      	bx	lr
 8009ca2:	700a      	strb	r2, [r1, #0]
 8009ca4:	2001      	movs	r0, #1
 8009ca6:	4770      	bx	lr

08009ca8 <fiprintf>:
 8009ca8:	b40e      	push	{r1, r2, r3}
 8009caa:	b503      	push	{r0, r1, lr}
 8009cac:	4601      	mov	r1, r0
 8009cae:	ab03      	add	r3, sp, #12
 8009cb0:	4805      	ldr	r0, [pc, #20]	@ (8009cc8 <fiprintf+0x20>)
 8009cb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cb6:	6800      	ldr	r0, [r0, #0]
 8009cb8:	9301      	str	r3, [sp, #4]
 8009cba:	f000 f83f 	bl	8009d3c <_vfiprintf_r>
 8009cbe:	b002      	add	sp, #8
 8009cc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009cc4:	b003      	add	sp, #12
 8009cc6:	4770      	bx	lr
 8009cc8:	20000024 	.word	0x20000024

08009ccc <abort>:
 8009ccc:	b508      	push	{r3, lr}
 8009cce:	2006      	movs	r0, #6
 8009cd0:	f000 fa08 	bl	800a0e4 <raise>
 8009cd4:	2001      	movs	r0, #1
 8009cd6:	f7f7 fe9d 	bl	8001a14 <_exit>

08009cda <_malloc_usable_size_r>:
 8009cda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009cde:	1f18      	subs	r0, r3, #4
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	bfbc      	itt	lt
 8009ce4:	580b      	ldrlt	r3, [r1, r0]
 8009ce6:	18c0      	addlt	r0, r0, r3
 8009ce8:	4770      	bx	lr

08009cea <__sfputc_r>:
 8009cea:	6893      	ldr	r3, [r2, #8]
 8009cec:	3b01      	subs	r3, #1
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	b410      	push	{r4}
 8009cf2:	6093      	str	r3, [r2, #8]
 8009cf4:	da08      	bge.n	8009d08 <__sfputc_r+0x1e>
 8009cf6:	6994      	ldr	r4, [r2, #24]
 8009cf8:	42a3      	cmp	r3, r4
 8009cfa:	db01      	blt.n	8009d00 <__sfputc_r+0x16>
 8009cfc:	290a      	cmp	r1, #10
 8009cfe:	d103      	bne.n	8009d08 <__sfputc_r+0x1e>
 8009d00:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d04:	f000 b932 	b.w	8009f6c <__swbuf_r>
 8009d08:	6813      	ldr	r3, [r2, #0]
 8009d0a:	1c58      	adds	r0, r3, #1
 8009d0c:	6010      	str	r0, [r2, #0]
 8009d0e:	7019      	strb	r1, [r3, #0]
 8009d10:	4608      	mov	r0, r1
 8009d12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d16:	4770      	bx	lr

08009d18 <__sfputs_r>:
 8009d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d1a:	4606      	mov	r6, r0
 8009d1c:	460f      	mov	r7, r1
 8009d1e:	4614      	mov	r4, r2
 8009d20:	18d5      	adds	r5, r2, r3
 8009d22:	42ac      	cmp	r4, r5
 8009d24:	d101      	bne.n	8009d2a <__sfputs_r+0x12>
 8009d26:	2000      	movs	r0, #0
 8009d28:	e007      	b.n	8009d3a <__sfputs_r+0x22>
 8009d2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d2e:	463a      	mov	r2, r7
 8009d30:	4630      	mov	r0, r6
 8009d32:	f7ff ffda 	bl	8009cea <__sfputc_r>
 8009d36:	1c43      	adds	r3, r0, #1
 8009d38:	d1f3      	bne.n	8009d22 <__sfputs_r+0xa>
 8009d3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009d3c <_vfiprintf_r>:
 8009d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d40:	460d      	mov	r5, r1
 8009d42:	b09d      	sub	sp, #116	@ 0x74
 8009d44:	4614      	mov	r4, r2
 8009d46:	4698      	mov	r8, r3
 8009d48:	4606      	mov	r6, r0
 8009d4a:	b118      	cbz	r0, 8009d54 <_vfiprintf_r+0x18>
 8009d4c:	6a03      	ldr	r3, [r0, #32]
 8009d4e:	b90b      	cbnz	r3, 8009d54 <_vfiprintf_r+0x18>
 8009d50:	f7fc fdf2 	bl	8006938 <__sinit>
 8009d54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d56:	07d9      	lsls	r1, r3, #31
 8009d58:	d405      	bmi.n	8009d66 <_vfiprintf_r+0x2a>
 8009d5a:	89ab      	ldrh	r3, [r5, #12]
 8009d5c:	059a      	lsls	r2, r3, #22
 8009d5e:	d402      	bmi.n	8009d66 <_vfiprintf_r+0x2a>
 8009d60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d62:	f7fc ff02 	bl	8006b6a <__retarget_lock_acquire_recursive>
 8009d66:	89ab      	ldrh	r3, [r5, #12]
 8009d68:	071b      	lsls	r3, r3, #28
 8009d6a:	d501      	bpl.n	8009d70 <_vfiprintf_r+0x34>
 8009d6c:	692b      	ldr	r3, [r5, #16]
 8009d6e:	b99b      	cbnz	r3, 8009d98 <_vfiprintf_r+0x5c>
 8009d70:	4629      	mov	r1, r5
 8009d72:	4630      	mov	r0, r6
 8009d74:	f000 f938 	bl	8009fe8 <__swsetup_r>
 8009d78:	b170      	cbz	r0, 8009d98 <_vfiprintf_r+0x5c>
 8009d7a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d7c:	07dc      	lsls	r4, r3, #31
 8009d7e:	d504      	bpl.n	8009d8a <_vfiprintf_r+0x4e>
 8009d80:	f04f 30ff 	mov.w	r0, #4294967295
 8009d84:	b01d      	add	sp, #116	@ 0x74
 8009d86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d8a:	89ab      	ldrh	r3, [r5, #12]
 8009d8c:	0598      	lsls	r0, r3, #22
 8009d8e:	d4f7      	bmi.n	8009d80 <_vfiprintf_r+0x44>
 8009d90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d92:	f7fc feeb 	bl	8006b6c <__retarget_lock_release_recursive>
 8009d96:	e7f3      	b.n	8009d80 <_vfiprintf_r+0x44>
 8009d98:	2300      	movs	r3, #0
 8009d9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d9c:	2320      	movs	r3, #32
 8009d9e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009da2:	f8cd 800c 	str.w	r8, [sp, #12]
 8009da6:	2330      	movs	r3, #48	@ 0x30
 8009da8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009f58 <_vfiprintf_r+0x21c>
 8009dac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009db0:	f04f 0901 	mov.w	r9, #1
 8009db4:	4623      	mov	r3, r4
 8009db6:	469a      	mov	sl, r3
 8009db8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009dbc:	b10a      	cbz	r2, 8009dc2 <_vfiprintf_r+0x86>
 8009dbe:	2a25      	cmp	r2, #37	@ 0x25
 8009dc0:	d1f9      	bne.n	8009db6 <_vfiprintf_r+0x7a>
 8009dc2:	ebba 0b04 	subs.w	fp, sl, r4
 8009dc6:	d00b      	beq.n	8009de0 <_vfiprintf_r+0xa4>
 8009dc8:	465b      	mov	r3, fp
 8009dca:	4622      	mov	r2, r4
 8009dcc:	4629      	mov	r1, r5
 8009dce:	4630      	mov	r0, r6
 8009dd0:	f7ff ffa2 	bl	8009d18 <__sfputs_r>
 8009dd4:	3001      	adds	r0, #1
 8009dd6:	f000 80a7 	beq.w	8009f28 <_vfiprintf_r+0x1ec>
 8009dda:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ddc:	445a      	add	r2, fp
 8009dde:	9209      	str	r2, [sp, #36]	@ 0x24
 8009de0:	f89a 3000 	ldrb.w	r3, [sl]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	f000 809f 	beq.w	8009f28 <_vfiprintf_r+0x1ec>
 8009dea:	2300      	movs	r3, #0
 8009dec:	f04f 32ff 	mov.w	r2, #4294967295
 8009df0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009df4:	f10a 0a01 	add.w	sl, sl, #1
 8009df8:	9304      	str	r3, [sp, #16]
 8009dfa:	9307      	str	r3, [sp, #28]
 8009dfc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009e00:	931a      	str	r3, [sp, #104]	@ 0x68
 8009e02:	4654      	mov	r4, sl
 8009e04:	2205      	movs	r2, #5
 8009e06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e0a:	4853      	ldr	r0, [pc, #332]	@ (8009f58 <_vfiprintf_r+0x21c>)
 8009e0c:	f7f6 f9e8 	bl	80001e0 <memchr>
 8009e10:	9a04      	ldr	r2, [sp, #16]
 8009e12:	b9d8      	cbnz	r0, 8009e4c <_vfiprintf_r+0x110>
 8009e14:	06d1      	lsls	r1, r2, #27
 8009e16:	bf44      	itt	mi
 8009e18:	2320      	movmi	r3, #32
 8009e1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e1e:	0713      	lsls	r3, r2, #28
 8009e20:	bf44      	itt	mi
 8009e22:	232b      	movmi	r3, #43	@ 0x2b
 8009e24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e28:	f89a 3000 	ldrb.w	r3, [sl]
 8009e2c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e2e:	d015      	beq.n	8009e5c <_vfiprintf_r+0x120>
 8009e30:	9a07      	ldr	r2, [sp, #28]
 8009e32:	4654      	mov	r4, sl
 8009e34:	2000      	movs	r0, #0
 8009e36:	f04f 0c0a 	mov.w	ip, #10
 8009e3a:	4621      	mov	r1, r4
 8009e3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e40:	3b30      	subs	r3, #48	@ 0x30
 8009e42:	2b09      	cmp	r3, #9
 8009e44:	d94b      	bls.n	8009ede <_vfiprintf_r+0x1a2>
 8009e46:	b1b0      	cbz	r0, 8009e76 <_vfiprintf_r+0x13a>
 8009e48:	9207      	str	r2, [sp, #28]
 8009e4a:	e014      	b.n	8009e76 <_vfiprintf_r+0x13a>
 8009e4c:	eba0 0308 	sub.w	r3, r0, r8
 8009e50:	fa09 f303 	lsl.w	r3, r9, r3
 8009e54:	4313      	orrs	r3, r2
 8009e56:	9304      	str	r3, [sp, #16]
 8009e58:	46a2      	mov	sl, r4
 8009e5a:	e7d2      	b.n	8009e02 <_vfiprintf_r+0xc6>
 8009e5c:	9b03      	ldr	r3, [sp, #12]
 8009e5e:	1d19      	adds	r1, r3, #4
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	9103      	str	r1, [sp, #12]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	bfbb      	ittet	lt
 8009e68:	425b      	neglt	r3, r3
 8009e6a:	f042 0202 	orrlt.w	r2, r2, #2
 8009e6e:	9307      	strge	r3, [sp, #28]
 8009e70:	9307      	strlt	r3, [sp, #28]
 8009e72:	bfb8      	it	lt
 8009e74:	9204      	strlt	r2, [sp, #16]
 8009e76:	7823      	ldrb	r3, [r4, #0]
 8009e78:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e7a:	d10a      	bne.n	8009e92 <_vfiprintf_r+0x156>
 8009e7c:	7863      	ldrb	r3, [r4, #1]
 8009e7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e80:	d132      	bne.n	8009ee8 <_vfiprintf_r+0x1ac>
 8009e82:	9b03      	ldr	r3, [sp, #12]
 8009e84:	1d1a      	adds	r2, r3, #4
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	9203      	str	r2, [sp, #12]
 8009e8a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009e8e:	3402      	adds	r4, #2
 8009e90:	9305      	str	r3, [sp, #20]
 8009e92:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009f68 <_vfiprintf_r+0x22c>
 8009e96:	7821      	ldrb	r1, [r4, #0]
 8009e98:	2203      	movs	r2, #3
 8009e9a:	4650      	mov	r0, sl
 8009e9c:	f7f6 f9a0 	bl	80001e0 <memchr>
 8009ea0:	b138      	cbz	r0, 8009eb2 <_vfiprintf_r+0x176>
 8009ea2:	9b04      	ldr	r3, [sp, #16]
 8009ea4:	eba0 000a 	sub.w	r0, r0, sl
 8009ea8:	2240      	movs	r2, #64	@ 0x40
 8009eaa:	4082      	lsls	r2, r0
 8009eac:	4313      	orrs	r3, r2
 8009eae:	3401      	adds	r4, #1
 8009eb0:	9304      	str	r3, [sp, #16]
 8009eb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009eb6:	4829      	ldr	r0, [pc, #164]	@ (8009f5c <_vfiprintf_r+0x220>)
 8009eb8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009ebc:	2206      	movs	r2, #6
 8009ebe:	f7f6 f98f 	bl	80001e0 <memchr>
 8009ec2:	2800      	cmp	r0, #0
 8009ec4:	d03f      	beq.n	8009f46 <_vfiprintf_r+0x20a>
 8009ec6:	4b26      	ldr	r3, [pc, #152]	@ (8009f60 <_vfiprintf_r+0x224>)
 8009ec8:	bb1b      	cbnz	r3, 8009f12 <_vfiprintf_r+0x1d6>
 8009eca:	9b03      	ldr	r3, [sp, #12]
 8009ecc:	3307      	adds	r3, #7
 8009ece:	f023 0307 	bic.w	r3, r3, #7
 8009ed2:	3308      	adds	r3, #8
 8009ed4:	9303      	str	r3, [sp, #12]
 8009ed6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ed8:	443b      	add	r3, r7
 8009eda:	9309      	str	r3, [sp, #36]	@ 0x24
 8009edc:	e76a      	b.n	8009db4 <_vfiprintf_r+0x78>
 8009ede:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ee2:	460c      	mov	r4, r1
 8009ee4:	2001      	movs	r0, #1
 8009ee6:	e7a8      	b.n	8009e3a <_vfiprintf_r+0xfe>
 8009ee8:	2300      	movs	r3, #0
 8009eea:	3401      	adds	r4, #1
 8009eec:	9305      	str	r3, [sp, #20]
 8009eee:	4619      	mov	r1, r3
 8009ef0:	f04f 0c0a 	mov.w	ip, #10
 8009ef4:	4620      	mov	r0, r4
 8009ef6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009efa:	3a30      	subs	r2, #48	@ 0x30
 8009efc:	2a09      	cmp	r2, #9
 8009efe:	d903      	bls.n	8009f08 <_vfiprintf_r+0x1cc>
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d0c6      	beq.n	8009e92 <_vfiprintf_r+0x156>
 8009f04:	9105      	str	r1, [sp, #20]
 8009f06:	e7c4      	b.n	8009e92 <_vfiprintf_r+0x156>
 8009f08:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f0c:	4604      	mov	r4, r0
 8009f0e:	2301      	movs	r3, #1
 8009f10:	e7f0      	b.n	8009ef4 <_vfiprintf_r+0x1b8>
 8009f12:	ab03      	add	r3, sp, #12
 8009f14:	9300      	str	r3, [sp, #0]
 8009f16:	462a      	mov	r2, r5
 8009f18:	4b12      	ldr	r3, [pc, #72]	@ (8009f64 <_vfiprintf_r+0x228>)
 8009f1a:	a904      	add	r1, sp, #16
 8009f1c:	4630      	mov	r0, r6
 8009f1e:	f7fb febb 	bl	8005c98 <_printf_float>
 8009f22:	4607      	mov	r7, r0
 8009f24:	1c78      	adds	r0, r7, #1
 8009f26:	d1d6      	bne.n	8009ed6 <_vfiprintf_r+0x19a>
 8009f28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f2a:	07d9      	lsls	r1, r3, #31
 8009f2c:	d405      	bmi.n	8009f3a <_vfiprintf_r+0x1fe>
 8009f2e:	89ab      	ldrh	r3, [r5, #12]
 8009f30:	059a      	lsls	r2, r3, #22
 8009f32:	d402      	bmi.n	8009f3a <_vfiprintf_r+0x1fe>
 8009f34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f36:	f7fc fe19 	bl	8006b6c <__retarget_lock_release_recursive>
 8009f3a:	89ab      	ldrh	r3, [r5, #12]
 8009f3c:	065b      	lsls	r3, r3, #25
 8009f3e:	f53f af1f 	bmi.w	8009d80 <_vfiprintf_r+0x44>
 8009f42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f44:	e71e      	b.n	8009d84 <_vfiprintf_r+0x48>
 8009f46:	ab03      	add	r3, sp, #12
 8009f48:	9300      	str	r3, [sp, #0]
 8009f4a:	462a      	mov	r2, r5
 8009f4c:	4b05      	ldr	r3, [pc, #20]	@ (8009f64 <_vfiprintf_r+0x228>)
 8009f4e:	a904      	add	r1, sp, #16
 8009f50:	4630      	mov	r0, r6
 8009f52:	f7fc f939 	bl	80061c8 <_printf_i>
 8009f56:	e7e4      	b.n	8009f22 <_vfiprintf_r+0x1e6>
 8009f58:	0800a379 	.word	0x0800a379
 8009f5c:	0800a383 	.word	0x0800a383
 8009f60:	08005c99 	.word	0x08005c99
 8009f64:	08009d19 	.word	0x08009d19
 8009f68:	0800a37f 	.word	0x0800a37f

08009f6c <__swbuf_r>:
 8009f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f6e:	460e      	mov	r6, r1
 8009f70:	4614      	mov	r4, r2
 8009f72:	4605      	mov	r5, r0
 8009f74:	b118      	cbz	r0, 8009f7e <__swbuf_r+0x12>
 8009f76:	6a03      	ldr	r3, [r0, #32]
 8009f78:	b90b      	cbnz	r3, 8009f7e <__swbuf_r+0x12>
 8009f7a:	f7fc fcdd 	bl	8006938 <__sinit>
 8009f7e:	69a3      	ldr	r3, [r4, #24]
 8009f80:	60a3      	str	r3, [r4, #8]
 8009f82:	89a3      	ldrh	r3, [r4, #12]
 8009f84:	071a      	lsls	r2, r3, #28
 8009f86:	d501      	bpl.n	8009f8c <__swbuf_r+0x20>
 8009f88:	6923      	ldr	r3, [r4, #16]
 8009f8a:	b943      	cbnz	r3, 8009f9e <__swbuf_r+0x32>
 8009f8c:	4621      	mov	r1, r4
 8009f8e:	4628      	mov	r0, r5
 8009f90:	f000 f82a 	bl	8009fe8 <__swsetup_r>
 8009f94:	b118      	cbz	r0, 8009f9e <__swbuf_r+0x32>
 8009f96:	f04f 37ff 	mov.w	r7, #4294967295
 8009f9a:	4638      	mov	r0, r7
 8009f9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f9e:	6823      	ldr	r3, [r4, #0]
 8009fa0:	6922      	ldr	r2, [r4, #16]
 8009fa2:	1a98      	subs	r0, r3, r2
 8009fa4:	6963      	ldr	r3, [r4, #20]
 8009fa6:	b2f6      	uxtb	r6, r6
 8009fa8:	4283      	cmp	r3, r0
 8009faa:	4637      	mov	r7, r6
 8009fac:	dc05      	bgt.n	8009fba <__swbuf_r+0x4e>
 8009fae:	4621      	mov	r1, r4
 8009fb0:	4628      	mov	r0, r5
 8009fb2:	f7ff fa47 	bl	8009444 <_fflush_r>
 8009fb6:	2800      	cmp	r0, #0
 8009fb8:	d1ed      	bne.n	8009f96 <__swbuf_r+0x2a>
 8009fba:	68a3      	ldr	r3, [r4, #8]
 8009fbc:	3b01      	subs	r3, #1
 8009fbe:	60a3      	str	r3, [r4, #8]
 8009fc0:	6823      	ldr	r3, [r4, #0]
 8009fc2:	1c5a      	adds	r2, r3, #1
 8009fc4:	6022      	str	r2, [r4, #0]
 8009fc6:	701e      	strb	r6, [r3, #0]
 8009fc8:	6962      	ldr	r2, [r4, #20]
 8009fca:	1c43      	adds	r3, r0, #1
 8009fcc:	429a      	cmp	r2, r3
 8009fce:	d004      	beq.n	8009fda <__swbuf_r+0x6e>
 8009fd0:	89a3      	ldrh	r3, [r4, #12]
 8009fd2:	07db      	lsls	r3, r3, #31
 8009fd4:	d5e1      	bpl.n	8009f9a <__swbuf_r+0x2e>
 8009fd6:	2e0a      	cmp	r6, #10
 8009fd8:	d1df      	bne.n	8009f9a <__swbuf_r+0x2e>
 8009fda:	4621      	mov	r1, r4
 8009fdc:	4628      	mov	r0, r5
 8009fde:	f7ff fa31 	bl	8009444 <_fflush_r>
 8009fe2:	2800      	cmp	r0, #0
 8009fe4:	d0d9      	beq.n	8009f9a <__swbuf_r+0x2e>
 8009fe6:	e7d6      	b.n	8009f96 <__swbuf_r+0x2a>

08009fe8 <__swsetup_r>:
 8009fe8:	b538      	push	{r3, r4, r5, lr}
 8009fea:	4b29      	ldr	r3, [pc, #164]	@ (800a090 <__swsetup_r+0xa8>)
 8009fec:	4605      	mov	r5, r0
 8009fee:	6818      	ldr	r0, [r3, #0]
 8009ff0:	460c      	mov	r4, r1
 8009ff2:	b118      	cbz	r0, 8009ffc <__swsetup_r+0x14>
 8009ff4:	6a03      	ldr	r3, [r0, #32]
 8009ff6:	b90b      	cbnz	r3, 8009ffc <__swsetup_r+0x14>
 8009ff8:	f7fc fc9e 	bl	8006938 <__sinit>
 8009ffc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a000:	0719      	lsls	r1, r3, #28
 800a002:	d422      	bmi.n	800a04a <__swsetup_r+0x62>
 800a004:	06da      	lsls	r2, r3, #27
 800a006:	d407      	bmi.n	800a018 <__swsetup_r+0x30>
 800a008:	2209      	movs	r2, #9
 800a00a:	602a      	str	r2, [r5, #0]
 800a00c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a010:	81a3      	strh	r3, [r4, #12]
 800a012:	f04f 30ff 	mov.w	r0, #4294967295
 800a016:	e033      	b.n	800a080 <__swsetup_r+0x98>
 800a018:	0758      	lsls	r0, r3, #29
 800a01a:	d512      	bpl.n	800a042 <__swsetup_r+0x5a>
 800a01c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a01e:	b141      	cbz	r1, 800a032 <__swsetup_r+0x4a>
 800a020:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a024:	4299      	cmp	r1, r3
 800a026:	d002      	beq.n	800a02e <__swsetup_r+0x46>
 800a028:	4628      	mov	r0, r5
 800a02a:	f7fd fc01 	bl	8007830 <_free_r>
 800a02e:	2300      	movs	r3, #0
 800a030:	6363      	str	r3, [r4, #52]	@ 0x34
 800a032:	89a3      	ldrh	r3, [r4, #12]
 800a034:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a038:	81a3      	strh	r3, [r4, #12]
 800a03a:	2300      	movs	r3, #0
 800a03c:	6063      	str	r3, [r4, #4]
 800a03e:	6923      	ldr	r3, [r4, #16]
 800a040:	6023      	str	r3, [r4, #0]
 800a042:	89a3      	ldrh	r3, [r4, #12]
 800a044:	f043 0308 	orr.w	r3, r3, #8
 800a048:	81a3      	strh	r3, [r4, #12]
 800a04a:	6923      	ldr	r3, [r4, #16]
 800a04c:	b94b      	cbnz	r3, 800a062 <__swsetup_r+0x7a>
 800a04e:	89a3      	ldrh	r3, [r4, #12]
 800a050:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a054:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a058:	d003      	beq.n	800a062 <__swsetup_r+0x7a>
 800a05a:	4621      	mov	r1, r4
 800a05c:	4628      	mov	r0, r5
 800a05e:	f000 f883 	bl	800a168 <__smakebuf_r>
 800a062:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a066:	f013 0201 	ands.w	r2, r3, #1
 800a06a:	d00a      	beq.n	800a082 <__swsetup_r+0x9a>
 800a06c:	2200      	movs	r2, #0
 800a06e:	60a2      	str	r2, [r4, #8]
 800a070:	6962      	ldr	r2, [r4, #20]
 800a072:	4252      	negs	r2, r2
 800a074:	61a2      	str	r2, [r4, #24]
 800a076:	6922      	ldr	r2, [r4, #16]
 800a078:	b942      	cbnz	r2, 800a08c <__swsetup_r+0xa4>
 800a07a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a07e:	d1c5      	bne.n	800a00c <__swsetup_r+0x24>
 800a080:	bd38      	pop	{r3, r4, r5, pc}
 800a082:	0799      	lsls	r1, r3, #30
 800a084:	bf58      	it	pl
 800a086:	6962      	ldrpl	r2, [r4, #20]
 800a088:	60a2      	str	r2, [r4, #8]
 800a08a:	e7f4      	b.n	800a076 <__swsetup_r+0x8e>
 800a08c:	2000      	movs	r0, #0
 800a08e:	e7f7      	b.n	800a080 <__swsetup_r+0x98>
 800a090:	20000024 	.word	0x20000024

0800a094 <_raise_r>:
 800a094:	291f      	cmp	r1, #31
 800a096:	b538      	push	{r3, r4, r5, lr}
 800a098:	4605      	mov	r5, r0
 800a09a:	460c      	mov	r4, r1
 800a09c:	d904      	bls.n	800a0a8 <_raise_r+0x14>
 800a09e:	2316      	movs	r3, #22
 800a0a0:	6003      	str	r3, [r0, #0]
 800a0a2:	f04f 30ff 	mov.w	r0, #4294967295
 800a0a6:	bd38      	pop	{r3, r4, r5, pc}
 800a0a8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a0aa:	b112      	cbz	r2, 800a0b2 <_raise_r+0x1e>
 800a0ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a0b0:	b94b      	cbnz	r3, 800a0c6 <_raise_r+0x32>
 800a0b2:	4628      	mov	r0, r5
 800a0b4:	f000 f830 	bl	800a118 <_getpid_r>
 800a0b8:	4622      	mov	r2, r4
 800a0ba:	4601      	mov	r1, r0
 800a0bc:	4628      	mov	r0, r5
 800a0be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a0c2:	f000 b817 	b.w	800a0f4 <_kill_r>
 800a0c6:	2b01      	cmp	r3, #1
 800a0c8:	d00a      	beq.n	800a0e0 <_raise_r+0x4c>
 800a0ca:	1c59      	adds	r1, r3, #1
 800a0cc:	d103      	bne.n	800a0d6 <_raise_r+0x42>
 800a0ce:	2316      	movs	r3, #22
 800a0d0:	6003      	str	r3, [r0, #0]
 800a0d2:	2001      	movs	r0, #1
 800a0d4:	e7e7      	b.n	800a0a6 <_raise_r+0x12>
 800a0d6:	2100      	movs	r1, #0
 800a0d8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a0dc:	4620      	mov	r0, r4
 800a0de:	4798      	blx	r3
 800a0e0:	2000      	movs	r0, #0
 800a0e2:	e7e0      	b.n	800a0a6 <_raise_r+0x12>

0800a0e4 <raise>:
 800a0e4:	4b02      	ldr	r3, [pc, #8]	@ (800a0f0 <raise+0xc>)
 800a0e6:	4601      	mov	r1, r0
 800a0e8:	6818      	ldr	r0, [r3, #0]
 800a0ea:	f7ff bfd3 	b.w	800a094 <_raise_r>
 800a0ee:	bf00      	nop
 800a0f0:	20000024 	.word	0x20000024

0800a0f4 <_kill_r>:
 800a0f4:	b538      	push	{r3, r4, r5, lr}
 800a0f6:	4d07      	ldr	r5, [pc, #28]	@ (800a114 <_kill_r+0x20>)
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	4604      	mov	r4, r0
 800a0fc:	4608      	mov	r0, r1
 800a0fe:	4611      	mov	r1, r2
 800a100:	602b      	str	r3, [r5, #0]
 800a102:	f7f7 fc77 	bl	80019f4 <_kill>
 800a106:	1c43      	adds	r3, r0, #1
 800a108:	d102      	bne.n	800a110 <_kill_r+0x1c>
 800a10a:	682b      	ldr	r3, [r5, #0]
 800a10c:	b103      	cbz	r3, 800a110 <_kill_r+0x1c>
 800a10e:	6023      	str	r3, [r4, #0]
 800a110:	bd38      	pop	{r3, r4, r5, pc}
 800a112:	bf00      	nop
 800a114:	20000600 	.word	0x20000600

0800a118 <_getpid_r>:
 800a118:	f7f7 bc64 	b.w	80019e4 <_getpid>

0800a11c <__swhatbuf_r>:
 800a11c:	b570      	push	{r4, r5, r6, lr}
 800a11e:	460c      	mov	r4, r1
 800a120:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a124:	2900      	cmp	r1, #0
 800a126:	b096      	sub	sp, #88	@ 0x58
 800a128:	4615      	mov	r5, r2
 800a12a:	461e      	mov	r6, r3
 800a12c:	da0d      	bge.n	800a14a <__swhatbuf_r+0x2e>
 800a12e:	89a3      	ldrh	r3, [r4, #12]
 800a130:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a134:	f04f 0100 	mov.w	r1, #0
 800a138:	bf14      	ite	ne
 800a13a:	2340      	movne	r3, #64	@ 0x40
 800a13c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a140:	2000      	movs	r0, #0
 800a142:	6031      	str	r1, [r6, #0]
 800a144:	602b      	str	r3, [r5, #0]
 800a146:	b016      	add	sp, #88	@ 0x58
 800a148:	bd70      	pop	{r4, r5, r6, pc}
 800a14a:	466a      	mov	r2, sp
 800a14c:	f000 f848 	bl	800a1e0 <_fstat_r>
 800a150:	2800      	cmp	r0, #0
 800a152:	dbec      	blt.n	800a12e <__swhatbuf_r+0x12>
 800a154:	9901      	ldr	r1, [sp, #4]
 800a156:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a15a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a15e:	4259      	negs	r1, r3
 800a160:	4159      	adcs	r1, r3
 800a162:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a166:	e7eb      	b.n	800a140 <__swhatbuf_r+0x24>

0800a168 <__smakebuf_r>:
 800a168:	898b      	ldrh	r3, [r1, #12]
 800a16a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a16c:	079d      	lsls	r5, r3, #30
 800a16e:	4606      	mov	r6, r0
 800a170:	460c      	mov	r4, r1
 800a172:	d507      	bpl.n	800a184 <__smakebuf_r+0x1c>
 800a174:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a178:	6023      	str	r3, [r4, #0]
 800a17a:	6123      	str	r3, [r4, #16]
 800a17c:	2301      	movs	r3, #1
 800a17e:	6163      	str	r3, [r4, #20]
 800a180:	b003      	add	sp, #12
 800a182:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a184:	ab01      	add	r3, sp, #4
 800a186:	466a      	mov	r2, sp
 800a188:	f7ff ffc8 	bl	800a11c <__swhatbuf_r>
 800a18c:	9f00      	ldr	r7, [sp, #0]
 800a18e:	4605      	mov	r5, r0
 800a190:	4639      	mov	r1, r7
 800a192:	4630      	mov	r0, r6
 800a194:	f7fd fbc0 	bl	8007918 <_malloc_r>
 800a198:	b948      	cbnz	r0, 800a1ae <__smakebuf_r+0x46>
 800a19a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a19e:	059a      	lsls	r2, r3, #22
 800a1a0:	d4ee      	bmi.n	800a180 <__smakebuf_r+0x18>
 800a1a2:	f023 0303 	bic.w	r3, r3, #3
 800a1a6:	f043 0302 	orr.w	r3, r3, #2
 800a1aa:	81a3      	strh	r3, [r4, #12]
 800a1ac:	e7e2      	b.n	800a174 <__smakebuf_r+0xc>
 800a1ae:	89a3      	ldrh	r3, [r4, #12]
 800a1b0:	6020      	str	r0, [r4, #0]
 800a1b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a1b6:	81a3      	strh	r3, [r4, #12]
 800a1b8:	9b01      	ldr	r3, [sp, #4]
 800a1ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a1be:	b15b      	cbz	r3, 800a1d8 <__smakebuf_r+0x70>
 800a1c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a1c4:	4630      	mov	r0, r6
 800a1c6:	f000 f81d 	bl	800a204 <_isatty_r>
 800a1ca:	b128      	cbz	r0, 800a1d8 <__smakebuf_r+0x70>
 800a1cc:	89a3      	ldrh	r3, [r4, #12]
 800a1ce:	f023 0303 	bic.w	r3, r3, #3
 800a1d2:	f043 0301 	orr.w	r3, r3, #1
 800a1d6:	81a3      	strh	r3, [r4, #12]
 800a1d8:	89a3      	ldrh	r3, [r4, #12]
 800a1da:	431d      	orrs	r5, r3
 800a1dc:	81a5      	strh	r5, [r4, #12]
 800a1de:	e7cf      	b.n	800a180 <__smakebuf_r+0x18>

0800a1e0 <_fstat_r>:
 800a1e0:	b538      	push	{r3, r4, r5, lr}
 800a1e2:	4d07      	ldr	r5, [pc, #28]	@ (800a200 <_fstat_r+0x20>)
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	4604      	mov	r4, r0
 800a1e8:	4608      	mov	r0, r1
 800a1ea:	4611      	mov	r1, r2
 800a1ec:	602b      	str	r3, [r5, #0]
 800a1ee:	f7f7 fc61 	bl	8001ab4 <_fstat>
 800a1f2:	1c43      	adds	r3, r0, #1
 800a1f4:	d102      	bne.n	800a1fc <_fstat_r+0x1c>
 800a1f6:	682b      	ldr	r3, [r5, #0]
 800a1f8:	b103      	cbz	r3, 800a1fc <_fstat_r+0x1c>
 800a1fa:	6023      	str	r3, [r4, #0]
 800a1fc:	bd38      	pop	{r3, r4, r5, pc}
 800a1fe:	bf00      	nop
 800a200:	20000600 	.word	0x20000600

0800a204 <_isatty_r>:
 800a204:	b538      	push	{r3, r4, r5, lr}
 800a206:	4d06      	ldr	r5, [pc, #24]	@ (800a220 <_isatty_r+0x1c>)
 800a208:	2300      	movs	r3, #0
 800a20a:	4604      	mov	r4, r0
 800a20c:	4608      	mov	r0, r1
 800a20e:	602b      	str	r3, [r5, #0]
 800a210:	f7f7 fc60 	bl	8001ad4 <_isatty>
 800a214:	1c43      	adds	r3, r0, #1
 800a216:	d102      	bne.n	800a21e <_isatty_r+0x1a>
 800a218:	682b      	ldr	r3, [r5, #0]
 800a21a:	b103      	cbz	r3, 800a21e <_isatty_r+0x1a>
 800a21c:	6023      	str	r3, [r4, #0]
 800a21e:	bd38      	pop	{r3, r4, r5, pc}
 800a220:	20000600 	.word	0x20000600

0800a224 <_init>:
 800a224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a226:	bf00      	nop
 800a228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a22a:	bc08      	pop	{r3}
 800a22c:	469e      	mov	lr, r3
 800a22e:	4770      	bx	lr

0800a230 <_fini>:
 800a230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a232:	bf00      	nop
 800a234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a236:	bc08      	pop	{r3}
 800a238:	469e      	mov	lr, r3
 800a23a:	4770      	bx	lr
