<def f='llvm/llvm/include/llvm/CodeGen/SlotIndexes.h' l='241' ll='243' type='llvm::SlotIndex llvm::SlotIndex::getBaseIndex() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='511' u='c' c='_ZNK4llvm9LiveRange7isLocalENS_9SlotIndexES1_'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='535' u='c' c='_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='547' u='c' c='_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='560' u='c' c='_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='580' u='c' c='_ZNK4llvm9LiveRange12isZeroLengthEPNS_11SlotIndexesE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='581' u='c' c='_ZNK4llvm9LiveRange12isZeroLengthEPNS_11SlotIndexesE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SlotIndexes.h' l='238'>/// Returns the base index for associated with this index. The base index
    /// is the one associated with the Slot_Block slot for the instruction
    /// pointed to by this index.</doc>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='581' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller16reMaterializeForERN4llvm12LiveIntervalERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugVariables.cpp' l='1288' u='c' c='_ZL18findInsertLocationPN4llvm17MachineBasicBlockENS_9SlotIndexERNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1080' u='c' c='_ZN4llvm13LiveIntervals8HMEditor14handleMoveDownERNS_9LiveRangeE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1107' u='c' c='_ZN4llvm13LiveIntervals8HMEditor14handleMoveDownERNS_9LiveRangeE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1253' u='c' c='_ZN4llvm13LiveIntervals8HMEditor12handleMoveUpERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1708' u='c' c='_ZN4llvm13LiveIntervals15removeVRegDefAtERNS_12LiveIntervalENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1708' u='c' c='_ZN4llvm13LiveIntervals15removeVRegDefAtERNS_12LiveIntervalENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2149' u='c' c='_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEN4llvm10MCRegisterERNS1_15SmallVectorImplIfEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2182' u='c' c='_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEN4llvm10MCRegisterERNS1_15SmallVectorImplIfEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2206' u='c' c='_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEN4llvm10MCRegisterERNS1_15SmallVectorImplIfEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1011' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1011' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='625' u='c' c='_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1259' u='c' c='_ZNK4llvm18RegPressureTracker16getLastUsedLanesENS_8RegisterENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='191' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs14findComponentsERN4llvm12IntEqClassesERNS1_15SmallVectorImplINS0_12SubRangeInfoEEERNS1_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='225' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs15rewriteOperandsERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='707' u='c' c='_ZN4llvm11SplitEditor15enterIntvBeforeENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='806' u='c' c='_ZN4llvm11SplitEditor15leaveIntvBeforeENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1672' u='c' c='_ZN4llvm11SplitEditor21splitLiveThroughBlockEjjNS_9SlotIndexEjS1_'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1835' u='c' c='_ZN4llvm11SplitEditor16splitRegOutBlockERKNS_13SplitAnalysis9BlockInfoEjNS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='474' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter17subRegLiveThroughERKN4llvm12MachineInstrENS1_10MCRegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.h' l='211' u='c' c='_ZN4llvm13getLiveRegMapEOT_bRNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.h' l='250' u='c' c='_ZN4llvm17getLiveRegsBeforeERKNS_12MachineInstrERKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='209' u='c' c='_ZL14getUsedRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='357' u='c' c='_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='632' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='637' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp' l='268' u='c' c='_ZNK4llvm19HexagonRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp' l='268' u='c' c='_ZNK4llvm19HexagonRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
