Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Users\jagumiel\Desktop\DE1-Nano\misPruebas\HPS-FPGA-SoC\demo_led_sw_FPGA\hps.qsys --block-symbol-file --output-directory=D:\Users\jagumiel\Desktop\DE1-Nano\misPruebas\HPS-FPGA-SoC\demo_led_sw_FPGA\hps --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading demo_led_sw_FPGA/hps.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Users\jagumiel\Desktop\DE1-Nano\misPruebas\HPS-FPGA-SoC\demo_led_sw_FPGA\hps.qsys --synthesis=VHDL --output-directory=D:\Users\jagumiel\Desktop\DE1-Nano\misPruebas\HPS-FPGA-SoC\demo_led_sw_FPGA\hps\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading demo_led_sw_FPGA/hps.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps: Generating hps "hps" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave sw.s1 because the master is of type axi and the slave is of type avalon.
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "hps" instantiated altera_hps "hps_0"
Info: sw: Starting RTL generation for module 'hps_sw'
Info: sw:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_sw --dir=C:/Users/jagumiel/AppData/Local/Temp/alt7920_7758670976015405668.dir/0002_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jagumiel/AppData/Local/Temp/alt7920_7758670976015405668.dir/0002_sw_gen//hps_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'hps_sw'
Info: sw: "hps" instantiated altera_avalon_pio "sw"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "hps" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "hps" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: sw_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sw_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: sw_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sw_s1_agent"
Info: sw_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sw_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: sw_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sw_s1_burst_adapter"
Info: Reusing file D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/HPS-FPGA-SoC/demo_led_sw_FPGA/hps/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/HPS-FPGA-SoC/demo_led_sw_FPGA/hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: hps: Done "hps" with 21 modules, 77 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
