
---------- Begin Simulation Statistics ----------
final_tick                                84762887500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    665                       # Simulator instruction rate (inst/s)
host_mem_usage                               21475568                       # Number of bytes of host memory used
host_op_rate                                      682                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 99753.60                       # Real time elapsed on the host
host_tick_rate                                 339950                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    66294651                       # Number of instructions simulated
sim_ops                                      68031293                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033911                       # Number of seconds simulated
sim_ticks                                 33911225000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.892256                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  152226                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               208837                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2987                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             14745                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            183000                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28892                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           35490                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6598                       # Number of indirect misses.
system.cpu.branchPred.lookups                  339442                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   57788                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3884                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1887730                       # Number of instructions committed
system.cpu.committedOps                       2133096                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.105861                       # CPI: cycles per instruction
system.cpu.discardedOps                         44202                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1014614                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            523225                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           239283                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5095441                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.243554                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2988                       # number of quiesce instructions executed
system.cpu.numCycles                          7750757                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2988                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1186854     55.64%     55.64% # Class of committed instruction
system.cpu.op_class_0::IntMult                   6622      0.31%     55.95% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::MemRead                 571217     26.78%     82.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite                368403     17.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2133096                       # Class of committed instruction
system.cpu.quiesceCycles                     46507203                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2655316                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3893                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7931                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1334306                       # Transaction distribution
system.membus.trans_dist::ReadResp            1337098                       # Transaction distribution
system.membus.trans_dist::WriteReq             711975                       # Transaction distribution
system.membus.trans_dist::WriteResp            711975                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2347                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1525                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1246                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1246                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2555                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        12098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        48302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4032147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4032147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4104525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        24196                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       390720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        66607                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       484275                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    129027444                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    129027444                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               129527847                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2052216                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004630                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2052172    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      44      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2052216                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5299144735                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            61177375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              591515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            11804250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           54959510                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         8165304854                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1263750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5797726                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1449432                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7247158                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1449432                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5797726                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7247158                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7247158                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7247158                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     14494316                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1435648                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1435648                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2752722                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2752721                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        19540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        27508                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        48302                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      8032487                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      8106215                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4014                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4014                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8376739                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        21494                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43229                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        66607                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    128519724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    129699372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        64140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        64140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    133321027                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        14264274375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             42.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          9171705                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          735                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11540104790                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7061969000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         20.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11595453                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4348295                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5797726                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     21741474                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5797726                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4348295                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10146021                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11595453                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10146021                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10146021                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     31887494                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        64140                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       211596                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2007                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149463                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4348295                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10146021                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14494316                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4348295                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1891409                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6239704                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4348295                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14494316                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1891409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20734019                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1331281                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1331265                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       684800                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       684800                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3979392                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2018                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4032146                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    127340108                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        64140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    129027380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2474302                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2474302    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2474302                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   5735146610                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   7341092000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1059978930                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     28988631                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     34786358                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1123753919                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     28988631                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     29021541                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     58010172                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1088967562                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     58010172                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     34786358                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1181764091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    114688012                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     42598400                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    157679628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     64028672                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     85921324                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    149949996                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     28672003                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1331200                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     30015491                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     16007168                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2685044                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     18692212                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5797726                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3382007344                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1256174025                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5797726                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4649776822                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1888126188                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2533713365                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4421839553                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5797726                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5270133532                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3789887390                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5797726                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9071616375                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16128                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18880                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          252                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           43                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          295                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       475595                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        81153                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         556748                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       475595                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       475595                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       475595                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        81153                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        556748                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     84741964                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        64332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         240512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           85441140                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       150208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     42598400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        43977408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1324096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1335030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2347                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       665600                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             687147                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11628362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2498935500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1897071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7092401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2519553334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4429448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     28988631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1256174025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5797726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1449432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1296839262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4429448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     40616993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3755109525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5797726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1449432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1897071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7092401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3816392596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1988763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000280217500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1375                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1375                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2391477                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             730793                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1335039                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     687147                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1335039                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   687147                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    937                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             83386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             83372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             83368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             83392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             83353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             83412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             83413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             83367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             83364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             83357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            83436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            83408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            83347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            83326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            83389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            83412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             42951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             42952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             42942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             42963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             42957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             42938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            42962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            42948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            42931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            42938                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  43793910865                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6670510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             78814088365                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32826.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59076.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1876                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1244067                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  639161                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1335033                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               687147                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1164803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   47053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   46765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   46524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  50068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 115141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 109856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  51588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   6359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   6401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4989                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       138019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.244640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.333866                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.858969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3940      2.85%      2.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3342      2.42%      5.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1807      1.31%      6.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2467      1.79%      8.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2641      1.91%     10.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1706      1.24%     11.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1917      1.39%     12.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2679      1.94%     14.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       117520     85.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       138019                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     970.117091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1191.965597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           715     52.00%     52.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.07%     52.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.07%     52.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.22%     52.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.22%     52.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.15%     52.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          193     14.04%     66.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.07%     66.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.07%     66.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.07%     66.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.07%     67.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.07%     67.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.22%     67.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          321     23.35%     90.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.15%     90.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.07%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.07%     90.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           58      4.22%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      0.29%     95.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.07%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           60      4.36%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1375                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     499.744727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    127.969849                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    500.807287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            654     47.56%     47.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            28      2.04%     49.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      0.95%     50.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      0.51%     51.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.22%     51.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.22%     51.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.22%     51.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.07%     51.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.29%     52.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.22%     52.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.07%     52.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.07%     52.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.07%     52.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.15%     52.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.15%     52.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.15%     52.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.15%     53.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            2      0.15%     53.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           26      1.89%     55.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          615     44.73%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1344-1375            1      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1888-1919            1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1375                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               85382528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   59968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                43977536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                85441716                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             43977408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2517.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1296.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2519.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1296.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33911391250                       # Total gap between requests
system.mem_ctrls.avgGap                      16769.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     84682252                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        64652                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       240512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       151360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     42598400                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        48128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11628361.995180061087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2497174667.090321540833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1906507.358551629819                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7092400.820082435384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4463418.823708078824                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 28988631.345520544797                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1256174024.972556829453                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5797726.269104109146                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1419235.076291109901                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1324100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1013                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3758                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2347                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       665600                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    549400055                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  78004993875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    100290820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    159403615                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  35686689100                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  11849209170                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 624437928380                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4559761310                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1748442990                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     89072.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58911.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     99003.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42417.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15205236.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    771432.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    938157.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1484297.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2276618.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         68111400.150001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         47537531.999998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2426407106.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       954987558.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     324624919.499947                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     651604303.725000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     185914815.899999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4659187636.274992                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        137.393669                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9451703520                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1834350000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22626287980                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                5976                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2988                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9728348.560910                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2544270.622224                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2988    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     19567250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2988                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     55694582000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  29068305500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       710139                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           710139                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       710139                       # number of overall hits
system.cpu.icache.overall_hits::total          710139                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          252                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            252                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          252                       # number of overall misses
system.cpu.icache.overall_misses::total           252                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10938125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10938125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10938125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10938125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       710391                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       710391                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       710391                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       710391                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000355                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000355                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000355                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000355                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43405.257937                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43405.257937                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43405.257937                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43405.257937                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          252                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          252                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10539500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10539500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10539500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10539500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000355                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000355                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000355                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000355                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41823.412698                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41823.412698                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41823.412698                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41823.412698                       # average overall mshr miss latency
system.cpu.icache.replacements                     71                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       710139                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          710139                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          252                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           252                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10938125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10938125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       710391                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       710391                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000355                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000355                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43405.257937                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43405.257937                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10539500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10539500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000355                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000355                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41823.412698                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41823.412698                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           399.552946                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2966802                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                71                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          41785.943662                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   399.552946                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.780377                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.780377                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1421034                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1421034                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       911681                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           911681                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       911681                       # number of overall hits
system.cpu.dcache.overall_hits::total          911681                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4945                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4945                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4945                       # number of overall misses
system.cpu.dcache.overall_misses::total          4945                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    372045375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    372045375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    372045375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    372045375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       916626                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       916626                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       916626                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       916626                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005395                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005395                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005395                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005395                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75236.678463                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75236.678463                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75236.678463                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75236.678463                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2347                       # number of writebacks
system.cpu.dcache.writebacks::total              2347                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1144                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1144                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1144                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1144                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3801                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3801                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        30200                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        30200                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    284435375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    284435375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    284435375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    284435375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     65772125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     65772125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004147                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004147                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004147                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004147                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74831.721915                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74831.721915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74831.721915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74831.721915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2177.884934                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2177.884934                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3801                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       573525                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          573525                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2563                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2563                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    197688875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    197688875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       576088                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       576088                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004449                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004449                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77131.827936                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77131.827936                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2555                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2555                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3025                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3025                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    193300500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    193300500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     65772125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     65772125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004435                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004435                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75655.772994                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75655.772994                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21742.851240                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21742.851240                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       338156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         338156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2382                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2382                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    174356500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    174356500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       340538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       340538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006995                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006995                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73197.523090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73197.523090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1246                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1246                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        27175                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        27175                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     91134875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     91134875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003659                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003659                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73141.954254                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73141.954254                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               99453                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3801                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.164957                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3670305                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3670305                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84762887500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                84763931875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    665                       # Simulator instruction rate (inst/s)
host_mem_usage                               21475568                       # Number of bytes of host memory used
host_op_rate                                      682                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 99754.98                       # Real time elapsed on the host
host_tick_rate                                 339956                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    66295832                       # Number of instructions simulated
sim_ops                                      68032750                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033912                       # Number of seconds simulated
sim_ticks                                 33912269375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.873618                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  152284                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               208970                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2987                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             14763                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            183039                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28892                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           35490                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6598                       # Number of indirect misses.
system.cpu.branchPred.lookups                  339651                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   57846                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3884                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1888911                       # Number of instructions committed
system.cpu.committedOps                       2134553                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.104179                       # CPI: cycles per instruction
system.cpu.discardedOps                         44251                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1015392                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            523572                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           239398                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5095672                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.243654                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2988                       # number of quiesce instructions executed
system.cpu.numCycles                          7752428                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2988                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1187696     55.64%     55.64% # Class of committed instruction
system.cpu.op_class_0::IntMult                   6622      0.31%     55.95% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.95% # Class of committed instruction
system.cpu.op_class_0::MemRead                 571555     26.78%     82.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite                368679     17.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2134553                       # Class of committed instruction
system.cpu.quiesceCycles                     46507203                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2656756                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3894                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7934                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1334417                       # Transaction distribution
system.membus.trans_dist::ReadResp            1337218                       # Transaction distribution
system.membus.trans_dist::WriteReq             711975                       # Transaction distribution
system.membus.trans_dist::WriteResp            711975                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2347                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1526                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1246                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1246                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            253                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2556                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        12098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        48302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4032376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4032376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4104759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        24196                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       390784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        66607                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       484339                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    129034936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    129034936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               129535467                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2052329                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004630                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2052285    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      44      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2052329                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5299259235                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            61177375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              593140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            11804250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           54964615                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         8165925024                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1268750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5797548                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1449387                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7246935                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1449387                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5797548                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7246935                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7246935                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7246935                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     14493869                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1435648                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1435648                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2752960                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2752959                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        19540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        27508                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        48302                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      8032745                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      8106473                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8377215                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        21494                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43229                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        66607                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    128523852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    129703500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    133328615                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        14265017375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             42.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          9172181                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          735                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11540817790                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7062207000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         20.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11595095                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4348161                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5797548                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     21740804                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5797548                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4348161                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10145709                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11595095                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10145709                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10145709                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     31886512                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       215056                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149572                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4348161                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10145709                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14493869                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4348161                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1993379                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6341540                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4348161                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14493869                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1993379                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20835409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1331392                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1331384                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       684800                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       684800                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3979520                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4032376                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    127344204                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    129034936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2474413                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2474413    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2474413                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   5735257610                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   7341684000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1059946287                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     28987739                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     34785286                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1123719312                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     28987739                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     29020647                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     58008386                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1088934025                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     58008386                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     34785286                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1181727697                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    114688012                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     42598400                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    157679628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     64028672                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     85925452                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    149954124                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     28672003                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1331200                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     30015491                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     16007168                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2685173                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     18692341                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5797548                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3381903191                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1256135339                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5797548                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4649633625                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1888068041                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2533757061                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4421825102                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5797548                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5269971231                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3789892401                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5797548                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9071458728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18944                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16192                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16192                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          253                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           43                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          296                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       477467                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        81151                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         558618                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       477467                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       477467                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       477467                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        81151                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        558618                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     84745996                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         240576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           85448504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       150208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     42598400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        43977408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1324159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1335146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2347                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       665600                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             687147                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11628004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2498977437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1993379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7094070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2519692889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4429311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     28987739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1256135339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5797548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1449387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1296799324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4429311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     40615742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3755112776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5797548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1449387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1993379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7094070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3816492213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1988827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000280217500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1375                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1375                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2391628                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             730793                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1335151                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     687147                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1335151                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   687147                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    937                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             83386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             83372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             83368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             83392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             83353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             83412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             83413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             83395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             83396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             83361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            83436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            83408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            83371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            83349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            83390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            83412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             42951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             42952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             42942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             42963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             42957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             42938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            42962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            42948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            42931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            42938                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  43800928010                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6671070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             78824045510                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32829.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59079.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1876                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1244170                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  639161                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     7                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1335144                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               687147                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1164815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   47053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   46766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   46526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  50068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 115141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 109856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  51588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   6359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   6401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4989                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       138034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.213266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.263774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.906049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3944      2.86%      2.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3342      2.42%      5.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1809      1.31%      6.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2467      1.79%      8.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2641      1.91%     10.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1706      1.24%     11.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1918      1.39%     12.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2680      1.94%     14.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       117527     85.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       138034                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     970.117091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1191.965597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           715     52.00%     52.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.07%     52.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.07%     52.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.22%     52.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.22%     52.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.15%     52.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          193     14.04%     66.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.07%     66.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.07%     66.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.07%     66.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.07%     67.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.07%     67.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.22%     67.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          321     23.35%     90.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.15%     90.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.07%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.07%     90.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           58      4.22%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      0.29%     95.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.07%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           60      4.36%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1375                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     499.744727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    127.969849                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    500.807287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            654     47.56%     47.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            28      2.04%     49.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      0.95%     50.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      0.51%     51.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.22%     51.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.22%     51.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.22%     51.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.07%     51.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.29%     52.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.22%     52.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.07%     52.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.07%     52.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.07%     52.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.15%     52.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.15%     52.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.15%     52.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.15%     53.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            2      0.15%     53.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           26      1.89%     55.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          615     44.73%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1344-1375            1      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1888-1919            1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1375                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               85389696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   59968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                43977536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                85448824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             43977408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2517.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1296.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2519.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1296.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33912438250                       # Total gap between requests
system.mem_ctrls.avgGap                      16769.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     84686348                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       240576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       151360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     42598400                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        48128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11628003.883771345019                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2497218545.404409408569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1993378.834441391751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7094069.622404915281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4463281.366583566181                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 28987738.600728783756                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1256135339.364913940430                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5797547.720145756379                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1419191.368994013406                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1324164                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2347                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       665600                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    549400055                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  78011117595                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    104050350                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    159477510                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  35686689100                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  11849209170                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 624437928380                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4559761310                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1748442990                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     89072.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58913.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     98160.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42425.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15205236.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    771432.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    938157.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1484297.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2276618.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         68115840.975001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         47542697.999998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2426618081.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       954987558.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     324662083.199947                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     651631536.450000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     185915526.899999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4659473325.524992                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        137.397863                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9451703520                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1834560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22627122355                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                5976                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2988                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9728348.560910                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2544270.622224                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2988    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     19567250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2988                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     55695626375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  29068305500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       710526                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           710526                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       710526                       # number of overall hits
system.cpu.icache.overall_hits::total          710526                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          253                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            253                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          253                       # number of overall misses
system.cpu.icache.overall_misses::total           253                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10981250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10981250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10981250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10981250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       710779                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       710779                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       710779                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       710779                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000356                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000356                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000356                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000356                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43404.150198                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43404.150198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43404.150198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43404.150198                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          253                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          253                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10581375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10581375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10581375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10581375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000356                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000356                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000356                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000356                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41823.616601                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41823.616601                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41823.616601                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41823.616601                       # average overall mshr miss latency
system.cpu.icache.replacements                     71                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       710526                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          710526                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          253                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           253                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10981250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10981250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       710779                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       710779                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000356                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000356                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43404.150198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43404.150198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10581375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10581375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000356                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000356                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41823.616601                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41823.616601                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           399.553082                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15108778                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               475                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          31807.953684                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   399.553082                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.780377                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.780377                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1421811                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1421811                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       912311                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           912311                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       912311                       # number of overall hits
system.cpu.dcache.overall_hits::total          912311                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4946                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4946                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4946                       # number of overall misses
system.cpu.dcache.overall_misses::total          4946                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    372152875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    372152875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    372152875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    372152875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       917257                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       917257                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       917257                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       917257                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005392                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005392                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005392                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005392                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75243.201577                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75243.201577                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75243.201577                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75243.201577                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2347                       # number of writebacks
system.cpu.dcache.writebacks::total              2347                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1144                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1144                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1144                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1144                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3802                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3802                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        30200                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        30200                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    284541500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    284541500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    284541500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    284541500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     65772125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     65772125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004145                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004145                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004145                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004145                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74839.952656                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74839.952656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74839.952656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74839.952656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2177.884934                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2177.884934                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3802                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       573879                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          573879                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2564                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2564                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    197796375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    197796375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       576443                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       576443                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004448                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004448                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77143.671997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77143.671997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2556                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2556                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3025                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3025                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    193406625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    193406625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     65772125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     65772125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75667.693662                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75667.693662                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21742.851240                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21742.851240                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       338432                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         338432                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2382                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2382                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    174356500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    174356500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       340814                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       340814                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73197.523090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73197.523090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1246                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1246                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        27175                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        27175                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     91134875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     91134875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003656                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003656                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73141.954254                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73141.954254                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              918509                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4314                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            212.913537                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3672830                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3672830                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84763931875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
