#!/usr/bin/env python3
"""Generate three-bundle Phase8 programs; does not run tests or simulations."""
from pathlib import Path
import math
import json
from functools import lru_cache

HERE = Path(__file__).resolve().parent
SPAN_S = 75e-9
FREQUENCY_BOUND_HZ = 6e6
RADII = (0.5, 0.75, 1.0, 1.5, 2.0, 2.5)
NOISE_SIGMAS = (0.56, 0.95)
MAX_CORRECTION_BINS = 8


def signed(n):
    return n if n < 8 else n - 16


def phase8(raw):
    i = signed(raw >> 4) + 31.5 / 64
    q = signed(raw & 15) + 31.5 / 64
    return round(math.atan2(q, i) * 128 / math.pi) & 255


def wrap(value):
    return (value + 128) % 256 - 128


def prior(bank):
    # The bank is bit 7 of the retained (-phase) byte. It describes only
    # a semicircle, not the full previous angle. Uniform frequency increments
    # include CFO and deviation up to +/-6 MHz; no picture content is learned.
    previous = [p for p in range(256) if ((-p) & 255) >> 7 == bank]
    bound = math.floor(FREQUENCY_BOUND_HZ * SPAN_S * 256)
    return [sum(abs(wrap(p - old)) <= bound for old in previous)
            for p in range(256)]


def gaussian_cell(lo, mean, sigma):
    scale = math.sqrt(2) * sigma
    return (math.erf((lo + 1 - mean) / scale) -
            math.erf((lo - mean) / scale)) * 0.5


@lru_cache(maxsize=2)
def decoder(history):
    tables = []
    for bank in range(2):
        weights = prior(bank)
        phases = []
        for raw in range(256):
            base = phase8(raw)
            i, q = signed(raw >> 4), signed(raw & 15)
            radius2 = (i + 31.5 / 64) ** 2 + (q + 31.5 / 64) ** 2
            if not history or radius2 > 2.6:
                phases.append(base)
                continue
            x = y = 0.0
            for p in range(256):
                angle = p * math.pi / 128
                c, s = math.cos(angle), math.sin(angle)
                likelihood = sum(
                    gaussian_cell(i, radius * c, sigma) *
                    gaussian_cell(q, radius * s, sigma)
                    for radius in RADII for sigma in NOISE_SIGMAS)
                weight = likelihood * weights[p]
                x += weight * c
                y += weight * s
            estimate = round(math.atan2(y, x) * 128 / math.pi) & 255
            correction = max(-MAX_CORRECTION_BINS,
                             min(MAX_CORRECTION_BINS, wrap(estimate - base)))
            phases.append((base + correction) & 255)
        tables.append(phases)
    return tables


def quadrant(signs):
    i, q = signs & 1, (signs >> 1) & 1
    return (2 if q else 1) if i else (3 if q else 0)


def trajectory_class(index):
    quarters = [quadrant(index >> (2 * k)) for k in range(4)]
    steps = [(b - a) & 3 for a, b in zip(quarters, quarters[1:])]
    if 2 in steps:
        return 3  # Opposite quadrants: direction is not established.
    n = sum(-1 if d == 3 else d for d in steps)
    return 1 if n >= 2 else 2 if n <= -2 else 0


def transfer_delta(index):
    delta = (index & 63) * 4 + 2 - 128
    cls = index >> 6
    if cls == 3:
        return 0  # Explicit neutral output for an ambiguous trajectory.
    if cls == 1 and delta < 0:
        delta += 256
    if cls == 2 and delta >= 0:
        delta -= 256
    return delta


# Electrical transfer is independent of the phase/winding range.
# Values describe the existing network under one 75-ohm AV load, not an
# unloaded DAC or a double-terminated scope. Override with measured values.
CALIBRATION = HERE / "dac_calibration.json"
# Transfers, selected per boot with M (NVS c5vrx4/cvbs_legacy):
#   0 HR100 (default): 0.420 V blanking, 0.100 V/MHz. Nominal sync (-2 MHz)
#     sits at 0.220 V, so the sync tip only clips after a 2.2-MHz downward
#     blank shift (VTX CFO/drift with AFC off, APL-dependent centre of an
#     AC-coupled VTX, gain-dependent level). White (+4.667 MHz) is 0.887 V;
#     the top clips at about +5.97 MHz. Goggle inputs are AC-coupled and
#     clamp on sync/porch: DC position is free, clipping is not.
#   1 LEGACY_FULL: the full +/-6.667 MHz detector range over the DAC.
#   2 CVBS150: 0.300 V blanking, 0.150 V/MHz. Standard amplitude but sync at
#     the 0-V DAC floor: any downward shift clips sync depth (-2 MHz: none).
TRANSFERS = {"hr100": (0.420, 0.100), "cvbs150": (0.300, 0.150)}
VOLTS_PER_MHZ, BLANK_VOLTS = 0.100, 0.420


def voltages():
    resistance = (8200, 3900, 2000, 1000, 470, 240)
    conductance = [sum(1 / r for bit, r in enumerate(resistance)
                       if code & (1 << bit)) for code in range(64)]
    denominator = sum(1 / r for r in resistance) + 1 / 200 + 1 / 75
    values = [3.3 * g / denominator for g in conductance]
    if CALIBRATION.exists():
        data = json.loads(CALIBRATION.read_text())
        values = data["volts_by_code"]
        if data.get("load_ohms") != 75:
            raise ValueError("DAC calibration must describe a single 75-ohm load")
    if (len(values) != 64 or any(not isinstance(v, (float, int)) or
        not math.isfinite(v) or not 0 <= v <= 3.3 for v in values) or
        abs(values[0]) > 0.05 or max(values) < 0.95):
        raise ValueError("Need 64 finite loaded voltages, sync near zero and >=0.95 V headroom")
    return values


def dac_codes(legacy=False, transfer="hr100"):
    voltage = voltages()
    if legacy is True: transfer = "legacy"
    def target(index):
        delta = transfer_delta(index)
        if transfer == "legacy":
            return max(voltage) * max(0, min(1, (delta + 128) / 255))
        # delta is in Phase8 bins over the *75 ns* interval. +/-winding
        # classification remains intact; only the final volts/Hz changes.
        blank, slope = TRANSFERS[transfer]
        return blank + delta / (256 * SPAN_S) / 1e6 * slope
    return [min(range(64), key=lambda code: abs(voltage[code] -
                max(min(voltage), min(max(voltage), target(index)))))
            for index in range(256)]


def words_for(history, legacy=False, transfer="hr100"):
    phases = decoder(history)
    dac = dac_codes(legacy, transfer)
    words = []
    for bank in range(4):
        for index in range(256):
            if bank & 1:
                p = phases[bank >> 1][index]
                words.append(((128 + p) & 255) | (((-p) & 255) << 8))
            else:
                # Counter payload bit24 is zero. Bit25 may vary with phase;
                # duplicate trajectory/DAC planes in both even banks.
                words.append(dac[index] | (trajectory_class(index) << 6))
    return words


NAMES = {"hr100": " HR100", "legacy": " legacy", "cvbs150": " CVBS150"}


def build(history, legacy=False, transfer="hr100"):
    if legacy is True: transfer = "legacy"
    words = words_for(history, False, transfer)
    mode = ('history' if history else 'static') + NAMES[transfer]
    return f"""# C5VRX-4: unwrapped Phase8 {mode}, 75 ns endpoint difference.
# HR100 default: 0.420 V blanking, 0.100 V/MHz, 2.2 MHz sync headroom.
# CVBS150: 0.300 V blanking, 0.150 V/MHz, saturating loaded DAC.
# Legacy comparison retains the previous full-range amplitude transfer.
# Three bundles consume 3 IQ bytes and emit [D,D,D] at 40 MHz.
# 1024x16=2048 bytes: odd banks decode complete Phase8 endpoints;
# even banks hold DAC6 and trajectory2 in independent planes.
# O6/O7 retain both endpoint parity bits; DAC only connects bits0..5.
cfg prefetch true
cfg eof_on downstream
cfg trailing_bytes 0
cfg lut_width_bits 16
lut """ + ' '.join(map(str, words)) + """

accumulate:
    # P,M1,M2,C are FIFO bytes1,2,3,4. L is the full decoded C.
    # Counter operands have bit0 cleared to select an even LUT bank.
    # Retained endpoint parity makes the pre-transfer result exact Phase8.
    set 0..6 O0..O6,
    set 7 L0,
    set 8..15 L8..L15,
    set 16 15,
    set 17 11,
    set 18 23,
    set 19 19,
    set 20 31,
    set 21 27,
    set 22 39,
    set 23 35,
    set 24 L,
    set 25..31 L1..L7,
    read 16,
    write 8,
    addctiah

map_delta:
    # LUT16 leaves Counter A and FIFO bits32..47 directly accessible.
    # Address: delta6 + trajectory2. Payload: truncated -C for next delta.
    # Final DAC address is a 4-bin midpoint (<=2 bins from exact delta).
    set 0..7 O0..O7,
    set 8..13 O0..O5,
    set 16..21 A10..A15,
    set 22..23 L6..L7,
    set 24 L,
    set 25..31 O9..O15,
    read 8,
    write 16,
    ldctiah

decode_next:
    # Byte4 keeps the previous endpoint and both middle samples in FIFO
    # for the following accumulate. Select an odd decode bank explicitly.
    set 0..5 L0..L5,
    set 6 O7,
    set 16..23 32..39,
    set 24 H,
    set 25 O31,
    jmp accumulate
"""


def generate():
    for history in (False, True):
        for transfer, suffix in (("hr100", ""), ("legacy", "_legacy"), ("cvbs150", "_cvbs150")):
            name = ('history' if history else 'static') + suffix
            path = HERE / f'c5vrx4_phase8_{name}.bsasm'
            path.write_text(build(history, False, transfer), encoding='utf-8')
            print(f'Generated {path.name}: three bundles, trajectory unwrap, fixed CVBS scale')
    voltage = voltages()
    def array(name, values, ctype):
        return f'static const {ctype} {name}[{len(values)}] = {{' + ','.join(map(str, values)) + '};\n'
    header = '#pragma once\n#include <stdint.h>\n/* Generated by generate_phase8.py. Nominal loaded DAC; scope calibration optional. */\n'
    header += array('c5v4_phase_static', decoder(False)[0], 'uint8_t')
    header += array('c5v4_phase_history0', decoder(True)[0], 'uint8_t')
    header += array('c5v4_phase_history1', decoder(True)[1], 'uint8_t')
    header += array('c5v4_trajectory', [trajectory_class(i) for i in range(256)], 'uint8_t')
    header += array('c5v4_dac_codes', dac_codes(), 'uint8_t')
    header += array('c5v4_dac_legacy_codes', dac_codes(True), 'uint8_t')
    header += array('c5v4_dac_cvbs150_codes', dac_codes(False, "cvbs150"), 'uint8_t')
    header += array('c5v4_dac_uv', [round(v*1e6) for v in voltage], 'uint32_t')
    header += '#define C5V4_DAC_MEASURED ' + str(int(CALIBRATION.exists())) + '\n'
    (HERE / 'cvbs_tables.h').write_text(header)


if __name__ == '__main__':
    generate()
