

================================================================
== Vitis HLS Report for 'dct_1d_Pipeline_DCT_Outer_Loop'
================================================================
* Date:           Fri Feb 14 10:39:49 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution4
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       16|       16|  0.160 us|  0.160 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop  |       14|       14|         8|          1|          1|     8|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32]   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln46_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln46_5"   --->   Operation 12 'read' 'sext_ln46_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln46_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln46_2"   --->   Operation 13 'read' 'sext_ln46_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln46_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln46_3"   --->   Operation 14 'read' 'sext_ln46_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln46_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln46_4"   --->   Operation 15 'read' 'sext_ln46_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln46_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln46_6"   --->   Operation 16 'read' 'sext_ln46_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln46_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln46"   --->   Operation 17 'read' 'sext_ln46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln46_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln46_7"   --->   Operation 18 'read' 'sext_ln46_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln46_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln46_1"   --->   Operation 19 'read' 'sext_ln46_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln46_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln46_1"   --->   Operation 20 'read' 'zext_ln46_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln46_5_cast = sext i16 %sext_ln46_5_read"   --->   Operation 21 'sext' 'sext_ln46_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln46_2_cast = sext i16 %sext_ln46_2_read"   --->   Operation 22 'sext' 'sext_ln46_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln46_3_cast = sext i16 %sext_ln46_3_read"   --->   Operation 23 'sext' 'sext_ln46_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln46_4_cast = sext i16 %sext_ln46_4_read"   --->   Operation 24 'sext' 'sext_ln46_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln46_6_cast = sext i16 %sext_ln46_6_read"   --->   Operation 25 'sext' 'sext_ln46_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln46_cast = sext i16 %sext_ln46_read"   --->   Operation 26 'sext' 'sext_ln46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln46_7_cast = sext i16 %sext_ln46_7_read"   --->   Operation 27 'sext' 'sext_ln46_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln46_1_cast = sext i16 %sext_ln46_1_read"   --->   Operation 28 'sext' 'sext_ln46_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln32 = store i4 0, i4 %k" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32]   --->   Operation 29 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %DCT_Inner_Loop"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%k_1 = load i4 %k" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39]   --->   Operation 31 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.73ns)   --->   "%icmp_ln39 = icmp_eq  i4 %k_1, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39]   --->   Operation 32 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln39 = add i4 %k_1, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39]   --->   Operation 33 'add' 'add_ln39' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %DCT_Inner_Loop.split, void %for.end15.exitStub" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39]   --->   Operation 34 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %k_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39]   --->   Operation 35 'zext' 'zext_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%dct_1d_dct_coeff_table_7_addr = getelementptr i15 %dct_1d_dct_coeff_table_7, i64 0, i64 %zext_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 36 'getelementptr' 'dct_1d_dct_coeff_table_7_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%coeff_7 = load i3 %dct_1d_dct_coeff_table_7_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 37 'load' 'coeff_7' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln32 = store i4 %add_ln39, i4 %k" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32]   --->   Operation 38 'store' 'store_ln32' <Predicate = (!icmp_ln39)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.37>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%dct_1d_dct_coeff_table_0_addr = getelementptr i14 %dct_1d_dct_coeff_table_0, i64 0, i64 %zext_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 39 'getelementptr' 'dct_1d_dct_coeff_table_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.32ns)   --->   "%coeff = load i3 %dct_1d_dct_coeff_table_0_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 40 'load' 'coeff' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%dct_1d_dct_coeff_table_1_addr = getelementptr i15 %dct_1d_dct_coeff_table_1, i64 0, i64 %zext_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 41 'getelementptr' 'dct_1d_dct_coeff_table_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.32ns)   --->   "%coeff_1 = load i3 %dct_1d_dct_coeff_table_1_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 42 'load' 'coeff_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%dct_1d_dct_coeff_table_2_addr = getelementptr i15 %dct_1d_dct_coeff_table_2, i64 0, i64 %zext_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 43 'getelementptr' 'dct_1d_dct_coeff_table_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (2.32ns)   --->   "%coeff_2 = load i3 %dct_1d_dct_coeff_table_2_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 44 'load' 'coeff_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%dct_1d_dct_coeff_table_3_addr = getelementptr i15 %dct_1d_dct_coeff_table_3, i64 0, i64 %zext_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 45 'getelementptr' 'dct_1d_dct_coeff_table_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.32ns)   --->   "%coeff_3 = load i3 %dct_1d_dct_coeff_table_3_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 46 'load' 'coeff_3' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%dct_1d_dct_coeff_table_4_addr = getelementptr i15 %dct_1d_dct_coeff_table_4, i64 0, i64 %zext_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 47 'getelementptr' 'dct_1d_dct_coeff_table_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.32ns)   --->   "%coeff_4 = load i3 %dct_1d_dct_coeff_table_4_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 48 'load' 'coeff_4' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%dct_1d_dct_coeff_table_5_addr = getelementptr i15 %dct_1d_dct_coeff_table_5, i64 0, i64 %zext_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 49 'getelementptr' 'dct_1d_dct_coeff_table_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%coeff_5 = load i3 %dct_1d_dct_coeff_table_5_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 50 'load' 'coeff_5' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%dct_1d_dct_coeff_table_6_addr = getelementptr i15 %dct_1d_dct_coeff_table_6, i64 0, i64 %zext_ln39" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 51 'getelementptr' 'dct_1d_dct_coeff_table_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (2.32ns)   --->   "%coeff_6 = load i3 %dct_1d_dct_coeff_table_6_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 52 'load' 'coeff_6' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 53 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff_7 = load i3 %dct_1d_dct_coeff_table_7_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 53 'load' 'coeff_7' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln46_14 = sext i15 %coeff_7" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 54 'sext' 'sext_ln46_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [3/3] (1.05ns) (grouped into DSP with root node add_ln46_4)   --->   "%mul_ln46_1 = mul i29 %sext_ln46_14, i29 %sext_ln46_7_cast" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 55 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 56 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff = load i3 %dct_1d_dct_coeff_table_0_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 56 'load' 'coeff' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_3 : Operation 57 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff_1 = load i3 %dct_1d_dct_coeff_table_1_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 57 'load' 'coeff_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln46_8 = sext i15 %coeff_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 58 'sext' 'sext_ln46_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff_2 = load i3 %dct_1d_dct_coeff_table_2_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 59 'load' 'coeff_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 60 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff_3 = load i3 %dct_1d_dct_coeff_table_3_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 60 'load' 'coeff_3' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln46_10 = sext i15 %coeff_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 61 'sext' 'sext_ln46_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff_4 = load i3 %dct_1d_dct_coeff_table_4_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 62 'load' 'coeff_4' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 63 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff_5 = load i3 %dct_1d_dct_coeff_table_5_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 63 'load' 'coeff_5' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln46_12 = sext i15 %coeff_5" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 64 'sext' 'sext_ln46_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff_6 = load i3 %dct_1d_dct_coeff_table_6_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43]   --->   Operation 65 'load' 'coeff_6' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln46_13 = sext i15 %coeff_6" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 66 'sext' 'sext_ln46_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [3/3] (1.05ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46 = mul i29 %sext_ln46_8, i29 %sext_ln46_1_cast" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 67 'mul' 'mul_ln46' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [2/3] (1.05ns) (grouped into DSP with root node add_ln46_4)   --->   "%mul_ln46_1 = mul i29 %sext_ln46_14, i29 %sext_ln46_7_cast" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 68 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [3/3] (1.05ns) (grouped into DSP with root node add_ln46_5)   --->   "%mul_ln46_3 = mul i29 %sext_ln46_13, i29 %sext_ln46_6_cast" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 69 'mul' 'mul_ln46_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [3/3] (1.05ns) (grouped into DSP with root node add_ln46_1)   --->   "%mul_ln46_5 = mul i29 %sext_ln46_10, i29 %sext_ln46_3_cast" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 70 'mul' 'mul_ln46_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [3/3] (1.05ns) (grouped into DSP with root node add_ln46_3)   --->   "%mul_ln46_7 = mul i29 %sext_ln46_12, i29 %sext_ln46_5_cast" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 71 'mul' 'mul_ln46_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.58>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i14 %coeff" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 72 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln46_9 = sext i15 %coeff_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 73 'sext' 'sext_ln46_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln46_11 = sext i15 %coeff_4" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 74 'sext' 'sext_ln46_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/3] (1.05ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46 = mul i29 %sext_ln46_8, i29 %sext_ln46_1_cast" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 75 'mul' 'mul_ln46' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/3] (0.00ns) (grouped into DSP with root node add_ln46_4)   --->   "%mul_ln46_1 = mul i29 %sext_ln46_14, i29 %sext_ln46_7_cast" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 76 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/1] (5.58ns)   --->   "%mul_ln46_2 = mul i29 %zext_ln46, i29 %sext_ln46_cast" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 77 'mul' 'mul_ln46_2' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [2/3] (1.05ns) (grouped into DSP with root node add_ln46_5)   --->   "%mul_ln46_3 = mul i29 %sext_ln46_13, i29 %sext_ln46_6_cast" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 78 'mul' 'mul_ln46_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [1/1] (5.58ns)   --->   "%mul_ln46_4 = mul i29 %sext_ln46_11, i29 %sext_ln46_4_cast" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 79 'mul' 'mul_ln46_4' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [2/3] (1.05ns) (grouped into DSP with root node add_ln46_1)   --->   "%mul_ln46_5 = mul i29 %sext_ln46_10, i29 %sext_ln46_3_cast" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 80 'mul' 'mul_ln46_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (5.58ns)   --->   "%mul_ln46_6 = mul i29 %sext_ln46_9, i29 %sext_ln46_2_cast" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 81 'mul' 'mul_ln46_6' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [2/3] (1.05ns) (grouped into DSP with root node add_ln46_3)   --->   "%mul_ln46_7 = mul i29 %sext_ln46_12, i29 %sext_ln46_5_cast" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 82 'mul' 'mul_ln46_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46_4 = add i29 %mul_ln46_1, i29 4096" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 83 'add' 'add_ln46_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 84 [1/3] (0.00ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46 = mul i29 %sext_ln46_8, i29 %sext_ln46_1_cast" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 84 'mul' 'mul_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node add_ln46_5)   --->   "%mul_ln46_3 = mul i29 %sext_ln46_13, i29 %sext_ln46_6_cast" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 85 'mul' 'mul_ln46_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/3] (0.00ns) (grouped into DSP with root node add_ln46_1)   --->   "%mul_ln46_5 = mul i29 %sext_ln46_10, i29 %sext_ln46_3_cast" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 86 'mul' 'mul_ln46_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [1/3] (0.00ns) (grouped into DSP with root node add_ln46_3)   --->   "%mul_ln46_7 = mul i29 %sext_ln46_12, i29 %sext_ln46_5_cast" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 87 'mul' 'mul_ln46_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 88 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46 = add i29 %mul_ln46_2, i29 %mul_ln46" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 88 'add' 'add_ln46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46_1 = add i29 %mul_ln46_6, i29 %mul_ln46_5" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 89 'add' 'add_ln46_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46_3 = add i29 %mul_ln46_4, i29 %mul_ln46_7" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 90 'add' 'add_ln46_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46_4 = add i29 %mul_ln46_1, i29 4096" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 91 'add' 'add_ln46_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46_5 = add i29 %add_ln46_4, i29 %mul_ln46_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 92 'add' 'add_ln46_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.56>
ST_6 : Operation 93 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46 = add i29 %mul_ln46_2, i29 %mul_ln46" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 93 'add' 'add_ln46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 94 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46_1 = add i29 %mul_ln46_6, i29 %mul_ln46_5" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 94 'add' 'add_ln46_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 95 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46_3 = add i29 %mul_ln46_4, i29 %mul_ln46_7" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 95 'add' 'add_ln46_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 96 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46_5 = add i29 %add_ln46_4, i29 %mul_ln46_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 96 'add' 'add_ln46_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 97 [1/1] (2.46ns)   --->   "%add_ln46_6 = add i29 %add_ln46_5, i29 %add_ln46_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 97 'add' 'add_ln46_6' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.28>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_2 = add i29 %add_ln46_1, i29 %add_ln46" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 98 'add' 'add_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 99 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln46_7 = add i29 %add_ln46_6, i29 %add_ln46_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 99 'add' 'add_ln46_7' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln46_7, i32 13, i32 28" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 100 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 110 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i4 %k_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 101 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (1.82ns)   --->   "%add_ln46_8 = add i6 %zext_ln46_1_read, i6 %zext_ln46_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 102 'add' 'add_ln46_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i6 %add_ln46_8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 103 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i16 %dst, i64 0, i64 %zext_ln46_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 104 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:40]   --->   Operation 105 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32]   --->   Operation 106 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39]   --->   Operation 107 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln46 = store i16 %trunc_ln, i6 %dst_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46]   --->   Operation 108 'store' 'store_ln46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln39 = br void %DCT_Inner_Loop" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39]   --->   Operation 109 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln32', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32) of constant 0 on local variable 'k', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32 [37]  (1.588 ns)
	'load' operation 4 bit ('k', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39) on local variable 'k', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32 [40]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln39', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39) [41]  (1.735 ns)
	'store' operation 0 bit ('store_ln32', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32) of variable 'add_ln39', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39 on local variable 'k', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32 [95]  (1.588 ns)

 <State 2>: 3.372ns
The critical path consists of the following:
	'load' operation 15 bit ('coeff', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43) on array 'dct_1d_dct_coeff_table_7' [75]  (2.322 ns)
	'mul' operation 29 bit of DSP[89] ('mul_ln46_1', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46) [78]  (1.050 ns)

 <State 3>: 3.372ns
The critical path consists of the following:
	'load' operation 15 bit ('coeff', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43) on array 'dct_1d_dct_coeff_table_1' [57]  (2.322 ns)
	'mul' operation 29 bit of DSP[85] ('mul_ln46', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46) [77]  (1.050 ns)

 <State 4>: 5.580ns
The critical path consists of the following:
	'mul' operation 29 bit ('mul_ln46_2', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46) [79]  (5.580 ns)

 <State 5>: 4.200ns
The critical path consists of the following:
	'add' operation 29 bit of DSP[89] ('add_ln46_4', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46) [89]  (2.100 ns)
	'add' operation 29 bit of DSP[90] ('add_ln46_5', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46) [90]  (2.100 ns)

 <State 6>: 4.563ns
The critical path consists of the following:
	'add' operation 29 bit of DSP[88] ('add_ln46_3', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46) [88]  (2.100 ns)
	'add' operation 29 bit ('add_ln46_6', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46) [91]  (2.463 ns)

 <State 7>: 4.283ns
The critical path consists of the following:
	'add' operation 29 bit ('add_ln46_2', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46) [87]  (0.000 ns)
	'add' operation 29 bit ('add_ln46_7', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46) [92]  (4.283 ns)

 <State 8>: 5.079ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln46_8', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46) [47]  (1.825 ns)
	'getelementptr' operation 6 bit ('dst_addr', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46) [49]  (0.000 ns)
	'store' operation 0 bit ('store_ln46', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46) of variable 'trunc_ln', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46 on array 'dst' [94]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
