/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [21:0] _00_;
  wire [16:0] _01_;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_1z;
  reg [13:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire [9:0] celloutsig_0_29z;
  wire [19:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_3z;
  wire [21:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [17:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [16:0] celloutsig_1_11z;
  wire [16:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [46:0] celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = !(celloutsig_1_16z ? celloutsig_1_12z[9] : celloutsig_1_2z[30]);
  assign celloutsig_1_19z = ~(celloutsig_1_14z | celloutsig_1_14z);
  assign celloutsig_0_7z = ~(celloutsig_0_2z[9] | celloutsig_0_1z[3]);
  assign celloutsig_0_25z = celloutsig_0_12z[2] | celloutsig_0_22z[10];
  assign celloutsig_1_5z = ~(celloutsig_1_1z[2] ^ celloutsig_1_2z[34]);
  assign celloutsig_1_6z = ~(celloutsig_1_3z[8] ^ in_data[167]);
  assign celloutsig_1_16z = ~(celloutsig_1_10z[5] ^ celloutsig_1_1z[2]);
  assign celloutsig_0_16z = ~(in_data[33] ^ celloutsig_0_12z[0]);
  assign celloutsig_1_1z = in_data[187:185] + celloutsig_1_0z[4:2];
  assign celloutsig_1_3z = celloutsig_1_2z[35:22] + celloutsig_1_2z[32:19];
  assign celloutsig_1_9z = { celloutsig_1_3z[12:10], celloutsig_1_6z } + { celloutsig_1_3z[5:3], celloutsig_1_6z };
  assign celloutsig_0_4z = { _00_[21:10], celloutsig_0_3z, celloutsig_0_3z } + { celloutsig_0_2z[17:0], celloutsig_0_1z };
  assign celloutsig_1_12z = { in_data[124:109], celloutsig_1_5z } + { celloutsig_1_11z[16:1], celloutsig_1_6z };
  assign celloutsig_0_10z = { in_data[87:86], celloutsig_0_5z, celloutsig_0_7z } + celloutsig_0_2z[15:12];
  reg [16:0] _16_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 17'h00000;
    else _16_ <= in_data[69:53];
  assign { _01_[16:13], _00_[21:10], _01_[0] } = _16_;
  assign celloutsig_1_10z = { in_data[134:133], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z } & celloutsig_1_3z[13:7];
  assign celloutsig_0_29z = in_data[22:13] & { celloutsig_0_13z[8:1], celloutsig_0_17z, celloutsig_0_25z };
  assign celloutsig_0_2z = { celloutsig_0_1z[3:1], _01_[16:13], _00_[21:10], _01_[0] } / { 1'h1, _01_[14:13], _00_[21:10], _01_[0], celloutsig_0_1z };
  assign celloutsig_1_7z = celloutsig_1_2z[11:6] == { celloutsig_1_0z[10:9], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_5z = in_data[18:10] == { celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_17z = celloutsig_0_4z[17:14] == in_data[47:44];
  assign celloutsig_0_35z = ! { celloutsig_0_16z, celloutsig_0_22z, in_data[34:32] };
  assign celloutsig_1_4z = ! celloutsig_1_0z[11:6];
  assign celloutsig_1_14z = ! { celloutsig_1_12z[7:5], celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_34z = celloutsig_0_29z[1] & ~(_00_[14]);
  assign celloutsig_0_3z = in_data[14] ? celloutsig_0_2z[4:0] : celloutsig_0_2z[11:7];
  assign celloutsig_1_0z = in_data[108] ? in_data[170:153] : in_data[149:132];
  assign celloutsig_1_2z = celloutsig_1_0z[3] ? { in_data[130:120], celloutsig_1_0z[17:4], 1'h1, celloutsig_1_0z[2:0], celloutsig_1_0z[17:4], 1'h1, celloutsig_1_0z[2:0] } : in_data[190:144];
  assign celloutsig_0_12z = in_data[86] ? { in_data[33:32], celloutsig_0_11z, celloutsig_0_5z } : celloutsig_0_3z[3:0];
  assign celloutsig_0_11z = celloutsig_0_3z[4] & in_data[34];
  assign celloutsig_1_11z = celloutsig_1_0z[17:1] - { in_data[190:185], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_13z = { _01_[13], _00_[21:10] } - { _00_[13:11], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_1z = _00_[18:15] - in_data[51:48];
  always_latch
    if (!clkin_data[32]) celloutsig_0_22z = 14'h0000;
    else if (clkin_data[128]) celloutsig_0_22z = in_data[89:76];
  assign _00_[9:0] = { celloutsig_0_3z, celloutsig_0_3z };
  assign _01_[12:1] = _00_[21:10];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
