{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646530924512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646530924512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 05 20:42:04 2022 " "Processing started: Sat Mar 05 20:42:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646530924512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646530924512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags -c Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags " "Command: quartus_map --read_settings_files=on --write_settings_files=off Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags -c Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646530924512 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646530924761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646530924762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_mdshahid_03_02_2022_n_bit_add_sub_flags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_mdshahid_03_02_2022_n_bit_add_sub_flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags-nbitaddsubflags " "Found design unit 1: Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags-nbitaddsubflags" {  } { { "Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags.vhd" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags/Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646530931741 ""} { "Info" "ISGN_ENTITY_NAME" "1 Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags " "Found entity 1: Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags" {  } { { "Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags.vhd" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags/Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646530931741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646530931741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags " "Elaborating entity \"Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646530931760 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Emdad_MdShahid_03_02_2022_p Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags.vhd(24) " "VHDL Process Statement warning at Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags.vhd(24): inferring latch(es) for signal or variable \"Emdad_MdShahid_03_02_2022_p\", which holds its previous value in one or more paths through the process" {  } { { "Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags.vhd" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags/Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646530931762 "|Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Emdad_MdShahid_03_02_2022_negative Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags.vhd(24) " "VHDL Process Statement warning at Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags.vhd(24): inferring latch(es) for signal or variable \"Emdad_MdShahid_03_02_2022_negative\", which holds its previous value in one or more paths through the process" {  } { { "Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags.vhd" "" { Text "E:/CSC_342/Assignments/Lab 3/Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags/Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646530931762 "|Emdad_MdShahid_03_02_2022_n_bit_add_sub_flags"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646530932324 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646530932598 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646530932598 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "180 " "Implemented 180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646530932628 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646530932628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646530932628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646530932628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646530932637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 05 20:42:12 2022 " "Processing ended: Sat Mar 05 20:42:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646530932637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646530932637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646530932637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646530932637 ""}
