-makelib ies_lib/blk_mem_gen_v8_4_1 \
  "../../../ipstatic/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../CS214-Minisys-CPU.srcs/sources_1/ip/RAM_16K/sim/RAM_16K.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

