set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {RISCV.vo RISCV_v.sdo}}
	{{"Fast Model"} {RISCV_fast.vo RISCV_v_fast.sdo}}
}
