INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eduar/XilinxProjects/capstone_upsampleby4/capstone_upsampleby4.sim/sim_1/synth/func/xsim/upsampleby4_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'upsampleby4'
