{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670603283061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670603283079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 17:28:02 2022 " "Processing started: Fri Dec 09 17:28:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670603283079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603283079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP_voilier -c TP_voilier " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP_voilier -c TP_voilier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603283079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670603284473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670603284488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_f7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_f7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_f7-rtl " "Found design unit 1: tb_f7-rtl" {  } { { "tb_f7.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/tb_f7.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299853 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_f7 " "Found entity 1: tb_f7" {  } { { "tb_f7.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/tb_f7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_temps_appui_bouton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_temps_appui_bouton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion_temps_appui_bouton-rtl " "Found design unit 1: gestion_temps_appui_bouton-rtl" {  } { { "gestion_temps_appui_bouton.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_temps_appui_bouton.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299869 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion_temps_appui_bouton " "Found entity 1: gestion_temps_appui_bouton" {  } { { "gestion_temps_appui_bouton.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_temps_appui_bouton.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine_etat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machine_etat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Machine_etat-rtl " "Found design unit 1: Machine_etat-rtl" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299869 ""} { "Info" "ISGN_ENTITY_NAME" "1 Machine_etat " "Found entity 1: Machine_etat" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion_leds-rtl " "Found design unit 1: gestion_leds-rtl" {  } { { "gestion_leds.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299869 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion_leds " "Found entity 1: gestion_leds" {  } { { "gestion_leds.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_bip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_bip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion_bip-rtl " "Found design unit 1: gestion_bip-rtl" {  } { { "gestion_bip.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299885 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion_bip " "Found entity 1: gestion_bip" {  } { { "gestion_bip.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_barre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_barre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion_barre-rtl " "Found design unit 1: gestion_barre-rtl" {  } { { "gestion_barre.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_barre.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299885 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion_barre " "Found entity 1: gestion_barre" {  } { { "gestion_barre.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_barre.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_avalon-rtl " "Found design unit 1: bus_avalon-rtl" {  } { { "bus_avalon.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/bus_avalon.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299885 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_avalon " "Found entity 1: bus_avalon" {  } { { "bus_avalon.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/bus_avalon.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_avalon_f7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_avalon_f7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_avalon_f7-rtl " "Found design unit 1: bus_avalon_f7-rtl" {  } { { "bus_avalon_f7.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/bus_avalon_f7.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299900 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_avalon_f7 " "Found entity 1: bus_avalon_f7" {  } { { "bus_avalon_f7.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/bus_avalon_f7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/synthesis/soc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc-rtl " "Found design unit 1: soc-rtl" {  } { { "soc/synthesis/soc.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299900 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc " "Found entity 1: soc" {  } { { "soc/synthesis/soc.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/synthesis/soc_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_rst_controller-rtl " "Found design unit 1: soc_rst_controller-rtl" {  } { { "soc/synthesis/soc_rst_controller.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299900 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_rst_controller " "Found entity 1: soc_rst_controller" {  } { { "soc/synthesis/soc_rst_controller.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/synthesis/soc_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_rst_controller_001-rtl " "Found design unit 1: soc_rst_controller_001-rtl" {  } { { "soc/synthesis/soc_rst_controller_001.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299916 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_rst_controller_001 " "Found entity 1: soc_rst_controller_001" {  } { { "soc/synthesis/soc_rst_controller_001.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_irq_mapper " "Found entity 1: soc_irq_mapper" {  } { { "soc/synthesis/submodules/soc_irq_mapper.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0 " "Found entity 1: soc_mm_interconnect_0" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_mm_interconnect_0_avalon_st_adapter" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: soc_mm_interconnect_0_rsp_mux_001" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299973 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_rsp_mux " "Found entity 1: soc_mm_interconnect_0_rsp_mux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_rsp_demux " "Found entity 1: soc_mm_interconnect_0_rsp_demux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_mux_004 " "Found entity 1: soc_mm_interconnect_0_cmd_mux_004" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603299990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603299990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_mux " "Found entity 1: soc_mm_interconnect_0_cmd_mux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soc_mm_interconnect_0_cmd_demux_001" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_demux " "Found entity 1: soc_mm_interconnect_0_cmd_demux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670603300005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670603300021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_010_default_decode " "Found entity 1: soc_mm_interconnect_0_router_010_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300021 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_010 " "Found entity 2: soc_mm_interconnect_0_router_010" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670603300021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670603300021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_006_default_decode " "Found entity 1: soc_mm_interconnect_0_router_006_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300021 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_006 " "Found entity 2: soc_mm_interconnect_0_router_006" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670603300037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670603300037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_mm_interconnect_0_router_002_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300037 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_002 " "Found entity 2: soc_mm_interconnect_0_router_002" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670603300037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670603300037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_mm_interconnect_0_router_001_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300037 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_001 " "Found entity 2: soc_mm_interconnect_0_router_001" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670603300037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670603300037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_default_decode " "Found entity 1: soc_mm_interconnect_0_router_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300053 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router " "Found entity 2: soc_mm_interconnect_0_router" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_ram " "Found entity 1: soc_ram" {  } { { "soc/synthesis/submodules/soc_ram.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_leds " "Found entity 1: soc_leds" {  } { { "soc/synthesis/submodules/soc_leds.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_jtag_uart_sim_scfifo_w " "Found entity 1: soc_jtag_uart_sim_scfifo_w" {  } { { "soc/synthesis/submodules/soc_jtag_uart.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300116 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_jtag_uart_scfifo_w " "Found entity 2: soc_jtag_uart_scfifo_w" {  } { { "soc/synthesis/submodules/soc_jtag_uart.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300116 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_jtag_uart_sim_scfifo_r " "Found entity 3: soc_jtag_uart_sim_scfifo_r" {  } { { "soc/synthesis/submodules/soc_jtag_uart.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300116 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_jtag_uart_scfifo_r " "Found entity 4: soc_jtag_uart_scfifo_r" {  } { { "soc/synthesis/submodules/soc_jtag_uart.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300116 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_jtag_uart " "Found entity 5: soc_jtag_uart" {  } { { "soc/synthesis/submodules/soc_jtag_uart.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_cpu " "Found entity 1: soc_cpu" {  } { { "soc/synthesis/submodules/soc_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_cpu_cpu_register_bank_a_module " "Found entity 1: soc_cpu_cpu_register_bank_a_module" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_cpu_cpu_register_bank_b_module " "Found entity 2: soc_cpu_cpu_register_bank_b_module" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_cpu_cpu_nios2_oci_debug " "Found entity 3: soc_cpu_cpu_nios2_oci_debug" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_cpu_cpu_nios2_oci_break " "Found entity 4: soc_cpu_cpu_nios2_oci_break" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_cpu_cpu_nios2_oci_xbrk " "Found entity 5: soc_cpu_cpu_nios2_oci_xbrk" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_cpu_cpu_nios2_oci_dbrk " "Found entity 6: soc_cpu_cpu_nios2_oci_dbrk" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_cpu_cpu_nios2_oci_itrace " "Found entity 7: soc_cpu_cpu_nios2_oci_itrace" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_cpu_cpu_nios2_oci_td_mode " "Found entity 8: soc_cpu_cpu_nios2_oci_td_mode" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_cpu_cpu_nios2_oci_dtrace " "Found entity 9: soc_cpu_cpu_nios2_oci_dtrace" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: soc_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: soc_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: soc_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_cpu_cpu_nios2_oci_fifo " "Found entity 13: soc_cpu_cpu_nios2_oci_fifo" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_cpu_cpu_nios2_oci_pib " "Found entity 14: soc_cpu_cpu_nios2_oci_pib" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_cpu_cpu_nios2_oci_im " "Found entity 15: soc_cpu_cpu_nios2_oci_im" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_cpu_cpu_nios2_performance_monitors " "Found entity 16: soc_cpu_cpu_nios2_performance_monitors" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_cpu_cpu_nios2_avalon_reg " "Found entity 17: soc_cpu_cpu_nios2_avalon_reg" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_cpu_cpu_ociram_sp_ram_module " "Found entity 18: soc_cpu_cpu_ociram_sp_ram_module" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_cpu_cpu_nios2_ocimem " "Found entity 19: soc_cpu_cpu_nios2_ocimem" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_cpu_cpu_nios2_oci " "Found entity 20: soc_cpu_cpu_nios2_oci" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_cpu_cpu " "Found entity 21: soc_cpu_cpu" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_cpu_cpu_debug_slave_sysclk " "Found entity 1: soc_cpu_cpu_debug_slave_sysclk" {  } { { "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_cpu_cpu_debug_slave_tck " "Found entity 1: soc_cpu_cpu_debug_slave_tck" {  } { { "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_cpu_cpu_debug_slave_wrapper " "Found entity 1: soc_cpu_cpu_debug_slave_wrapper" {  } { { "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_cpu_cpu_test_bench " "Found entity 1: soc_cpu_cpu_test_bench" {  } { { "soc/synthesis/submodules/soc_cpu_cpu_test_bench.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_buttons " "Found entity 1: soc_buttons" {  } { { "soc/synthesis/submodules/soc_buttons.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/bus_avalon_f7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/synthesis/submodules/bus_avalon_f7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_avalon_f7-rtl " "Found design unit 1: bus_avalon_f7-rtl" {  } { { "soc/synthesis/submodules/bus_avalon_f7.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f7.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300242 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_avalon_f7 " "Found entity 1: bus_avalon_f7" {  } { { "soc/synthesis/submodules/bus_avalon_f7.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/bus_avalon_f2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/synthesis/submodules/bus_avalon_f2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_avalon_f2-rtl " "Found design unit 1: bus_avalon_f2-rtl" {  } { { "soc/synthesis/submodules/bus_avalon_f2.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300258 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_avalon_f2 " "Found entity 1: bus_avalon_f2" {  } { { "soc/synthesis/submodules/bus_avalon_f2.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/bus_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/synthesis/submodules/bus_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_avalon-rtl " "Found design unit 1: bus_avalon-rtl" {  } { { "soc/synthesis/submodules/bus_avalon.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300274 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_avalon " "Found entity 1: bus_avalon" {  } { { "soc/synthesis/submodules/bus_avalon.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_cap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_cap-rtl " "Found design unit 1: tb_cap-rtl" {  } { { "tb_cap.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/tb_cap.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300275 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_cap " "Found entity 1: tb_cap" {  } { { "tb_cap.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/tb_cap.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre-rtl " "Found design unit 1: registre-rtl" {  } { { "registre.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/registre.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300275 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre " "Found entity 1: registre" {  } { { "registre.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/registre.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-rtl " "Found design unit 1: edge_detector-rtl" {  } { { "edge_detector.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300293 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "def_etats.vhd 2 1 " "Found 2 design units, including 1 entities, in source file def_etats.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 def_etats-rtl " "Found design unit 1: def_etats-rtl" {  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300293 ""} { "Info" "ISGN_ENTITY_NAME" "1 def_etats " "Found entity 1: def_etats" {  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "counter.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300309 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversionvitessevent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversionvitessevent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConversionVitesseVent-rtl " "Found design unit 1: ConversionVitesseVent-rtl" {  } { { "ConversionVitesseVent.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/ConversionVitesseVent.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300309 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConversionVitesseVent " "Found entity 1: ConversionVitesseVent" {  } { { "ConversionVitesseVent.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/ConversionVitesseVent.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversion_degres.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversion_degres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversion_degres-rtl " "Found design unit 1: conversion_degres-rtl" {  } { { "conversion_degres.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/conversion_degres.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300325 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversion_degres " "Found entity 1: conversion_degres" {  } { { "conversion_degres.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/conversion_degres.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversion_adaptation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversion_adaptation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conversion_Adaptation-rtl " "Found design unit 1: Conversion_Adaptation-rtl" {  } { { "Conversion_Adaptation.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300325 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conversion_Adaptation " "Found entity 1: Conversion_Adaptation" {  } { { "Conversion_Adaptation.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cascadecompteurs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cascadecompteurs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cascadeCompteurs-rtl " "Found design unit 1: cascadeCompteurs-rtl" {  } { { "cascadeCompteurs.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/cascadeCompteurs.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300341 ""} { "Info" "ISGN_ENTITY_NAME" "1 cascadeCompteurs " "Found entity 1: cascadeCompteurs" {  } { { "cascadeCompteurs.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/cascadeCompteurs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basculed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basculed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basculeD-rtl " "Found design unit 1: basculeD-rtl" {  } { { "basculeD.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/basculeD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300341 ""} { "Info" "ISGN_ENTITY_NAME" "1 basculeD " "Found entity 1: basculeD" {  } { { "basculeD.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/basculeD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_f2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_f2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_f2-rtl " "Found design unit 1: tb_f2-rtl" {  } { { "tb_f2.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/tb_f2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300353 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_f2 " "Found entity 1: tb_f2" {  } { { "tb_f2.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/tb_f2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_avalon_f2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_avalon_f2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_avalon_f2-rtl " "Found design unit 1: bus_avalon_f2-rtl" {  } { { "bus_avalon_f2.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/bus_avalon_f2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300357 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_avalon_f2 " "Found entity 1: bus_avalon_f2" {  } { { "bus_avalon_f2.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/bus_avalon_f2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603300357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc " "Elaborating entity \"soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670603300643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_avalon bus_avalon:bus_avalon_0 " "Elaborating entity \"bus_avalon\" for hierarchy \"bus_avalon:bus_avalon_0\"" {  } { { "soc/synthesis/soc.vhd" "bus_avalon_0" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603300659 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_1s bus_avalon.vhd(32) " "Verilog HDL or VHDL warning at bus_avalon.vhd(32): object \"out_1s\" assigned a value but never read" {  } { { "soc/synthesis/submodules/bus_avalon.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670603300659 "|soc|bus_avalon:bus_avalon_0"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "valid_compas\[31..10\] bus_avalon.vhd(36) " "Using initial value X (don't care) for net \"valid_compas\[31..10\]\" at bus_avalon.vhd(36)" {  } { { "soc/synthesis/submodules/bus_avalon.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon.vhd" 36 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300659 "|soc|bus_avalon:bus_avalon_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conversion_Adaptation bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst " "Elaborating entity \"Conversion_Adaptation\" for hierarchy \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\"" {  } { { "soc/synthesis/submodules/bus_avalon.vhd" "cap_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603300675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversion_degres bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|conversion_degres:conversion_degres_inst " "Elaborating entity \"conversion_degres\" for hierarchy \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|conversion_degres:conversion_degres_inst\"" {  } { { "Conversion_Adaptation.vhd" "conversion_degres_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603300723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basculeD bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|basculeD:basculeD_inst " "Elaborating entity \"basculeD\" for hierarchy \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|basculeD:basculeD_inst\"" {  } { { "Conversion_Adaptation.vhd" "basculeD_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603300723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cascadeCompteurs bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|cascadeCompteurs:cascadeCompteurs_inst " "Elaborating entity \"cascadeCompteurs\" for hierarchy \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|cascadeCompteurs:cascadeCompteurs_inst\"" {  } { { "Conversion_Adaptation.vhd" "cascadeCompteurs_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603300740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|cascadeCompteurs:cascadeCompteurs_inst\|counter:counter_inst_cascade " "Elaborating entity \"counter\" for hierarchy \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|cascadeCompteurs:cascadeCompteurs_inst\|counter:counter_inst_cascade\"" {  } { { "cascadeCompteurs.vhd" "counter_inst_cascade" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/cascadeCompteurs.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603300753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|cascadeCompteurs:cascadeCompteurs_inst\|counter:counter_inst_horloge " "Elaborating entity \"counter\" for hierarchy \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|cascadeCompteurs:cascadeCompteurs_inst\|counter:counter_inst_horloge\"" {  } { { "cascadeCompteurs.vhd" "counter_inst_horloge" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/cascadeCompteurs.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603300755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|edge_detector:edge_detector_inst " "Elaborating entity \"edge_detector\" for hierarchy \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|edge_detector:edge_detector_inst\"" {  } { { "Conversion_Adaptation.vhd" "edge_detector_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603300771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registre bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|registre:registre_inst " "Elaborating entity \"registre\" for hierarchy \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|registre:registre_inst\"" {  } { { "Conversion_Adaptation.vhd" "registre_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603300786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|counter:counter_seconde_inst " "Elaborating entity \"counter\" for hierarchy \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|counter:counter_seconde_inst\"" {  } { { "Conversion_Adaptation.vhd" "counter_seconde_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603300786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "def_etats bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|def_etats:def_etats_inst " "Elaborating entity \"def_etats\" for hierarchy \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|def_etats:def_etats_inst\"" {  } { { "Conversion_Adaptation.vhd" "def_etats_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603300802 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_st def_etats.vhd(24) " "VHDL Process Statement warning at def_etats.vhd(24): inferring latch(es) for signal or variable \"next_st\", which holds its previous value in one or more paths through the process" {  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670603300802 "|soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_stop_aq def_etats.vhd(24) " "Inferred latch for \"next_st.st_stop_aq\" at def_etats.vhd(24)" {  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300802 "|soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_acquisition def_etats.vhd(24) " "Inferred latch for \"next_st.st_acquisition\" at def_etats.vhd(24)" {  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300802 "|soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_start_aq def_etats.vhd(24) " "Inferred latch for \"next_st.st_start_aq\" at def_etats.vhd(24)" {  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300802 "|soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_continu def_etats.vhd(24) " "Inferred latch for \"next_st.st_continu\" at def_etats.vhd(24)" {  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300802 "|soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_avalon_f2 bus_avalon_f2:bus_avalon_f2_0 " "Elaborating entity \"bus_avalon_f2\" for hierarchy \"bus_avalon_f2:bus_avalon_f2_0\"" {  } { { "soc/synthesis/soc.vhd" "bus_avalon_f2_0" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603300834 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "valid_data\[31..9\] bus_avalon_f2.vhd(34) " "Using initial value X (don't care) for net \"valid_data\[31..9\]\" at bus_avalon_f2.vhd(34)" {  } { { "soc/synthesis/submodules/bus_avalon_f2.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f2.vhd" 34 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300834 "|soc|bus_avalon_f2:bus_avalon_f2_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversionVitesseVent bus_avalon_f2:bus_avalon_f2_0\|ConversionVitesseVent:anemometre_inst " "Elaborating entity \"ConversionVitesseVent\" for hierarchy \"bus_avalon_f2:bus_avalon_f2_0\|ConversionVitesseVent:anemometre_inst\"" {  } { { "soc/synthesis/submodules/bus_avalon_f2.vhd" "anemometre_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f2.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603300834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter bus_avalon_f2:bus_avalon_f2_0\|ConversionVitesseVent:anemometre_inst\|counter:inst_cascade " "Elaborating entity \"counter\" for hierarchy \"bus_avalon_f2:bus_avalon_f2_0\|ConversionVitesseVent:anemometre_inst\|counter:inst_cascade\"" {  } { { "ConversionVitesseVent.vhd" "inst_cascade" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/ConversionVitesseVent.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603300853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registre bus_avalon_f2:bus_avalon_f2_0\|ConversionVitesseVent:anemometre_inst\|registre:inst_registre " "Elaborating entity \"registre\" for hierarchy \"bus_avalon_f2:bus_avalon_f2_0\|ConversionVitesseVent:anemometre_inst\|registre:inst_registre\"" {  } { { "ConversionVitesseVent.vhd" "inst_registre" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/ConversionVitesseVent.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603300881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_avalon_f7 bus_avalon_f7:bus_avalon_f7_0 " "Elaborating entity \"bus_avalon_f7\" for hierarchy \"bus_avalon_f7:bus_avalon_f7_0\"" {  } { { "soc/synthesis/soc.vhd" "bus_avalon_f7_0" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603300931 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "code_fonction_envoie\[31..4\] bus_avalon_f7.vhd(41) " "Using initial value X (don't care) for net \"code_fonction_envoie\[31..4\]\" at bus_avalon_f7.vhd(41)" {  } { { "soc/synthesis/submodules/bus_avalon_f7.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f7.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300931 "|soc|bus_avalon_f7:bus_avalon_f7_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gestion_barre bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst " "Elaborating entity \"gestion_barre\" for hierarchy \"bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\"" {  } { { "soc/synthesis/submodules/bus_avalon_f7.vhd" "barre_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f7.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603300948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Machine_etat bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst " "Elaborating entity \"Machine_etat\" for hierarchy \"bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\"" {  } { { "gestion_barre.vhd" "Machine_etat_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_barre.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603300977 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_st Machine_etat.vhd(28) " "VHDL Process Statement warning at Machine_etat.vhd(28): inferring latch(es) for signal or variable \"next_st\", which holds its previous value in one or more paths through the process" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670603300977 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeFonction_o\[0\] Machine_etat.vhd(102) " "Inferred latch for \"codeFonction_o\[0\]\" at Machine_etat.vhd(102)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300977 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeFonction_o\[1\] Machine_etat.vhd(102) " "Inferred latch for \"codeFonction_o\[1\]\" at Machine_etat.vhd(102)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300977 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeFonction_o\[2\] Machine_etat.vhd(102) " "Inferred latch for \"codeFonction_o\[2\]\" at Machine_etat.vhd(102)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300977 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeFonction_o\[3\] Machine_etat.vhd(102) " "Inferred latch for \"codeFonction_o\[3\]\" at Machine_etat.vhd(102)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300977 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode_leds_o Machine_etat.vhd(93) " "Inferred latch for \"mode_leds_o\" at Machine_etat.vhd(93)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300977 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_AUTO_tribord_10 Machine_etat.vhd(28) " "Inferred latch for \"next_st.st_AUTO_tribord_10\" at Machine_etat.vhd(28)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300977 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_AUTO_babord_10 Machine_etat.vhd(28) " "Inferred latch for \"next_st.st_AUTO_babord_10\" at Machine_etat.vhd(28)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300977 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_AUTO_tribord_1 Machine_etat.vhd(28) " "Inferred latch for \"next_st.st_AUTO_tribord_1\" at Machine_etat.vhd(28)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300977 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_AUTO_babord_1 Machine_etat.vhd(28) " "Inferred latch for \"next_st.st_AUTO_babord_1\" at Machine_etat.vhd(28)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300977 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_STBY_tribord Machine_etat.vhd(28) " "Inferred latch for \"next_st.st_STBY_tribord\" at Machine_etat.vhd(28)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300977 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_STBY_babord Machine_etat.vhd(28) " "Inferred latch for \"next_st.st_STBY_babord\" at Machine_etat.vhd(28)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300977 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_AUTO Machine_etat.vhd(28) " "Inferred latch for \"next_st.st_AUTO\" at Machine_etat.vhd(28)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300977 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_STBY Machine_etat.vhd(28) " "Inferred latch for \"next_st.st_STBY\" at Machine_etat.vhd(28)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603300977 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gestion_temps_appui_bouton bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_temps_appui_bouton:gestion_btn_auto_inst " "Elaborating entity \"gestion_temps_appui_bouton\" for hierarchy \"bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_temps_appui_bouton:gestion_btn_auto_inst\"" {  } { { "gestion_barre.vhd" "gestion_btn_auto_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_barre.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603300977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_temps_appui_bouton:gestion_btn_auto_inst\|counter:counter_inst " "Elaborating entity \"counter\" for hierarchy \"bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_temps_appui_bouton:gestion_btn_auto_inst\|counter:counter_inst\"" {  } { { "gestion_temps_appui_bouton.vhd" "counter_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_temps_appui_bouton.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603300999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gestion_bip bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_bip:gestion_bip_inst " "Elaborating entity \"gestion_bip\" for hierarchy \"bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_bip:gestion_bip_inst\"" {  } { { "gestion_barre.vhd" "gestion_bip_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_barre.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603301134 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_i gestion_bip.vhd(84) " "VHDL Process Statement warning at gestion_bip.vhd(84): signal \"en_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gestion_bip.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670603301134 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_choix_btn gestion_bip.vhd(94) " "VHDL Process Statement warning at gestion_bip.vhd(94): signal \"temp_choix_btn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gestion_bip.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670603301134 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "activation_bip gestion_bip.vhd(80) " "VHDL Process Statement warning at gestion_bip.vhd(80): inferring latch(es) for signal or variable \"activation_bip\", which holds its previous value in one or more paths through the process" {  } { { "gestion_bip.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670603301134 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_choix_btn gestion_bip.vhd(80) " "VHDL Process Statement warning at gestion_bip.vhd(80): inferring latch(es) for signal or variable \"temp_choix_btn\", which holds its previous value in one or more paths through the process" {  } { { "gestion_bip.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670603301134 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "attente_bip gestion_bip.vhd(80) " "VHDL Process Statement warning at gestion_bip.vhd(80): inferring latch(es) for signal or variable \"attente_bip\", which holds its previous value in one or more paths through the process" {  } { { "gestion_bip.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670603301134 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "attente_bip gestion_bip.vhd(80) " "Inferred latch for \"attente_bip\" at gestion_bip.vhd(80)" {  } { { "gestion_bip.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603301134 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_choix_btn gestion_bip.vhd(80) " "Inferred latch for \"temp_choix_btn\" at gestion_bip.vhd(80)" {  } { { "gestion_bip.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603301134 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "activation_bip gestion_bip.vhd(80) " "Inferred latch for \"activation_bip\" at gestion_bip.vhd(80)" {  } { { "gestion_bip.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603301134 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_bip:gestion_bip_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_bip:gestion_bip_inst\|counter:counter_attente_bip_inst " "Elaborating entity \"counter\" for hierarchy \"bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_bip:gestion_bip_inst\|counter:counter_attente_bip_inst\"" {  } { { "gestion_bip.vhd" "counter_attente_bip_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603301187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gestion_leds bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst " "Elaborating entity \"gestion_leds\" for hierarchy \"bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\"" {  } { { "gestion_barre.vhd" "gestion_leds_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_barre.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603301238 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode_leds_i gestion_leds.vhd(97) " "VHDL Process Statement warning at gestion_leds.vhd(97): signal \"mode_leds_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gestion_leds.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670603301238 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "allume_led_stby gestion_leds.vhd(121) " "VHDL Process Statement warning at gestion_leds.vhd(121): signal \"allume_led_stby\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gestion_leds.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670603301238 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledBabord_o gestion_leds.vhd(95) " "VHDL Process Statement warning at gestion_leds.vhd(95): inferring latch(es) for signal or variable \"ledBabord_o\", which holds its previous value in one or more paths through the process" {  } { { "gestion_leds.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670603301238 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledTribord_o gestion_leds.vhd(95) " "VHDL Process Statement warning at gestion_leds.vhd(95): inferring latch(es) for signal or variable \"ledTribord_o\", which holds its previous value in one or more paths through the process" {  } { { "gestion_leds.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670603301238 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "allume_led_stby gestion_leds.vhd(95) " "VHDL Process Statement warning at gestion_leds.vhd(95): inferring latch(es) for signal or variable \"allume_led_stby\", which holds its previous value in one or more paths through the process" {  } { { "gestion_leds.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670603301238 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "eteind_led_stby gestion_leds.vhd(95) " "VHDL Process Statement warning at gestion_leds.vhd(95): inferring latch(es) for signal or variable \"eteind_led_stby\", which holds its previous value in one or more paths through the process" {  } { { "gestion_leds.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670603301238 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eteind_led_stby gestion_leds.vhd(95) " "Inferred latch for \"eteind_led_stby\" at gestion_leds.vhd(95)" {  } { { "gestion_leds.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603301253 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "allume_led_stby gestion_leds.vhd(95) " "Inferred latch for \"allume_led_stby\" at gestion_leds.vhd(95)" {  } { { "gestion_leds.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603301253 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledTribord_o gestion_leds.vhd(95) " "Inferred latch for \"ledTribord_o\" at gestion_leds.vhd(95)" {  } { { "gestion_leds.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603301253 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledBabord_o gestion_leds.vhd(95) " "Inferred latch for \"ledBabord_o\" at gestion_leds.vhd(95)" {  } { { "gestion_leds.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603301253 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_leds:gestion_leds_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_buttons soc_buttons:buttons " "Elaborating entity \"soc_buttons\" for hierarchy \"soc_buttons:buttons\"" {  } { { "soc/synthesis/soc.vhd" "buttons" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603301421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu soc_cpu:cpu " "Elaborating entity \"soc_cpu\" for hierarchy \"soc_cpu:cpu\"" {  } { { "soc/synthesis/soc.vhd" "cpu" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603301453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu soc_cpu:cpu\|soc_cpu_cpu:cpu " "Elaborating entity \"soc_cpu_cpu\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\"" {  } { { "soc/synthesis/submodules/soc_cpu.v" "cpu" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603301484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_test_bench soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_test_bench:the_soc_cpu_cpu_test_bench " "Elaborating entity \"soc_cpu_cpu_test_bench\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_test_bench:the_soc_cpu_cpu_test_bench\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "the_soc_cpu_cpu_test_bench" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603301591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_register_bank_a_module soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a " "Elaborating entity \"soc_cpu_cpu_register_bank_a_module\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "soc_cpu_cpu_register_bank_a" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603301638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603301825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603301856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603301856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603301856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603301856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603301856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603301856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603301856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603301856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603301856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603301856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603301856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603301856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603301856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603301856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603301856 ""}  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670603301856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603301954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603301954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_register_bank_a_module:soc_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603301962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_register_bank_b_module soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_register_bank_b_module:soc_cpu_cpu_register_bank_b " "Elaborating entity \"soc_cpu_cpu_register_bank_b_module\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_register_bank_b_module:soc_cpu_cpu_register_bank_b\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "soc_cpu_cpu_register_bank_b" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_nios2_oci soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci " "Elaborating entity \"soc_cpu_cpu_nios2_oci\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "the_soc_cpu_cpu_nios2_oci" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_nios2_oci_debug soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug " "Elaborating entity \"soc_cpu_cpu_nios2_oci_debug\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "the_soc_cpu_cpu_nios2_oci_debug" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_debug:the_soc_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603302396 ""}  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670603302396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_nios2_oci_break soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_break:the_soc_cpu_cpu_nios2_oci_break " "Elaborating entity \"soc_cpu_cpu_nios2_oci_break\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_break:the_soc_cpu_cpu_nios2_oci_break\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "the_soc_cpu_cpu_nios2_oci_break" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_nios2_oci_xbrk soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_xbrk:the_soc_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"soc_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_xbrk:the_soc_cpu_cpu_nios2_oci_xbrk\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "the_soc_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_nios2_oci_dbrk soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_dbrk:the_soc_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"soc_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_dbrk:the_soc_cpu_cpu_nios2_oci_dbrk\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "the_soc_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_nios2_oci_itrace soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_itrace:the_soc_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"soc_cpu_cpu_nios2_oci_itrace\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_itrace:the_soc_cpu_cpu_nios2_oci_itrace\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "the_soc_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_nios2_oci_dtrace soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_dtrace:the_soc_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"soc_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_dtrace:the_soc_cpu_cpu_nios2_oci_dtrace\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "the_soc_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_nios2_oci_td_mode soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_dtrace:the_soc_cpu_cpu_nios2_oci_dtrace\|soc_cpu_cpu_nios2_oci_td_mode:soc_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"soc_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_dtrace:the_soc_cpu_cpu_nios2_oci_dtrace\|soc_cpu_cpu_nios2_oci_td_mode:soc_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "soc_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_nios2_oci_fifo soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_fifo:the_soc_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"soc_cpu_cpu_nios2_oci_fifo\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_fifo:the_soc_cpu_cpu_nios2_oci_fifo\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "the_soc_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_nios2_oci_compute_input_tm_cnt soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_fifo:the_soc_cpu_cpu_nios2_oci_fifo\|soc_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_soc_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"soc_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_fifo:the_soc_cpu_cpu_nios2_oci_fifo\|soc_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_soc_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "the_soc_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_nios2_oci_fifo_wrptr_inc soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_fifo:the_soc_cpu_cpu_nios2_oci_fifo\|soc_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_soc_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"soc_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_fifo:the_soc_cpu_cpu_nios2_oci_fifo\|soc_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_soc_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "the_soc_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_nios2_oci_fifo_cnt_inc soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_fifo:the_soc_cpu_cpu_nios2_oci_fifo\|soc_cpu_cpu_nios2_oci_fifo_cnt_inc:the_soc_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"soc_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_fifo:the_soc_cpu_cpu_nios2_oci_fifo\|soc_cpu_cpu_nios2_oci_fifo_cnt_inc:the_soc_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "the_soc_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_nios2_oci_pib soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_pib:the_soc_cpu_cpu_nios2_oci_pib " "Elaborating entity \"soc_cpu_cpu_nios2_oci_pib\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_pib:the_soc_cpu_cpu_nios2_oci_pib\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "the_soc_cpu_cpu_nios2_oci_pib" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_nios2_oci_im soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_im:the_soc_cpu_cpu_nios2_oci_im " "Elaborating entity \"soc_cpu_cpu_nios2_oci_im\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_oci_im:the_soc_cpu_cpu_nios2_oci_im\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "the_soc_cpu_cpu_nios2_oci_im" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_nios2_avalon_reg soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"soc_cpu_cpu_nios2_avalon_reg\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_avalon_reg:the_soc_cpu_cpu_nios2_avalon_reg\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "the_soc_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_nios2_ocimem soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem " "Elaborating entity \"soc_cpu_cpu_nios2_ocimem\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "the_soc_cpu_cpu_nios2_ocimem" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_ociram_sp_ram_module soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem\|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram " "Elaborating entity \"soc_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem\|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "soc_cpu_cpu_ociram_sp_ram" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem\|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem\|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem\|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem\|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603302983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem\|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem\|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603302983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603302983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603302983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603302983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603302983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603302983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603302983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603302983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603302983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603302983 ""}  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670603302983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603303110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603303110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem\|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_nios2_ocimem:the_soc_cpu_cpu_nios2_ocimem\|soc_cpu_cpu_ociram_sp_ram_module:soc_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603303128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_debug_slave_wrapper soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"soc_cpu_cpu_debug_slave_wrapper\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "the_soc_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603303207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_debug_slave_tck soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck " "Elaborating entity \"soc_cpu_cpu_debug_slave_tck\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\|soc_cpu_cpu_debug_slave_tck:the_soc_cpu_cpu_debug_slave_tck\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" "the_soc_cpu_cpu_debug_slave_tck" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603303236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_cpu_cpu_debug_slave_sysclk soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"soc_cpu_cpu_debug_slave_sysclk\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\|soc_cpu_cpu_debug_slave_sysclk:the_soc_cpu_cpu_debug_slave_sysclk\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" "the_soc_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603303329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" "soc_cpu_cpu_debug_slave_phy" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603303471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy\"" {  } { { "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603303471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603303487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603303487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603303487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603303487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603303487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603303487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603303487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603303487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603303487 ""}  } { { "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670603303487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603303503 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603303532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603303723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_cpu:cpu\|soc_cpu_cpu:cpu\|soc_cpu_cpu_nios2_oci:the_soc_cpu_cpu_nios2_oci\|soc_cpu_cpu_debug_slave_wrapper:the_soc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603304068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_jtag_uart soc_jtag_uart:jtag_uart " "Elaborating entity \"soc_jtag_uart\" for hierarchy \"soc_jtag_uart:jtag_uart\"" {  } { { "soc/synthesis/soc.vhd" "jtag_uart" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603304216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_jtag_uart_scfifo_w soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w " "Elaborating entity \"soc_jtag_uart_scfifo_w\" for hierarchy \"soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w\"" {  } { { "soc/synthesis/submodules/soc_jtag_uart.v" "the_soc_jtag_uart_scfifo_w" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603304263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc/synthesis/submodules/soc_jtag_uart.v" "wfifo" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603304603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc/synthesis/submodules/soc_jtag_uart.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603304618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603304618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603304618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603304618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603304618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603304618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603304618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603304618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603304618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603304618 ""}  } { { "soc/synthesis/submodules/soc_jtag_uart.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670603304618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603304697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603304697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603304697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603304760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603304760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603304774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603304837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603304837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603304860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603304942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603304942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603304960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603305085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603305085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603305101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603305209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603305209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_w:the_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603305209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_jtag_uart_scfifo_r soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_r:the_soc_jtag_uart_scfifo_r " "Elaborating entity \"soc_jtag_uart_scfifo_r\" for hierarchy \"soc_jtag_uart:jtag_uart\|soc_jtag_uart_scfifo_r:the_soc_jtag_uart_scfifo_r\"" {  } { { "soc/synthesis/submodules/soc_jtag_uart.v" "the_soc_jtag_uart_scfifo_r" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603305293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc/synthesis/submodules/soc_jtag_uart.v" "soc_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603305744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc/synthesis/submodules/soc_jtag_uart.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603305778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305778 ""}  } { { "soc/synthesis/submodules/soc_jtag_uart.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670603305778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603305812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603305853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_leds soc_leds:leds " "Elaborating entity \"soc_leds\" for hierarchy \"soc_leds:leds\"" {  } { { "soc/synthesis/soc.vhd" "leds" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603305883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_ram soc_ram:ram " "Elaborating entity \"soc_ram\" for hierarchy \"soc_ram:ram\"" {  } { { "soc/synthesis/soc.vhd" "ram" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603305902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "soc/synthesis/submodules/soc_ram.v" "the_altsyncram" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_ram.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603305930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "soc/synthesis/submodules/soc_ram.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_ram.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603305960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603305960 ""}  } { { "soc/synthesis/submodules/soc_ram.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_ram.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670603305960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a712.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a712.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a712 " "Found entity 1: altsyncram_a712" {  } { { "db/altsyncram_a712.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/altsyncram_a712.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603306061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603306061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a712 soc_ram:ram\|altsyncram:the_altsyncram\|altsyncram_a712:auto_generated " "Elaborating entity \"altsyncram_a712\" for hierarchy \"soc_ram:ram\|altsyncram:the_altsyncram\|altsyncram_a712:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603306061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0 soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_mm_interconnect_0\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc/synthesis/soc.vhd" "mm_interconnect_0" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603306161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603306488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603306509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603306533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bus_avalon_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bus_avalon_0_avalon_slave_0_translator\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "bus_avalon_0_avalon_slave_0_translator" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603306584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603306616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buttons_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buttons_s1_translator\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "buttons_s1_translator" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603306638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s2_translator\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "ram_s2_translator" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603306699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603306725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 1516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603306763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 1600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603306793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603306823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 1641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603306849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router:router " "Elaborating entity \"soc_mm_interconnect_0_router\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router:router\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "router" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 2657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603307063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_default_decode soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router:router\|soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router:router\|soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603307091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_001 soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"soc_mm_interconnect_0_router_001\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_001:router_001\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603307116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_001_default_decode soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_001:router_001\|soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_001:router_001\|soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603307148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_002 soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_mm_interconnect_0_router_002\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_002:router_002\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 2689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603307165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_002_default_decode soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_002:router_002\|soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_002:router_002\|soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603307190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_006 soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"soc_mm_interconnect_0_router_006\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_006:router_006\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "router_006" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 2753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603307239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_006_default_decode soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_006:router_006\|soc_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"soc_mm_interconnect_0_router_006_default_decode\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_006:router_006\|soc_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603307263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_010 soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"soc_mm_interconnect_0_router_010\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_010:router_010\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "router_010" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 2817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603307339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_010_default_decode soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_010:router_010\|soc_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"soc_mm_interconnect_0_router_010_default_decode\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_010:router_010\|soc_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603307371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_cmd_demux soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 2876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603307416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_cmd_demux_001 soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603307472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_cmd_mux soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 2916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603307517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_cmd_mux_004 soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"soc_mm_interconnect_0_cmd_mux_004\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 2990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603307577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603307625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603307673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_rsp_demux soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 3075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603307753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_rsp_mux soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 3276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603307873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603307956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603307981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_rsp_mux_001 soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603308023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603308071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_avalon_st_adapter soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603308119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603308160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_irq_mapper soc_irq_mapper:irq_mapper " "Elaborating entity \"soc_irq_mapper\" for hierarchy \"soc_irq_mapper:irq_mapper\"" {  } { { "soc/synthesis/soc.vhd" "irq_mapper" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603308309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_rst_controller soc_rst_controller:rst_controller " "Elaborating entity \"soc_rst_controller\" for hierarchy \"soc_rst_controller:rst_controller\"" {  } { { "soc/synthesis/soc.vhd" "rst_controller" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603308321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "soc/synthesis/soc_rst_controller.vhd" "rst_controller" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603308342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603308377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603308404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_rst_controller_001 soc_rst_controller_001:rst_controller_001 " "Elaborating entity \"soc_rst_controller_001\" for hierarchy \"soc_rst_controller_001:rst_controller_001\"" {  } { { "soc/synthesis/soc.vhd" "rst_controller_001" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603308428 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req soc_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at soc_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/synthesis/soc_rst_controller_001.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670603308428 "|soc|soc_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "soc/synthesis/soc_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603308460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ja24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ja24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ja24 " "Found entity 1: altsyncram_ja24" {  } { { "db/altsyncram_ja24.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/altsyncram_ja24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603312523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603312523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603313067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603313067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603313348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603313348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603313725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603313725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603313822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603313822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603314045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603314045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603314306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603314306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603314386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603314386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603314603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603314603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603314688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603314688 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603315318 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670603315533 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.09.17:28:41 Progress: Loading sldd32419e8/alt_sld_fab_wrapper_hw.tcl " "2022.12.09.17:28:41 Progress: Loading sldd32419e8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603321786 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603325535 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603325793 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603328658 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603328774 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603328903 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603329055 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603329071 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603329071 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670603329818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd32419e8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd32419e8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd32419e8/alt_sld_fab.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/ip/sldd32419e8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603330123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603330123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603330249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603330249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603330265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603330265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603330376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603330376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603330501 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603330501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603330501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/ip/sldd32419e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603330585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603330585 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|conversion_degres:conversion_degres_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|conversion_degres:conversion_degres_inst\|Div0\"" {  } { { "conversion_degres.vhd" "Div0" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/conversion_degres.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670603334168 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670603334168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|conversion_degres:conversion_degres_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|conversion_degres:conversion_degres_inst\|lpm_divide:Div0\"" {  } { { "conversion_degres.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/conversion_degres.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603334298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|conversion_degres:conversion_degres_inst\|lpm_divide:Div0 " "Instantiated megafunction \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|conversion_degres:conversion_degres_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603334298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603334298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603334298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670603334298 ""}  } { { "conversion_degres.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/conversion_degres.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670603334298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603334363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603334363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603334434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603334434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603334531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603334531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603334675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603334675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603334808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603334808 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670603335384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|gestion_bip:gestion_led_mode_auto_babord_inst\|activation_bip " "Latch bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|gestion_bip:gestion_led_mode_auto_babord_inst\|activation_bip has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|gestion_bip:gestion_led_mode_auto_babord_inst\|edge_detector:edge_detector_1_sec_inst\|re_o " "Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|gestion_bip:gestion_led_mode_auto_babord_inst\|edge_detector:edge_detector_1_sec_inst\|re_o" {  } { { "edge_detector.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "gestion_bip.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|allume_led_stby " "Latch bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|allume_led_stby has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|edge_detector:edge_detector_05_sec_inst\|re_o " "Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|edge_detector:edge_detector_05_sec_inst\|re_o" {  } { { "edge_detector.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "gestion_leds.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|ledTribord_o " "Latch bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|ledTribord_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon_f7_0_conduit_end_bp_tribord_i " "Ports D and ENA on the latch are fed by the same signal bus_avalon_f7_0_conduit_end_bp_tribord_i" {  } { { "soc/synthesis/soc.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "gestion_leds.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_bip:gestion_bip_inst\|activation_bip " "Latch bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_bip:gestion_bip_inst\|activation_bip has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_bip:gestion_bip_inst\|edge_detector:edge_detector_1_sec_inst\|re_o " "Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_bip:gestion_bip_inst\|edge_detector:edge_detector_1_sec_inst\|re_o" {  } { { "edge_detector.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "gestion_bip.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|next_st.st_STBY_650 " "Latch bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|next_st.st_STBY_650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|current_st.st_STBY_babord " "Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|current_st.st_STBY_babord" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|next_st.st_AUTO_620 " "Latch bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|next_st.st_AUTO_620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|current_st.st_STBY_babord " "Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|current_st.st_STBY_babord" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|next_st.st_STBY_babord_590 " "Latch bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|next_st.st_STBY_babord_590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon_f7_0_conduit_end_bp_babord_i " "Ports D and ENA on the latch are fed by the same signal bus_avalon_f7_0_conduit_end_bp_babord_i" {  } { { "soc/synthesis/soc.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|next_st.st_STBY_tribord_560 " "Latch bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|next_st.st_STBY_tribord_560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon_f7_0_conduit_end_bp_babord_i " "Ports D and ENA on the latch are fed by the same signal bus_avalon_f7_0_conduit_end_bp_babord_i" {  } { { "soc/synthesis/soc.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|next_st.st_AUTO_babord_1_530 " "Latch bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|next_st.st_AUTO_babord_1_530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|current_st.st_AUTO " "Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|current_st.st_AUTO" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|next_st.st_AUTO_tribord_1_500 " "Latch bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|next_st.st_AUTO_tribord_1_500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|current_st.st_AUTO " "Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|current_st.st_AUTO" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|next_st.st_AUTO_babord_10_470 " "Latch bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|next_st.st_AUTO_babord_10_470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|current_st.st_AUTO " "Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|current_st.st_AUTO" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|next_st.st_AUTO_tribord_10_440 " "Latch bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|next_st.st_AUTO_tribord_10_440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|current_st.st_AUTO " "Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\|current_st.st_AUTO" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|gestion_bip:gestion_led_mode_auto_babord_inst\|attente_bip " "Latch bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|gestion_bip:gestion_led_mode_auto_babord_inst\|attente_bip has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|gestion_bip:gestion_led_mode_auto_babord_inst\|edge_detector:edge_detector_05_sec_inst\|re_o " "Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|gestion_bip:gestion_led_mode_auto_babord_inst\|edge_detector:edge_detector_05_sec_inst\|re_o" {  } { { "edge_detector.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "gestion_bip.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_bip:gestion_bip_inst\|temp_choix_btn " "Latch bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_bip:gestion_bip_inst\|temp_choix_btn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_bip:gestion_bip_inst\|edge_detector:edge_detector_05_sec_inst\|re_o " "Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_bip:gestion_bip_inst\|edge_detector:edge_detector_05_sec_inst\|re_o" {  } { { "edge_detector.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "gestion_bip.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|eteind_led_stby " "Latch bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|eteind_led_stby has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|edge_detector:edge_detector_05_sec_inst\|re_o " "Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|edge_detector:edge_detector_05_sec_inst\|re_o" {  } { { "edge_detector.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "gestion_leds.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_bip:gestion_bip_inst\|attente_bip " "Latch bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_bip:gestion_bip_inst\|attente_bip has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_bip:gestion_bip_inst\|edge_detector:edge_detector_05_sec_inst\|re_o " "Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_bip:gestion_bip_inst\|edge_detector:edge_detector_05_sec_inst\|re_o" {  } { { "edge_detector.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "gestion_bip.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|gestion_bip:gestion_led_mode_auto_babord_inst\|temp_choix_btn " "Latch bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|gestion_bip:gestion_led_mode_auto_babord_inst\|temp_choix_btn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|gestion_bip:gestion_led_mode_auto_babord_inst\|edge_detector:edge_detector_05_sec_inst\|re_o " "Ports D and ENA on the latch are fed by the same signal bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_leds:gestion_leds_inst\|gestion_bip:gestion_led_mode_auto_babord_inst\|edge_detector:edge_detector_05_sec_inst\|re_o" {  } { { "edge_detector.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "gestion_bip.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd" 80 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|def_etats:def_etats_inst\|next_st.st_continu_169 " "Latch bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|def_etats:def_etats_inst\|next_st.st_continu_169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|def_etats:def_etats_inst\|current_st.st_stop_aq " "Ports D and ENA on the latch are fed by the same signal bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|def_etats:def_etats_inst\|current_st.st_stop_aq" {  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|def_etats:def_etats_inst\|next_st.st_acquisition_135 " "Latch bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|def_etats:def_etats_inst\|next_st.st_acquisition_135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon:bus_avalon_0\|start_stop " "Ports D and ENA on the latch are fed by the same signal bus_avalon:bus_avalon_0\|start_stop" {  } { { "soc/synthesis/submodules/bus_avalon.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon_f2:bus_avalon_f2_0\|ConversionVitesseVent:anemometre_inst\|def_etats:def_etats_inst\|next_st.st_continu_169 " "Latch bus_avalon_f2:bus_avalon_f2_0\|ConversionVitesseVent:anemometre_inst\|def_etats:def_etats_inst\|next_st.st_continu_169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon_f2:bus_avalon_f2_0\|ConversionVitesseVent:anemometre_inst\|def_etats:def_etats_inst\|current_st.st_stop_aq " "Ports D and ENA on the latch are fed by the same signal bus_avalon_f2:bus_avalon_f2_0\|ConversionVitesseVent:anemometre_inst\|def_etats:def_etats_inst\|current_st.st_stop_aq" {  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon_f2:bus_avalon_f2_0\|ConversionVitesseVent:anemometre_inst\|def_etats:def_etats_inst\|next_st.st_acquisition_135 " "Latch bus_avalon_f2:bus_avalon_f2_0\|ConversionVitesseVent:anemometre_inst\|def_etats:def_etats_inst\|next_st.st_acquisition_135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon_f2:bus_avalon_f2_0\|start_stop " "Ports D and ENA on the latch are fed by the same signal bus_avalon_f2:bus_avalon_f2_0\|start_stop" {  } { { "soc/synthesis/submodules/bus_avalon_f2.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f2.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|def_etats:def_etats_inst\|next_st.st_stop_aq_118 " "Latch bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|def_etats:def_etats_inst\|next_st.st_stop_aq_118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon:bus_avalon_0\|start_stop " "Ports D and ENA on the latch are fed by the same signal bus_avalon:bus_avalon_0\|start_stop" {  } { { "soc/synthesis/submodules/bus_avalon.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_avalon_f2:bus_avalon_f2_0\|ConversionVitesseVent:anemometre_inst\|def_etats:def_etats_inst\|next_st.st_stop_aq_118 " "Latch bus_avalon_f2:bus_avalon_f2_0\|ConversionVitesseVent:anemometre_inst\|def_etats:def_etats_inst\|next_st.st_stop_aq_118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bus_avalon_f2:bus_avalon_f2_0\|start_stop " "Ports D and ENA on the latch are fed by the same signal bus_avalon_f2:bus_avalon_f2_0\|start_stop" {  } { { "soc/synthesis/submodules/bus_avalon_f2.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f2.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670603335564 ""}  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670603335564 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "soc/synthesis/submodules/soc_jtag_uart.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v" 352 -1 0 } } { "soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2878 -1 0 } } { "soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 3500 -1 0 } } { "soc/synthesis/submodules/soc_jtag_uart.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2099 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670603335580 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670603335581 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603336802 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "80 " "80 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670603338429 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/output_files/TP_voilier.map.smsg " "Generated suppressed messages file C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/output_files/TP_voilier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603339232 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 32 103 0 0 71 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 32 of its 103 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 71 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1670603343534 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670603343624 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603343624 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3883 " "Implemented 3883 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670603344203 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670603344203 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3679 " "Implemented 3679 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670603344203 ""} { "Info" "ICUT_CUT_TM_RAMS" "179 " "Implemented 179 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670603344203 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670603344203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4930 " "Peak virtual memory: 4930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670603344293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 17:29:04 2022 " "Processing ended: Fri Dec 09 17:29:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670603344293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670603344293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670603344293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603344293 ""}
