VerilogExercise
===============

Verilog Exercises for University
