Verilator Tree Dump (format 0x3900) from <e455> to <e533>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561a2c40 <e257> {c1ai}  __024root  L1 [P] [1ps]
    1:1: CELLINLINE 0x55555619c620 <e328> {c1ai}  register1 -> register1 [scopep=0x5555561ac860]
    1:2: VAR 0x5555561a2ec0 <e261> {c2ai} @dt=0x55555619a210@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a3260 <e266> {c2ao} @dt=0x55555619a210@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a3600 <e272> {c2at} @dt=0x55555619a210@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a39a0 <e278> {c2ay} @dt=0x55555619a210@(G/w1)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a70a0 <e284> {c3an} @dt=0x55555619a210@(G/w1)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a8e20 <e375> {c2ai} @dt=0x55555619a210@(G/w1)  register1__DOT__load [VSTATIC]  PORT
    1:2: VAR 0x5555561a8fa0 <e163> {c2ao} @dt=0x55555619a210@(G/w1)  register1__DOT__clr [VSTATIC]  PORT
    1:2: VAR 0x5555561a9120 <e171> {c2at} @dt=0x55555619a210@(G/w1)  register1__DOT__clk [VSTATIC]  PORT
    1:2: VAR 0x5555561a92a0 <e179> {c2ay} @dt=0x55555619a210@(G/w1)  register1__DOT__inp [VSTATIC]  PORT
    1:2: VAR 0x5555561a9420 <e228> {c3an} @dt=0x55555619a210@(G/w1)  register1__DOT__q [VSTATIC]  PORT
    1:2: TOPSCOPE 0x5555561ac960 <e458#> {c1ai}
    1:2:2: SCOPE 0x5555561ac860 <e456#> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x5555561a2c40]
    1:2:2:1: VARSCOPE 0x5555561aca20 <e460#> {c2ai} @dt=0x55555619a210@(G/w1)  TOP->load -> VAR 0x5555561a2ec0 <e261> {c2ai} @dt=0x55555619a210@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561acb00 <e463#> {c2ao} @dt=0x55555619a210@(G/w1)  TOP->clr -> VAR 0x5555561a3260 <e266> {c2ao} @dt=0x55555619a210@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561acbe0 <e466#> {c2at} @dt=0x55555619a210@(G/w1)  TOP->clk -> VAR 0x5555561a3600 <e272> {c2at} @dt=0x55555619a210@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561accc0 <e469#> {c2ay} @dt=0x55555619a210@(G/w1)  TOP->inp -> VAR 0x5555561a39a0 <e278> {c2ay} @dt=0x55555619a210@(G/w1)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561acde0 <e472#> {c3an} @dt=0x55555619a210@(G/w1)  TOP->q -> VAR 0x5555561a70a0 <e284> {c3an} @dt=0x55555619a210@(G/w1)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561ae080 <e479#> {c2ai} @dt=0x55555619a210@(G/w1)  TOP->register1__DOT__load -> VAR 0x5555561a8e20 <e375> {c2ai} @dt=0x55555619a210@(G/w1)  register1__DOT__load [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561ae1a0 <e482#> {c2ao} @dt=0x55555619a210@(G/w1)  TOP->register1__DOT__clr -> VAR 0x5555561a8fa0 <e163> {c2ao} @dt=0x55555619a210@(G/w1)  register1__DOT__clr [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561ae2c0 <e485#> {c2at} @dt=0x55555619a210@(G/w1)  TOP->register1__DOT__clk -> VAR 0x5555561a9120 <e171> {c2at} @dt=0x55555619a210@(G/w1)  register1__DOT__clk [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561ae3e0 <e488#> {c2ay} @dt=0x55555619a210@(G/w1)  TOP->register1__DOT__inp -> VAR 0x5555561a92a0 <e179> {c2ay} @dt=0x55555619a210@(G/w1)  register1__DOT__inp [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561ae500 <e491#> {c3an} @dt=0x55555619a210@(G/w1)  TOP->register1__DOT__q -> VAR 0x5555561a9420 <e228> {c3an} @dt=0x55555619a210@(G/w1)  register1__DOT__q [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561acf00 <e337> {c2ai} @dt=0x55555619a210@(G/w1)
    1:2:2:2:1: VARREF 0x5555561acfc0 <e334> {c2ai} @dt=0x55555619a210@(G/w1)  load [RV] <- VARSCOPE 0x5555561aca20 <e460#> {c2ai} @dt=0x55555619a210@(G/w1)  TOP->load -> VAR 0x5555561a2ec0 <e261> {c2ai} @dt=0x55555619a210@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561ad0e0 <e335> {c2ai} @dt=0x55555619a210@(G/w1)  load [LV] => VARSCOPE 0x5555561ae080 <e479#> {c2ai} @dt=0x55555619a210@(G/w1)  TOP->register1__DOT__load -> VAR 0x5555561a8e20 <e375> {c2ai} @dt=0x55555619a210@(G/w1)  register1__DOT__load [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561ad280 <e473#> {c2ao} @dt=0x55555619a210@(G/w1)
    1:2:2:2:1: VARREF 0x5555561ad340 <e343> {c2ao} @dt=0x55555619a210@(G/w1)  clr [RV] <- VARSCOPE 0x5555561acb00 <e463#> {c2ao} @dt=0x55555619a210@(G/w1)  TOP->clr -> VAR 0x5555561a3260 <e266> {c2ao} @dt=0x55555619a210@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561ad460 <e344> {c2ao} @dt=0x55555619a210@(G/w1)  clr [LV] => VARSCOPE 0x5555561ae1a0 <e482#> {c2ao} @dt=0x55555619a210@(G/w1)  TOP->register1__DOT__clr -> VAR 0x5555561a8fa0 <e163> {c2ao} @dt=0x55555619a210@(G/w1)  register1__DOT__clr [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561ad600 <e474#> {c2at} @dt=0x55555619a210@(G/w1)
    1:2:2:2:1: VARREF 0x5555561ad6c0 <e352> {c2at} @dt=0x55555619a210@(G/w1)  clk [RV] <- VARSCOPE 0x5555561acbe0 <e466#> {c2at} @dt=0x55555619a210@(G/w1)  TOP->clk -> VAR 0x5555561a3600 <e272> {c2at} @dt=0x55555619a210@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561ad7e0 <e353> {c2at} @dt=0x55555619a210@(G/w1)  clk [LV] => VARSCOPE 0x5555561ae2c0 <e485#> {c2at} @dt=0x55555619a210@(G/w1)  TOP->register1__DOT__clk -> VAR 0x5555561a9120 <e171> {c2at} @dt=0x55555619a210@(G/w1)  register1__DOT__clk [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561ad980 <e475#> {c2ay} @dt=0x55555619a210@(G/w1)
    1:2:2:2:1: VARREF 0x5555561ada40 <e361> {c2ay} @dt=0x55555619a210@(G/w1)  inp [RV] <- VARSCOPE 0x5555561accc0 <e469#> {c2ay} @dt=0x55555619a210@(G/w1)  TOP->inp -> VAR 0x5555561a39a0 <e278> {c2ay} @dt=0x55555619a210@(G/w1)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561adb60 <e362> {c2ay} @dt=0x55555619a210@(G/w1)  inp [LV] => VARSCOPE 0x5555561ae3e0 <e488#> {c2ay} @dt=0x55555619a210@(G/w1)  TOP->register1__DOT__inp -> VAR 0x5555561a92a0 <e179> {c2ay} @dt=0x55555619a210@(G/w1)  register1__DOT__inp [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561add00 <e476#> {c3an} @dt=0x55555619a210@(G/w1)
    1:2:2:2:1: VARREF 0x5555561addc0 <e370> {c3an} @dt=0x55555619a210@(G/w1)  q [RV] <- VARSCOPE 0x5555561acde0 <e472#> {c3an} @dt=0x55555619a210@(G/w1)  TOP->q -> VAR 0x5555561a70a0 <e284> {c3an} @dt=0x55555619a210@(G/w1)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561adee0 <e371> {c3an} @dt=0x55555619a210@(G/w1)  q [LV] => VARSCOPE 0x5555561ae500 <e491#> {c3an} @dt=0x55555619a210@(G/w1)  TOP->register1__DOT__q -> VAR 0x5555561a9420 <e228> {c3an} @dt=0x55555619a210@(G/w1)  register1__DOT__q [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x5555561ae620 <e492#> {c5ac}
    1:2:2:2:1: SENTREE 0x5555561ae6e0 <e97> {c5aj}
    1:2:2:2:1:1: SENITEM 0x5555561ae7a0 <e42> {c5al} [POS]
    1:2:2:2:1:1:1: VARREF 0x5555561ae860 <e183> {c5at} @dt=0x55555619a210@(G/w1)  clk [RV] <- VARSCOPE 0x5555561acbe0 <e466#> {c2at} @dt=0x55555619a210@(G/w1)  TOP->clk -> VAR 0x5555561a3600 <e272> {c2at} @dt=0x55555619a210@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x5555561ae980 <e99> {c6ad}
    1:2:2:2:2:1: VARREF 0x5555561aea50 <e419> {c6ah} @dt=0x55555619a210@(G/w1)  clr [RV] <- VARSCOPE 0x5555561acb00 <e463#> {c2ao} @dt=0x55555619a210@(G/w1)  TOP->clr -> VAR 0x5555561a3260 <e266> {c2ao} @dt=0x55555619a210@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: ASSIGNDLY 0x5555561aeb70 <e240> {c7ag} @dt=0x55555619a210@(G/w1)
    1:2:2:2:2:2:1: CONST 0x5555561aec30 <e238> {c7aj} @dt=0x55555619a210@(G/w1)  1'h0
    1:2:2:2:2:2:2: VARREF 0x5555561aed70 <e239> {c7ae} @dt=0x55555619a210@(G/w1)  q [LV] => VARSCOPE 0x5555561acde0 <e472#> {c3an} @dt=0x55555619a210@(G/w1)  TOP->q -> VAR 0x5555561a70a0 <e284> {c3an} @dt=0x55555619a210@(G/w1)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3: IF 0x5555561aee90 <e83> {c8ai}
    1:2:2:2:2:3:1: VARREF 0x5555561aef60 <e425> {c8am} @dt=0x55555619a210@(G/w1)  load [RV] <- VARSCOPE 0x5555561aca20 <e460#> {c2ai} @dt=0x55555619a210@(G/w1)  TOP->load -> VAR 0x5555561a2ec0 <e261> {c2ai} @dt=0x55555619a210@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2: ASSIGNDLY 0x5555561af080 <e252> {c9ag} @dt=0x55555619a210@(G/w1)
    1:2:2:2:2:3:2:1: VARREF 0x5555561af140 <e200> {c9aj} @dt=0x55555619a210@(G/w1)  inp [RV] <- VARSCOPE 0x5555561accc0 <e469#> {c2ay} @dt=0x55555619a210@(G/w1)  TOP->inp -> VAR 0x5555561a39a0 <e278> {c2ay} @dt=0x55555619a210@(G/w1)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:2: VARREF 0x5555561af260 <e251> {c9ae} @dt=0x55555619a210@(G/w1)  q [LV] => VARSCOPE 0x5555561acde0 <e472#> {c3an} @dt=0x55555619a210@(G/w1)  TOP->q -> VAR 0x5555561a70a0 <e284> {c3an} @dt=0x55555619a210@(G/w1)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x55555619a210 <e55> {c6al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55555619a210 <e55> {c6al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556189960]
