============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Oct 29 2024  12:00:46 pm
  Module:                 alu
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: VIOLATED Late External Delay Assertion
Endpoint:   carry_out16 (v) checked with leading edge of 'func_clk'
Beginpoint: cin         (v) triggered by leading edge of 'func_clk'
Other End Arrival Time           1000
- External Delay                  600
= Required Time                   400
- Arrival Time                    853
= Slack Time                     -453
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
----------------------------------------------------------------------------------------
               Pin             Edge    Cell    Fanout Load Slew Delay  Arrival Required 
                                                      (fF) (ps)  (ps) Time(ps) Time(ps) 
----------------------------------------------------------------------------------------
       cin                     v                    3  0.9    0    +0      400      -53 
       carry_unit1/g740/B      v                                   +0      400      -53 
       carry_unit1/g740/Y      ^     NAND2BX1       1  0.4   27   +16      416      -38 
       carry_unit1/g736/B      ^                                   +0      416      -38 
       carry_unit1/g736/Y      v     NAND2X1        3  0.9   88   +71      486       34 
       carry_unit2/g723/B      v                                   +0      486       34 
       carry_unit2/g723/Y      ^     NAND2BX1       1  0.8   44   +70      557      104 
       carry_unit2/g719/B      ^                                   +0      557      104 
       carry_unit2/g719/Y      v     NAND2X2        3  1.3   81   +71      628      175 
       carry_unit3/g724/B      v                                   +0      628      175 
       carry_unit3/g724/Y      ^     NAND2BX2       1  0.8   32   +57      685      232 
       carry_unit3/g720/B      ^                                   +0      685      232 
       carry_unit3/g720/Y      v     NAND2X2        3  0.9   70   +59      744      291 
       carry_unit4/g748/A      v                                   +0      744      291 
       carry_unit4/g748/Y      ^     INVX1          1  0.4   27   +53      797      344 
       carry_unit4/g739/A1     ^                                   +0      797      344 
       carry_unit4/g739/Y      v     OAI21X1        1  0.0   59   +56      853      400 
       carry_out16         <<< v                                   +0      853      400 
----------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
