# 2-bit Adder to Seven Segment Display

This is an implementation of a 2-bit ripple carry adder in System Verilog. 
Two full adders were used to make the 2-bit ripple carry adder.

<p align="center">
<img src = "https://www.cs.hmc.edu/csforall/_images/adder.PNG"/>
</p>

The sum is displayed on a BCD-to-seven-segment decoder.  

<p align="center">
<img src = "images/7seg.png"/>
</p>
