[2025-09-17 01:36:06] START suite=qualcomm_srv trace=srv646_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv646_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2645376 heartbeat IPC: 3.78 cumulative IPC: 3.78 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5045287 heartbeat IPC: 4.167 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5045287 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5045287 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 13413182 heartbeat IPC: 1.195 cumulative IPC: 1.195 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 21881742 heartbeat IPC: 1.181 cumulative IPC: 1.188 (Simulation time: 00 hr 03 min 21 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 30118387 heartbeat IPC: 1.214 cumulative IPC: 1.197 (Simulation time: 00 hr 04 min 25 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 38529110 heartbeat IPC: 1.189 cumulative IPC: 1.195 (Simulation time: 00 hr 05 min 31 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 46908518 heartbeat IPC: 1.193 cumulative IPC: 1.194 (Simulation time: 00 hr 06 min 37 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 55174988 heartbeat IPC: 1.21 cumulative IPC: 1.197 (Simulation time: 00 hr 07 min 43 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 63556559 heartbeat IPC: 1.193 cumulative IPC: 1.196 (Simulation time: 00 hr 08 min 47 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 71927072 heartbeat IPC: 1.195 cumulative IPC: 1.196 (Simulation time: 00 hr 09 min 53 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv646_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000011 cycles: 80251664 heartbeat IPC: 1.201 cumulative IPC: 1.197 (Simulation time: 00 hr 10 min 59 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 83783291 cumulative IPC: 1.194 (Simulation time: 00 hr 12 min 09 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 83783291 cumulative IPC: 1.194 (Simulation time: 00 hr 12 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv646_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.194 instructions: 100000001 cycles: 83783291
CPU 0 Branch Prediction Accuracy: 91.58% MPKI: 14.85 Average ROB Occupancy at Mispredict: 27.81
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2815
BRANCH_INDIRECT: 0.4214
BRANCH_CONDITIONAL: 12.48
BRANCH_DIRECT_CALL: 0.7046
BRANCH_INDIRECT_CALL: 0.5107
BRANCH_RETURN: 0.4477


====Backend Stall Breakdown====
ROB_STALL: 172403
LQ_STALL: 0
SQ_STALL: 549361


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 140.40741
REPLAY_LOAD: 76.121216
NON_REPLAY_LOAD: 16.736517

== Total ==
ADDR_TRANS: 18955
REPLAY_LOAD: 12560
NON_REPLAY_LOAD: 140888

== Counts ==
ADDR_TRANS: 135
REPLAY_LOAD: 165
NON_REPLAY_LOAD: 8418

cpu0->cpu0_STLB TOTAL        ACCESS:    1751912 HIT:    1746537 MISS:       5375 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1751912 HIT:    1746537 MISS:       5375 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 198.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7624239 HIT:    6724923 MISS:     899316 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6174814 HIT:    5444549 MISS:     730265 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     536727 HIT:     388554 MISS:     148173 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     902915 HIT:     890776 MISS:      12139 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9783 HIT:       1044 MISS:       8739 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.03 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14431682 HIT:    8096483 MISS:    6335199 MSHR_MERGE:    1534400
cpu0->cpu0_L1I LOAD         ACCESS:   14431682 HIT:    8096483 MISS:    6335199 MSHR_MERGE:    1534400
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29883916 HIT:   26588607 MISS:    3295309 MSHR_MERGE:    1374719
cpu0->cpu0_L1D LOAD         ACCESS:   16870871 HIT:   15161334 MISS:    1709537 MSHR_MERGE:     335491
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13001914 HIT:   11425941 MISS:    1575973 MSHR_MERGE:    1039212
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11131 HIT:       1332 MISS:       9799 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.94 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12077287 HIT:   10367458 MISS:    1709829 MSHR_MERGE:     859249
cpu0->cpu0_ITLB LOAD         ACCESS:   12077287 HIT:   10367458 MISS:    1709829 MSHR_MERGE:     859249
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.118 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28248614 HIT:   27048806 MISS:    1199808 MSHR_MERGE:     298475
cpu0->cpu0_DTLB LOAD         ACCESS:   28248614 HIT:   27048806 MISS:    1199808 MSHR_MERGE:     298475
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.082 cycles
cpu0->LLC TOTAL        ACCESS:    1109885 HIT:    1037410 MISS:      72475 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     730265 HIT:     702782 MISS:      27483 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     148173 HIT:     107893 MISS:      40280 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     222708 HIT:     222452 MISS:        256 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8739 HIT:       4283 MISS:       4456 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 119.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4040
  ROW_BUFFER_MISS:      68175
  AVG DBUS CONGESTED CYCLE: 3.664
Channel 0 WQ ROW_BUFFER_HIT:       1801
  ROW_BUFFER_MISS:      34736
  FULL:          0
Channel 0 REFRESHES ISSUED:       6982

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       535345       401513        74869         5123
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          453          244          233
  STLB miss resolved @ L2C                0          101          157          549          143
  STLB miss resolved @ LLC                0          450          687         2014          970
  STLB miss resolved @ MEM                0            4          304         2005         2520

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156761        52782      1143755       100004          655
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          253          115           51
  STLB miss resolved @ L2C                0          180          227           38            6
  STLB miss resolved @ LLC                0           80          238          498           94
  STLB miss resolved @ MEM                0            1           79          261          139
[2025-09-17 01:48:15] END   suite=qualcomm_srv trace=srv646_ap (rc=0)
