
Selected circuits
===================
 - **Circuit**: 8x4-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and wce parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8x4u_2UU | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](mul8x4u_2UU.v)]  [[C](mul8x4u_2UU.c)] |
| mul8x4u_3AA | 0.018 | 0.049 | 37.50 | 0.50 | 1.5 |  [[Verilog](mul8x4u_3AA.v)]  [[C](mul8x4u_3AA.c)] |
| mul8x4u_485 | 0.039 | 0.15 | 60.79 | 0.90 | 5.3 |  [[Verilog](mul8x4u_485.v)]  [[C](mul8x4u_485.c)] |
| mul8x4u_3BJ | 0.082 | 0.29 | 73.34 | 1.86 | 20 |  [[Verilog](mul8x4u_3BJ.v)]  [[C](mul8x4u_3BJ.c)] |
| mul8x4u_29J | 0.26 | 0.81 | 88.33 | 5.76 | 189 |  [[Verilog](mul8x4u_29J.v)]  [[C](mul8x4u_29J.c)] |
| mul8x4u_3Y3 | 0.66 | 2.17 | 91.16 | 10.34 | 1164 |  [[Verilog](mul8x4u_3Y3.v)]  [[C](mul8x4u_3Y3.c)] |
| mul8x4u_2AE | 1.45 | 5.35 | 92.72 | 20.48 | 5621 |  [[Verilog](mul8x4u_2AE.v)]  [[C](mul8x4u_2AE.c)] |
| mul8x4u_1TT | 3.76 | 13.75 | 92.99 | 38.63 | 37866 |  [[Verilog](mul8x4u_1TT.v)]  [[C](mul8x4u_1TT.c)] |
| mul8x4u_134 | 9.08 | 34.11 | 93.33 | 67.10 | 230371 |  [[Verilog](mul8x4u_134.v)]  [[C](mul8x4u_134.c)] |
| mul8x4u_555 | 23.35 | 93.38 | 93.38 | 100.00 | 16831.062e2 |  [[Verilog](mul8x4u_555.v)]  [[C](mul8x4u_555.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, L. Sekanina and Z. Vasicek, "Libraries of Approximate Circuits: Design and Application in CNN Accelerators"

             