<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Apr 26 03:56:58 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     REU
Constraint file: REU_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 976.000000 -waveform { 0.000000 488.000000 } -name PHI2 [ get_ports { PHI2 } ]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 954.536ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \dmaseq/DMA_136  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/REUA[15]_634  (to PHI2 -)

   Delay:                  21.304ns  (29.5% logic, 70.5% route), 14 logic levels.

 Constraint Details:

     21.304ns data_path \dmaseq/DMA_136 to \reureg/REUA[15]_634 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 954.536ns

 Path Details: \dmaseq/DMA_136 to \reureg/REUA[15]_634

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dmaseq/DMA_136 (from PHI2)
Route        35   e 2.102                                  DMA
LUT4        ---     0.493              A to Z              \dmaseq/i1_2_lut_rep_91
Route         5   e 1.405                                  n3859
LUT4        ---     0.493              A to Z              \glue/i2_3_lut_rep_76_4_lut
Route        18   e 1.822                                  n3844
LUT4        ---     0.493              B to Z              \reureg/XferType_1__I_0_i1_3_lut_4_lut
Route        14   e 1.807                                  XferType[0]
LUT4        ---     0.493              B to Z              \reureg/i1_3_lut_rep_99
Route         4   e 1.340                                  n4093
LUT4        ---     0.493              D to Z              \glue/i2_2_lut_3_lut_4_lut
Route         1   e 0.941                                  n3333
LUT4        ---     0.493              A to Z              \dmaseq/i3206_4_lut
Route        13   e 1.803                                  XferEnd
LUT4        ---     0.493              B to Z              \reureg/AutoloadEN_I_0_2_lut_rep_57
Route        24   e 1.838                                  \reureg/n3825
A1_TO_FCO   ---     0.827           A[2] to COUT           \reureg/REUAOut_15__I_0_1
Route         1   e 0.020                                  \reureg/n2998
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/REUAOut_15__I_0_3
Route         1   e 0.020                                  \reureg/n2999
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/REUAOut_15__I_0_5
Route         1   e 0.020                                  \reureg/n3000
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/REUAOut_15__I_0_7
Route         1   e 0.020                                  \reureg/n3001
FCI_TO_F    ---     0.598            CIN to S[2]           \reureg/REUAOut_15__I_0_9
Route         1   e 0.941                                  \reureg/REUAOut_15__N_53[7]
LUT4        ---     0.493              D to Z              \reureg/mux_189_i8_3_lut_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_15__N_50
                  --------
                   21.304  (29.5% logic, 70.5% route), 14 logic levels.


Passed:  The following path meets requirements by 954.536ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \dmaseq/DMA_136  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/REUA[14]_635  (to PHI2 -)

   Delay:                  21.304ns  (29.5% logic, 70.5% route), 14 logic levels.

 Constraint Details:

     21.304ns data_path \dmaseq/DMA_136 to \reureg/REUA[14]_635 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 954.536ns

 Path Details: \dmaseq/DMA_136 to \reureg/REUA[14]_635

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dmaseq/DMA_136 (from PHI2)
Route        35   e 2.102                                  DMA
LUT4        ---     0.493              A to Z              \dmaseq/i1_2_lut_rep_91
Route         5   e 1.405                                  n3859
LUT4        ---     0.493              A to Z              \glue/i2_3_lut_rep_76_4_lut
Route        18   e 1.822                                  n3844
LUT4        ---     0.493              B to Z              \reureg/XferType_1__I_0_i1_3_lut_4_lut
Route        14   e 1.807                                  XferType[0]
LUT4        ---     0.493              B to Z              \reureg/i1_3_lut_rep_99
Route         4   e 1.340                                  n4093
LUT4        ---     0.493              D to Z              \glue/i2_2_lut_3_lut_4_lut
Route         1   e 0.941                                  n3333
LUT4        ---     0.493              A to Z              \dmaseq/i3206_4_lut
Route        13   e 1.803                                  XferEnd
LUT4        ---     0.493              B to Z              \reureg/AutoloadEN_I_0_2_lut_rep_57
Route        24   e 1.838                                  \reureg/n3825
A1_TO_FCO   ---     0.827           A[2] to COUT           \reureg/REUAOut_15__I_0_1
Route         1   e 0.020                                  \reureg/n2998
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/REUAOut_15__I_0_3
Route         1   e 0.020                                  \reureg/n2999
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/REUAOut_15__I_0_5
Route         1   e 0.020                                  \reureg/n3000
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/REUAOut_15__I_0_7
Route         1   e 0.020                                  \reureg/n3001
FCI_TO_F    ---     0.598            CIN to S[2]           \reureg/REUAOut_15__I_0_9
Route         1   e 0.941                                  \reureg/REUAOut_15__N_53[6]
LUT4        ---     0.493              D to Z              \reureg/mux_189_i7_3_lut_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_14__N_62
                  --------
                   21.304  (29.5% logic, 70.5% route), 14 logic levels.


Passed:  The following path meets requirements by 954.536ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \dmaseq/DMA_136  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/CA[7]_586  (to PHI2 -)

   Delay:                  21.304ns  (29.5% logic, 70.5% route), 14 logic levels.

 Constraint Details:

     21.304ns data_path \dmaseq/DMA_136 to \reureg/CA[7]_586 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 954.536ns

 Path Details: \dmaseq/DMA_136 to \reureg/CA[7]_586

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dmaseq/DMA_136 (from PHI2)
Route        35   e 2.102                                  DMA
LUT4        ---     0.493              A to Z              \dmaseq/i1_2_lut_rep_91
Route         5   e 1.405                                  n3859
LUT4        ---     0.493              A to Z              \glue/i2_3_lut_rep_76_4_lut
Route        18   e 1.822                                  n3844
LUT4        ---     0.493              B to Z              \reureg/XferType_1__I_0_i1_3_lut_4_lut
Route        14   e 1.807                                  XferType[0]
LUT4        ---     0.493              B to Z              \reureg/i1_3_lut_rep_99
Route         4   e 1.340                                  n4093
LUT4        ---     0.493              D to Z              \glue/i2_2_lut_3_lut_4_lut
Route         1   e 0.941                                  n3333
LUT4        ---     0.493              A to Z              \dmaseq/i3206_4_lut
Route        13   e 1.803                                  XferEnd
LUT4        ---     0.493              B to Z              \reureg/AutoloadEN_I_0_2_lut_rep_57
Route        24   e 1.838                                  \reureg/n3825
A1_TO_FCO   ---     0.827           A[2] to COUT           \reureg/CAOut_7__I_0_1
Route         1   e 0.020                                  \reureg/n2974
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/CAOut_7__I_0_3
Route         1   e 0.020                                  \reureg/n2975
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/CAOut_7__I_0_5
Route         1   e 0.020                                  \reureg/n2976
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/CAOut_7__I_0_7
Route         1   e 0.020                                  \reureg/n2977
FCI_TO_F    ---     0.598            CIN to S[2]           \reureg/CAOut_7__I_0_9
Route         1   e 0.941                                  \reureg/CAOut_7__N_188[7]
LUT4        ---     0.493              D to Z              \reureg/mux_192_i8_3_lut_4_lut
Route         1   e 0.941                                  \reureg/CAOut_7__N_185
                  --------
                   21.304  (29.5% logic, 70.5% route), 14 logic levels.

Report: 21.464 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 122.000000 -waveform { 0.000000 61.000000 } -name C8M [ get_ports { C8M } ]
            201 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 56.213ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \ram/PHI2r_i0  (from C8M +)
   Destination:    FD1S3IX    D              \ram/S__i0  (to C8M +)

   Delay:                   4.627ns  (30.9% logic, 69.1% route), 3 logic levels.

 Constraint Details:

      4.627ns data_path \ram/PHI2r_i0 to \ram/S__i0 meets
     61.000ns delay constraint less
      0.160ns L_S requirement (totaling 60.840ns) by 56.213ns

 Path Details: \ram/PHI2r_i0 to \ram/S__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/PHI2r_i0 (from C8M)
Route         3   e 1.315                                  \ram/PHI2r[0]
LUT4        ---     0.493              C to Z              \ram/i2_3_lut_rep_78_4_lut
Route         1   e 0.941                                  \ram/n3846
LUT4        ---     0.493              B to Z              \ram/i1885_4_lut
Route         1   e 0.941                                  \ram/S_2__N_508[0]
                  --------
                    4.627  (30.9% logic, 69.1% route), 3 logic levels.


Passed:  The following path meets requirements by 56.330ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \ram/PHI2r_i1  (from C8M +)
   Destination:    FD1S3IX    D              \ram/S__i0  (to C8M +)

   Delay:                   4.510ns  (31.7% logic, 68.3% route), 3 logic levels.

 Constraint Details:

      4.510ns data_path \ram/PHI2r_i1 to \ram/S__i0 meets
     61.000ns delay constraint less
      0.160ns L_S requirement (totaling 60.840ns) by 56.330ns

 Path Details: \ram/PHI2r_i1 to \ram/S__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/PHI2r_i1 (from C8M)
Route         2   e 1.198                                  \ram/PHI2r[1]
LUT4        ---     0.493              D to Z              \ram/i2_3_lut_rep_78_4_lut
Route         1   e 0.941                                  \ram/n3846
LUT4        ---     0.493              B to Z              \ram/i1885_4_lut
Route         1   e 0.941                                  \ram/S_2__N_508[0]
                  --------
                    4.510  (31.7% logic, 68.3% route), 3 logic levels.


Passed:  The following path meets requirements by 57.447ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \ram/PHI2r_i0  (from C8M +)
   Destination:    FD1P3IX    CD             \ram/S__i1  (to C8M +)

   Delay:                   3.393ns  (27.6% logic, 72.4% route), 2 logic levels.

 Constraint Details:

      3.393ns data_path \ram/PHI2r_i0 to \ram/S__i1 meets
     61.000ns delay constraint less
      0.160ns L_S requirement (totaling 60.840ns) by 57.447ns

 Path Details: \ram/PHI2r_i0 to \ram/S__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/PHI2r_i0 (from C8M)
Route         3   e 1.315                                  \ram/PHI2r[0]
LUT4        ---     0.493              B to Z              \ram/i882_2_lut_4_lut_4_lut
Route         2   e 1.141                                  \ram/n1234
                  --------
                    3.393  (27.6% logic, 72.4% route), 2 logic levels.

Report: 4.787 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 976.000000         |             |             |
-waveform { 0.000000 488.000000 } -name |             |             |
PHI2 [ get_ports { PHI2 } ]             |   976.000 ns|    21.464 ns|    14  
                                        |             |             |
create_clock -period 122.000000         |             |             |
-waveform { 0.000000 61.000000 } -name  |             |             |
C8M [ get_ports { C8M } ]               |   122.000 ns|     9.574 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  10446 paths, 431 nets, and 1207 connections (62.9% coverage)


Peak memory: 65429504 bytes, TRCE: 6619136 bytes, DLYMAN: 167936 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
