#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 15 14:09:36 2022
# Process ID: 2492
# Current directory: C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.runs/synth_1/au_top_0.vds
# Journal file: C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26944
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 998.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_7' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/pipeline_7.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_7' (2#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/pipeline_7.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (3#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'counter_3' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/counter_3.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 4'b1010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 11'b01111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_3' (4#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/counter_3.v:14]
INFO: [Synth 8-6157] synthesizing module 'manual_alu_4' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/manual_alu_4.v:7]
	Parameter INPUT_A_state bound to: 2'b00 
	Parameter INPUT_B_state bound to: 2'b01 
	Parameter INPUT_ALUFN_state bound to: 2'b10 
	Parameter CLEAR_state bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_8' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/edge_detector_8.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_8' (5#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/edge_detector_8.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu_full_9' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/alu_full_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_b16_12' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/adder_b16_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'full_adder_18' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/full_adder_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_18' (6#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/full_adder_18.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/adder_b16_12.v:43]
INFO: [Synth 8-6155] done synthesizing module 'adder_b16_12' (7#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/adder_b16_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiply_13' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/multiply_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiply_13' (8#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/multiply_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'divide_14' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/divide_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'divide_14' (9#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/divide_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_unit_15' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/boolean_unit_15.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/boolean_unit_15.v:19]
INFO: [Synth 8-6155] done synthesizing module 'boolean_unit_15' (10#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/boolean_unit_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_16' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/shifter_16.v:7]
	Parameter LEFT_SHIFT bound to: 2'b00 
	Parameter RIGHT_SHIFT bound to: 2'b01 
	Parameter LEFT_ARITH_SHIFT bound to: 2'b10 
	Parameter RIGHT_ARITH_SHIFT bound to: 2'b11 
	Parameter FILL_WITH_ONES bound to: 16'b1111111111111111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/shifter_16.v:43]
INFO: [Synth 8-6155] done synthesizing module 'shifter_16' (11#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/shifter_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_unit_17' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/compare_unit_17.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/compare_unit_17.v:20]
INFO: [Synth 8-6155] done synthesizing module 'compare_unit_17' (12#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/compare_unit_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_full_9' (13#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/alu_full_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'manual_alu_4' (14#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/manual_alu_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_segment_5' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/multi_segment_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'segment_decoder_10' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/segment_decoder_10.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/segment_decoder_10.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/segment_decoder_10.v:96]
INFO: [Synth 8-6155] done synthesizing module 'segment_decoder_10' (15#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/segment_decoder_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_segment_5' (16#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/multi_segment_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'tester_6' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/tester_6.v:7]
	Parameter MAX_NEGATIVE bound to: 8'b10000000 
	Parameter SUCCESS_SIGNAL bound to: 8'b10101010 
	Parameter ADD_state bound to: 5'b00000 
	Parameter ADD_OVERFLOW_state bound to: 5'b00001 
	Parameter SUBTRACT_state bound to: 5'b00010 
	Parameter SUBTRACT_UNDERFLOW_state bound to: 5'b00011 
	Parameter MULTIPLY_state bound to: 5'b00100 
	Parameter MULTIPLY_OVERFLOW_state bound to: 5'b00101 
	Parameter MULTIPLY_UNDERFLOW_state bound to: 5'b00110 
	Parameter DIVIDE_WHOLE_state bound to: 5'b00111 
	Parameter DIVIDE_FRACTIONAL_state bound to: 5'b01000 
	Parameter DIVIDE_BY_ZERO_state bound to: 5'b01001 
	Parameter AND_state bound to: 5'b01010 
	Parameter OR_state bound to: 5'b01011 
	Parameter XOR_state bound to: 5'b01100 
	Parameter A_state bound to: 5'b01101 
	Parameter LEFT_SHIFT_state bound to: 5'b01110 
	Parameter RIGHT_SHIFT_state bound to: 5'b01111 
	Parameter LEFT_ARITH_SHIFT_state bound to: 5'b10000 
	Parameter RIGHT_ARITH_SHIFT_state bound to: 5'b10001 
	Parameter COMPARE_EQ_WHEN_EQ_state bound to: 5'b10010 
	Parameter COMPARE_EQ_WHEN_LT_state bound to: 5'b10011 
	Parameter COMPARE_EQ_WHEN_GT_state bound to: 5'b10100 
	Parameter COMPARE_LT_WHEN_EQ_state bound to: 5'b10101 
	Parameter COMPARE_LT_WHEN_LT_state bound to: 5'b10110 
	Parameter COMPARE_LT_WHEN_GT_state bound to: 5'b10111 
	Parameter COMPARE_LTE_WHEN_EQ_state bound to: 5'b11000 
	Parameter COMPARE_LTE_WHEN_LT_state bound to: 5'b11001 
	Parameter COMPARE_LTE_WHEN_GT_state bound to: 5'b11010 
	Parameter SUCCESS_state bound to: 5'b11011 
	Parameter PAUSE_AND_ENABLE_MANUAL_INPUT_state bound to: 5'b11100 
INFO: [Synth 8-6157] synthesizing module 'counter_11' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/counter_11.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_11' (17#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/counter_11.v:14]
INFO: [Synth 8-6155] done synthesizing module 'tester_6' (18#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/tester_6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (19#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 998.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 998.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 998.574 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 998.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/sutd/CompStruct/compstruct1d/ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/sutd/CompStruct/compstruct1d/ALU/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/sutd/CompStruct/compstruct1d/ALU/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/sutd/CompStruct/compstruct1d/ALU/work/constraint/io.xdc]
Finished Parsing XDC File [C:/sutd/CompStruct/compstruct1d/ALU/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/sutd/CompStruct/compstruct1d/ALU/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 998.574 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 998.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 998.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 998.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'manual_alu_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           INPUT_A_state |                               00 |                               00
           INPUT_B_state |                               01 |                               01
       INPUT_ALUFN_state |                               10 |                               10
             CLEAR_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'manual_alu_4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 998.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 68    
+---Registers : 
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 13    
	   4 Input   16 Bit        Muxes := 7     
	   3 Input   16 Bit        Muxes := 2     
	  29 Input   16 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	  29 Input    6 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 5     
	  29 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul/out0, operation Mode is: A*B.
DSP Report: operator mul/out0 is absorbed into DSP mul/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 998.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiply_13 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 998.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1239.191 ; gain = 240.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1240.301 ; gain = 241.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1240.301 ; gain = 241.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1240.301 ; gain = 241.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1240.301 ; gain = 241.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1240.301 ; gain = 241.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1240.301 ; gain = 241.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1240.301 ; gain = 241.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   107|
|3     |DSP48E1 |     1|
|4     |LUT1    |    31|
|5     |LUT2    |    58|
|6     |LUT3    |   210|
|7     |LUT4    |   141|
|8     |LUT5    |    58|
|9     |LUT6    |   347|
|10    |MUXF7   |     4|
|11    |FDRE    |   188|
|12    |FDSE    |     4|
|13    |IBUF    |    26|
|14    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1240.301 ; gain = 241.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1240.301 ; gain = 241.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1240.301 ; gain = 241.727
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1240.301 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1240.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1240.301 ; gain = 241.727
INFO: [Common 17-1381] The checkpoint 'C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 14:10:26 2022...
