vendor_name = ModelSim
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cacheController.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/smallmux.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/SimpleCompArch.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/reg_file.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/PC.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/obuf.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MP_lib.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/memory.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/datapath.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/ctrl_unit.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/CPU.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/controller.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/bigmux.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/alu.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/dataMemory.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory2.qip
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory2.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/db/SimpleCompArch_QII_14.cbx.xml
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/db/altsyncram_tls3.tdf
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/m9k_mem.hex
design_name = SimpleCompArch
instance = comp, \sys_output[0]~output\, sys_output[0]~output, SimpleCompArch, 1
instance = comp, \sys_output[1]~output\, sys_output[1]~output, SimpleCompArch, 1
instance = comp, \sys_output[2]~output\, sys_output[2]~output, SimpleCompArch, 1
instance = comp, \sys_output[3]~output\, sys_output[3]~output, SimpleCompArch, 1
instance = comp, \sys_output[4]~output\, sys_output[4]~output, SimpleCompArch, 1
instance = comp, \sys_output[5]~output\, sys_output[5]~output, SimpleCompArch, 1
instance = comp, \sys_output[6]~output\, sys_output[6]~output, SimpleCompArch, 1
instance = comp, \sys_output[7]~output\, sys_output[7]~output, SimpleCompArch, 1
instance = comp, \sys_output[8]~output\, sys_output[8]~output, SimpleCompArch, 1
instance = comp, \sys_output[9]~output\, sys_output[9]~output, SimpleCompArch, 1
instance = comp, \sys_output[10]~output\, sys_output[10]~output, SimpleCompArch, 1
instance = comp, \sys_output[11]~output\, sys_output[11]~output, SimpleCompArch, 1
instance = comp, \sys_output[12]~output\, sys_output[12]~output, SimpleCompArch, 1
instance = comp, \sys_output[13]~output\, sys_output[13]~output, SimpleCompArch, 1
instance = comp, \sys_output[14]~output\, sys_output[14]~output, SimpleCompArch, 1
instance = comp, \sys_output[15]~output\, sys_output[15]~output, SimpleCompArch, 1
instance = comp, \D_rfout_bus[0]~output\, D_rfout_bus[0]~output, SimpleCompArch, 1
instance = comp, \D_rfout_bus[1]~output\, D_rfout_bus[1]~output, SimpleCompArch, 1
instance = comp, \D_rfout_bus[2]~output\, D_rfout_bus[2]~output, SimpleCompArch, 1
instance = comp, \D_rfout_bus[3]~output\, D_rfout_bus[3]~output, SimpleCompArch, 1
instance = comp, \D_rfout_bus[4]~output\, D_rfout_bus[4]~output, SimpleCompArch, 1
instance = comp, \D_rfout_bus[5]~output\, D_rfout_bus[5]~output, SimpleCompArch, 1
instance = comp, \D_rfout_bus[6]~output\, D_rfout_bus[6]~output, SimpleCompArch, 1
instance = comp, \D_rfout_bus[7]~output\, D_rfout_bus[7]~output, SimpleCompArch, 1
instance = comp, \D_rfout_bus[8]~output\, D_rfout_bus[8]~output, SimpleCompArch, 1
instance = comp, \D_rfout_bus[9]~output\, D_rfout_bus[9]~output, SimpleCompArch, 1
instance = comp, \D_rfout_bus[10]~output\, D_rfout_bus[10]~output, SimpleCompArch, 1
instance = comp, \D_rfout_bus[11]~output\, D_rfout_bus[11]~output, SimpleCompArch, 1
instance = comp, \D_rfout_bus[12]~output\, D_rfout_bus[12]~output, SimpleCompArch, 1
instance = comp, \D_rfout_bus[13]~output\, D_rfout_bus[13]~output, SimpleCompArch, 1
instance = comp, \D_rfout_bus[14]~output\, D_rfout_bus[14]~output, SimpleCompArch, 1
instance = comp, \D_rfout_bus[15]~output\, D_rfout_bus[15]~output, SimpleCompArch, 1
instance = comp, \D_RFwa[0]~output\, D_RFwa[0]~output, SimpleCompArch, 1
instance = comp, \D_RFwa[1]~output\, D_RFwa[1]~output, SimpleCompArch, 1
instance = comp, \D_RFwa[2]~output\, D_RFwa[2]~output, SimpleCompArch, 1
instance = comp, \D_RFwa[3]~output\, D_RFwa[3]~output, SimpleCompArch, 1
instance = comp, \D_RFr1a[0]~output\, D_RFr1a[0]~output, SimpleCompArch, 1
instance = comp, \D_RFr1a[1]~output\, D_RFr1a[1]~output, SimpleCompArch, 1
instance = comp, \D_RFr1a[2]~output\, D_RFr1a[2]~output, SimpleCompArch, 1
instance = comp, \D_RFr1a[3]~output\, D_RFr1a[3]~output, SimpleCompArch, 1
instance = comp, \D_RFr2a[0]~output\, D_RFr2a[0]~output, SimpleCompArch, 1
instance = comp, \D_RFr2a[1]~output\, D_RFr2a[1]~output, SimpleCompArch, 1
instance = comp, \D_RFr2a[2]~output\, D_RFr2a[2]~output, SimpleCompArch, 1
instance = comp, \D_RFr2a[3]~output\, D_RFr2a[3]~output, SimpleCompArch, 1
instance = comp, \D_RFwe~output\, D_RFwe~output, SimpleCompArch, 1
instance = comp, \D_RFr1e~output\, D_RFr1e~output, SimpleCompArch, 1
instance = comp, \D_RFr2e~output\, D_RFr2e~output, SimpleCompArch, 1
instance = comp, \D_RFs[0]~output\, D_RFs[0]~output, SimpleCompArch, 1
instance = comp, \D_RFs[1]~output\, D_RFs[1]~output, SimpleCompArch, 1
instance = comp, \D_ALUs[0]~output\, D_ALUs[0]~output, SimpleCompArch, 1
instance = comp, \D_ALUs[1]~output\, D_ALUs[1]~output, SimpleCompArch, 1
instance = comp, \D_PCld~output\, D_PCld~output, SimpleCompArch, 1
instance = comp, \D_jpz~output\, D_jpz~output, SimpleCompArch, 1
instance = comp, \D_mdout_bus[0]~output\, D_mdout_bus[0]~output, SimpleCompArch, 1
instance = comp, \D_mdout_bus[1]~output\, D_mdout_bus[1]~output, SimpleCompArch, 1
instance = comp, \D_mdout_bus[2]~output\, D_mdout_bus[2]~output, SimpleCompArch, 1
instance = comp, \D_mdout_bus[3]~output\, D_mdout_bus[3]~output, SimpleCompArch, 1
instance = comp, \D_mdout_bus[4]~output\, D_mdout_bus[4]~output, SimpleCompArch, 1
instance = comp, \D_mdout_bus[5]~output\, D_mdout_bus[5]~output, SimpleCompArch, 1
instance = comp, \D_mdout_bus[6]~output\, D_mdout_bus[6]~output, SimpleCompArch, 1
instance = comp, \D_mdout_bus[7]~output\, D_mdout_bus[7]~output, SimpleCompArch, 1
instance = comp, \D_mdout_bus[8]~output\, D_mdout_bus[8]~output, SimpleCompArch, 1
instance = comp, \D_mdout_bus[9]~output\, D_mdout_bus[9]~output, SimpleCompArch, 1
instance = comp, \D_mdout_bus[10]~output\, D_mdout_bus[10]~output, SimpleCompArch, 1
instance = comp, \D_mdout_bus[11]~output\, D_mdout_bus[11]~output, SimpleCompArch, 1
instance = comp, \D_mdout_bus[12]~output\, D_mdout_bus[12]~output, SimpleCompArch, 1
instance = comp, \D_mdout_bus[13]~output\, D_mdout_bus[13]~output, SimpleCompArch, 1
instance = comp, \D_mdout_bus[14]~output\, D_mdout_bus[14]~output, SimpleCompArch, 1
instance = comp, \D_mdout_bus[15]~output\, D_mdout_bus[15]~output, SimpleCompArch, 1
instance = comp, \D_mdin_bus[0]~output\, D_mdin_bus[0]~output, SimpleCompArch, 1
instance = comp, \D_mdin_bus[1]~output\, D_mdin_bus[1]~output, SimpleCompArch, 1
instance = comp, \D_mdin_bus[2]~output\, D_mdin_bus[2]~output, SimpleCompArch, 1
instance = comp, \D_mdin_bus[3]~output\, D_mdin_bus[3]~output, SimpleCompArch, 1
instance = comp, \D_mdin_bus[4]~output\, D_mdin_bus[4]~output, SimpleCompArch, 1
instance = comp, \D_mdin_bus[5]~output\, D_mdin_bus[5]~output, SimpleCompArch, 1
instance = comp, \D_mdin_bus[6]~output\, D_mdin_bus[6]~output, SimpleCompArch, 1
instance = comp, \D_mdin_bus[7]~output\, D_mdin_bus[7]~output, SimpleCompArch, 1
instance = comp, \D_mdin_bus[8]~output\, D_mdin_bus[8]~output, SimpleCompArch, 1
instance = comp, \D_mdin_bus[9]~output\, D_mdin_bus[9]~output, SimpleCompArch, 1
instance = comp, \D_mdin_bus[10]~output\, D_mdin_bus[10]~output, SimpleCompArch, 1
instance = comp, \D_mdin_bus[11]~output\, D_mdin_bus[11]~output, SimpleCompArch, 1
instance = comp, \D_mdin_bus[12]~output\, D_mdin_bus[12]~output, SimpleCompArch, 1
instance = comp, \D_mdin_bus[13]~output\, D_mdin_bus[13]~output, SimpleCompArch, 1
instance = comp, \D_mdin_bus[14]~output\, D_mdin_bus[14]~output, SimpleCompArch, 1
instance = comp, \D_mdin_bus[15]~output\, D_mdin_bus[15]~output, SimpleCompArch, 1
instance = comp, \D_mem_addr[0]~output\, D_mem_addr[0]~output, SimpleCompArch, 1
instance = comp, \D_mem_addr[1]~output\, D_mem_addr[1]~output, SimpleCompArch, 1
instance = comp, \D_mem_addr[2]~output\, D_mem_addr[2]~output, SimpleCompArch, 1
instance = comp, \D_mem_addr[3]~output\, D_mem_addr[3]~output, SimpleCompArch, 1
instance = comp, \D_mem_addr[4]~output\, D_mem_addr[4]~output, SimpleCompArch, 1
instance = comp, \D_mem_addr[5]~output\, D_mem_addr[5]~output, SimpleCompArch, 1
instance = comp, \D_mem_addr[6]~output\, D_mem_addr[6]~output, SimpleCompArch, 1
instance = comp, \D_mem_addr[7]~output\, D_mem_addr[7]~output, SimpleCompArch, 1
instance = comp, \D_mem_addr[8]~output\, D_mem_addr[8]~output, SimpleCompArch, 1
instance = comp, \D_mem_addr[9]~output\, D_mem_addr[9]~output, SimpleCompArch, 1
instance = comp, \D_mem_addr[10]~output\, D_mem_addr[10]~output, SimpleCompArch, 1
instance = comp, \D_mem_addr[11]~output\, D_mem_addr[11]~output, SimpleCompArch, 1
instance = comp, \D_Mre~output\, D_Mre~output, SimpleCompArch, 1
instance = comp, \D_Mwe~output\, D_Mwe~output, SimpleCompArch, 1
instance = comp, \sys_clk~input\, sys_clk~input, SimpleCompArch, 1
instance = comp, \sys_clk~inputclkctrl\, sys_clk~inputclkctrl, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|state.S0~feeder\, Unit1|Unit0|U0|state.S0~feeder, SimpleCompArch, 1
instance = comp, \sys_rst~input\, sys_rst~input, SimpleCompArch, 1
instance = comp, \sys_rst~inputclkctrl\, sys_rst~inputclkctrl, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|state.S0\, Unit1|Unit0|U0|state.S0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|Selector0~0\, Unit1|Unit0|U0|Selector0~0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|state.S1\, Unit1|Unit0|U0|state.S1, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|state.S1a\, Unit1|Unit0|U0|state.S1a, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|state.S1b\, Unit1|Unit0|U0|state.S1b, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|state.S2\, Unit1|Unit0|U0|state.S2, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|state.S3~feeder\, Unit1|Unit0|U0|state.S3~feeder, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|state.S3\, Unit1|Unit0|U0|state.S3, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|state.S3a~feeder\, Unit1|Unit0|U0|state.S3a~feeder, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|state.S3a\, Unit1|Unit0|U0|state.S3a, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|state.S3b~feeder\, Unit1|Unit0|U0|state.S3b~feeder, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|state.S3b\, Unit1|Unit0|U0|state.S3b, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|Selector5~0\, Unit1|Unit0|U0|Selector5~0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|RFwe_ctrl\, Unit1|Unit0|U0|RFwe_ctrl, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|RFs_ctrl[0]~0\, Unit1|Unit0|U0|RFs_ctrl[0]~0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|RFs_ctrl[0]\, Unit1|Unit0|U0|RFs_ctrl[0], SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|Selector9~0\, Unit1|Unit0|U0|Selector9~0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|Ms_ctrl[0]\, Unit1|Unit0|U0|Ms_ctrl[0], SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[0]~12\, Unit1|Unit0|U1|tmp_PC[0]~12, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|PCclr_ctrl~0\, Unit1|Unit0|U0|PCclr_ctrl~0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|PCclr_ctrl\, Unit1|Unit0|U0|PCclr_ctrl, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|PCclr_ctrl~clkctrl\, Unit1|Unit0|U0|PCclr_ctrl~clkctrl, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|Selector2~0\, Unit1|Unit0|U0|Selector2~0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|PCinc_ctrl\, Unit1|Unit0|U0|PCinc_ctrl, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[0]\, Unit1|Unit0|U1|tmp_PC[0], SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|Selector8~0\, Unit1|Unit0|U0|Selector8~0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|Ms_ctrl[1]\, Unit1|Unit0|U0|Ms_ctrl[1], SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U3|Mux15~0\, Unit1|Unit0|U3|Mux15~0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[1]~14\, Unit1|Unit0|U1|tmp_PC[1]~14, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[1]\, Unit1|Unit0|U1|tmp_PC[1], SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U3|Mux14~0\, Unit1|Unit0|U3|Mux14~0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[2]~16\, Unit1|Unit0|U1|tmp_PC[2]~16, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[2]\, Unit1|Unit0|U1|tmp_PC[2], SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U3|Mux13~0\, Unit1|Unit0|U3|Mux13~0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[3]~18\, Unit1|Unit0|U1|tmp_PC[3]~18, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[3]\, Unit1|Unit0|U1|tmp_PC[3], SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U3|Mux12~0\, Unit1|Unit0|U3|Mux12~0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[4]~20\, Unit1|Unit0|U1|tmp_PC[4]~20, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[4]\, Unit1|Unit0|U1|tmp_PC[4], SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U3|Mux11~0\, Unit1|Unit0|U3|Mux11~0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[5]~22\, Unit1|Unit0|U1|tmp_PC[5]~22, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[5]\, Unit1|Unit0|U1|tmp_PC[5], SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U3|Mux10~0\, Unit1|Unit0|U3|Mux10~0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[6]~24\, Unit1|Unit0|U1|tmp_PC[6]~24, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[6]\, Unit1|Unit0|U1|tmp_PC[6], SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U3|Mux9~0\, Unit1|Unit0|U3|Mux9~0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[7]~26\, Unit1|Unit0|U1|tmp_PC[7]~26, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[7]\, Unit1|Unit0|U1|tmp_PC[7], SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U3|Mux8~0\, Unit1|Unit0|U3|Mux8~0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[8]~28\, Unit1|Unit0|U1|tmp_PC[8]~28, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[8]\, Unit1|Unit0|U1|tmp_PC[8], SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U3|Mux7~0\, Unit1|Unit0|U3|Mux7~0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[9]~30\, Unit1|Unit0|U1|tmp_PC[9]~30, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[9]\, Unit1|Unit0|U1|tmp_PC[9], SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U3|Mux6~0\, Unit1|Unit0|U3|Mux6~0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[10]~32\, Unit1|Unit0|U1|tmp_PC[10]~32, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[10]\, Unit1|Unit0|U1|tmp_PC[10], SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U3|Mux5~0\, Unit1|Unit0|U3|Mux5~0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[11]~34\, Unit1|Unit0|U1|tmp_PC[11]~34, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U1|tmp_PC[11]\, Unit1|Unit0|U1|tmp_PC[11], SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U3|Mux4~0\, Unit1|Unit0|U3|Mux4~0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|Selector4~0\, Unit1|Unit0|U0|Selector4~0, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|Selector4~1\, Unit1|Unit0|U0|Selector4~1, SimpleCompArch, 1
instance = comp, \Unit1|Unit0|U0|Mre_ctrl\, Unit1|Unit0|U0|Mre_ctrl, SimpleCompArch, 1
