
../repos/dvidelabs-flatcc-3b39ef7/samples/reflection/CMakeFiles/bfbs2json.dir/bfbs2json.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <print_type>:
       0:	mov	ip, sp
       4:	sub	sp, sp, #24
       8:	str	ip, [sp]
       c:	str	lr, [sp, #4]
      10:	str	r4, [sp, #8]
      14:	str	r5, [sp, #12]
      18:	str	r6, [sp, #16]
      1c:	str	r7, [sp, #20]
      20:	mov	r4, r0
      24:	mov	r6, #1
      28:	ldr	r0, [pc, #1352]	; 578 <print_type+0x578>
      2c:	bl	0 <printf>
      30:	mov	r7, r4
      34:	mov	r5, #0
      38:	ldr	r2, [pc, #1372]	; 59c <print_type+0x59c>
      3c:	cmp	r2, #0
      40:	movne	ip, #1
      44:	moveq	ip, #0
      48:	mov	r3, #0
      4c:	cmp	r7, #0
      50:	movne	r3, ip
      54:	moveq	r3, r3
      58:	cmp	r3, #0
      5c:	bne	74 <print_type+0x74>
      60:	ldr	r0, [pc, #1324]	; 594 <print_type+0x594>
      64:	ldr	r1, [pc, #1264]	; 55c <print_type+0x55c>
      68:	mov	r2, #147	; 0x93
      6c:	ldr	r3, [pc, #1304]	; 58c <print_type+0x58c>
      70:	bl	0 <__assert_fail>
      74:	ldr	r2, [r7]
      78:	sub	r0, r7, r2
      7c:	ldrh	r1, [r0]
      80:	bic	r1, r1, #16711680	; 0xff0000
      84:	bic	r1, r1, #-16777216	; 0xff000000
      88:	cmp	r1, #6
      8c:	bcc	9c <print_type+0x9c>
      90:	ldrh	r0, [r0, #4]
      94:	bic	r5, r0, #16711680	; 0xff0000
      98:	bic	r5, r5, #-16777216	; 0xff000000
      9c:	cmp	r5, #0
      a0:	beq	218 <print_type+0x218>
      a4:	mov	r5, #0
      a8:	ldr	r2, [pc, #1260]	; 59c <print_type+0x59c>
      ac:	cmp	r2, #0
      b0:	movne	r1, #1
      b4:	moveq	r1, #0
      b8:	mov	r2, #0
      bc:	cmp	r4, #0
      c0:	movne	ip, r1
      c4:	moveq	ip, r2
      c8:	cmp	ip, #0
      cc:	bne	e4 <print_type+0xe4>
      d0:	ldr	r0, [pc, #1212]	; 594 <print_type+0x594>
      d4:	ldr	r1, [pc, #1152]	; 55c <print_type+0x55c>
      d8:	mov	r2, #147	; 0x93
      dc:	ldr	r3, [pc, #1240]	; 5bc <print_type+0x5bc>
      e0:	bl	0 <__assert_fail>
      e4:	mov	r2, r4
      e8:	ldr	ip, [r2]
      ec:	sub	r3, r4, ip
      f0:	ldrh	ip, [r3]
      f4:	bic	r0, ip, #16711680	; 0xff0000
      f8:	bic	r0, r0, #-16777216	; 0xff000000
      fc:	cmp	r0, #6
     100:	bcc	110 <print_type+0x110>
     104:	ldrh	r3, [r3, #4]
     108:	bic	r5, r3, #16711680	; 0xff0000
     10c:	bic	r5, r5, #-16777216	; 0xff000000
     110:	cmp	r5, #0
     114:	beq	128 <print_type+0x128>
     118:	add	r1, r4, r5
     11c:	ldrsb	ip, [r1]
     120:	sbfx	r3, ip, #0, #8
     124:	b	12c <print_type+0x12c>
     128:	mov	r3, #0
     12c:	cmp	r3, #17
     130:	bcs	208 <print_type+0x208>
     134:	add	pc, pc, r3, lsl #2
     138:	nop	{0}
     13c:	b	180 <print_type+0x180>
     140:	b	188 <print_type+0x188>
     144:	b	190 <print_type+0x190>
     148:	b	198 <print_type+0x198>
     14c:	b	1a0 <print_type+0x1a0>
     150:	b	1a8 <print_type+0x1a8>
     154:	b	1b0 <print_type+0x1b0>
     158:	b	1b8 <print_type+0x1b8>
     15c:	b	1c0 <print_type+0x1c0>
     160:	b	1c8 <print_type+0x1c8>
     164:	b	1d0 <print_type+0x1d0>
     168:	b	1d8 <print_type+0x1d8>
     16c:	b	1e0 <print_type+0x1e0>
     170:	b	1e8 <print_type+0x1e8>
     174:	b	1f0 <print_type+0x1f0>
     178:	b	1f8 <print_type+0x1f8>
     17c:	b	200 <print_type+0x200>
     180:	ldr	r1, [pc, #1064]	; 5b0 <print_type+0x5b0>
     184:	b	20c <print_type+0x20c>
     188:	ldr	r1, [pc, #952]	; 548 <print_type+0x548>
     18c:	b	20c <print_type+0x20c>
     190:	ldr	r1, [pc, #1024]	; 598 <print_type+0x598>
     194:	b	20c <print_type+0x20c>
     198:	ldr	r1, [pc, #1048]	; 5b8 <print_type+0x5b8>
     19c:	b	20c <print_type+0x20c>
     1a0:	ldr	r1, [pc, #1000]	; 590 <print_type+0x590>
     1a4:	b	20c <print_type+0x20c>
     1a8:	ldr	r1, [pc, #972]	; 57c <print_type+0x57c>
     1ac:	b	20c <print_type+0x20c>
     1b0:	ldr	r1, [pc, #952]	; 570 <print_type+0x570>
     1b4:	b	20c <print_type+0x20c>
     1b8:	ldr	r1, [pc, #896]	; 540 <print_type+0x540>
     1bc:	b	20c <print_type+0x20c>
     1c0:	ldr	r1, [pc, #908]	; 554 <print_type+0x554>
     1c4:	b	20c <print_type+0x20c>
     1c8:	ldr	r1, [pc, #916]	; 564 <print_type+0x564>
     1cc:	b	20c <print_type+0x20c>
     1d0:	ldr	r1, [pc, #940]	; 584 <print_type+0x584>
     1d4:	b	20c <print_type+0x20c>
     1d8:	ldr	r1, [pc, #980]	; 5b4 <print_type+0x5b4>
     1dc:	b	20c <print_type+0x20c>
     1e0:	ldr	r1, [pc, #868]	; 54c <print_type+0x54c>
     1e4:	b	20c <print_type+0x20c>
     1e8:	ldr	r1, [pc, #864]	; 550 <print_type+0x550>
     1ec:	b	20c <print_type+0x20c>
     1f0:	ldr	r1, [pc, #948]	; 5ac <print_type+0x5ac>
     1f4:	b	20c <print_type+0x20c>
     1f8:	ldr	r1, [pc, #932]	; 5a4 <print_type+0x5a4>
     1fc:	b	20c <print_type+0x20c>
     200:	ldr	r1, [pc, #856]	; 560 <print_type+0x560>
     204:	b	20c <print_type+0x20c>
     208:	ldr	r1, [pc, #856]	; 568 <print_type+0x568>
     20c:	ldr	r0, [pc, #836]	; 558 <print_type+0x558>
     210:	bl	0 <printf>
     214:	mov	r6, #0
     218:	mov	r7, r4
     21c:	mov	r5, #0
     220:	ldr	r2, [pc, #884]	; 59c <print_type+0x59c>
     224:	cmp	r2, #0
     228:	movne	r1, #1
     22c:	moveq	r1, #0
     230:	mov	r0, #0
     234:	cmp	r7, #0
     238:	movne	ip, r1
     23c:	moveq	ip, r0
     240:	cmp	ip, #0
     244:	bne	25c <print_type+0x25c>
     248:	ldr	r0, [pc, #836]	; 594 <print_type+0x594>
     24c:	ldr	r1, [pc, #776]	; 55c <print_type+0x55c>
     250:	mov	r2, #148	; 0x94
     254:	ldr	r3, [pc, #784]	; 56c <print_type+0x56c>
     258:	bl	0 <__assert_fail>
     25c:	ldr	r0, [r7]
     260:	sub	r2, r7, r0
     264:	ldrh	ip, [r2]
     268:	bic	r1, ip, #16711680	; 0xff0000
     26c:	bic	r1, r1, #-16777216	; 0xff000000
     270:	cmp	r1, #8
     274:	bcc	284 <print_type+0x284>
     278:	ldrh	r1, [r2, #6]
     27c:	bic	r5, r1, #16711680	; 0xff0000
     280:	bic	r5, r5, #-16777216	; 0xff000000
     284:	cmp	r5, #0
     288:	beq	410 <print_type+0x410>
     28c:	cmp	r6, #0
     290:	bne	29c <print_type+0x29c>
     294:	ldr	r0, [pc, #740]	; 580 <print_type+0x580>
     298:	bl	0 <printf>
     29c:	mov	r5, #0
     2a0:	ldr	r0, [pc, #756]	; 59c <print_type+0x59c>
     2a4:	cmp	r0, #0
     2a8:	movne	r3, #1
     2ac:	moveq	r3, #0
     2b0:	mov	r2, #0
     2b4:	cmp	r4, #0
     2b8:	movne	r0, r3
     2bc:	moveq	r0, r2
     2c0:	cmp	r0, #0
     2c4:	bne	2dc <print_type+0x2dc>
     2c8:	ldr	r0, [pc, #708]	; 594 <print_type+0x594>
     2cc:	ldr	r1, [pc, #648]	; 55c <print_type+0x55c>
     2d0:	mov	r2, #147	; 0x93
     2d4:	ldr	r3, [pc, #736]	; 5bc <print_type+0x5bc>
     2d8:	bl	0 <__assert_fail>
     2dc:	mov	r1, r4
     2e0:	ldr	r2, [r1]
     2e4:	sub	ip, r4, r2
     2e8:	ldrh	r1, [ip]
     2ec:	bic	r1, r1, #16711680	; 0xff0000
     2f0:	bic	r1, r1, #-16777216	; 0xff000000
     2f4:	cmp	r1, #6
     2f8:	bcc	308 <print_type+0x308>
     2fc:	ldrh	r0, [ip, #4]
     300:	bic	r5, r0, #16711680	; 0xff0000
     304:	bic	r5, r5, #-16777216	; 0xff000000
     308:	cmp	r5, #0
     30c:	beq	320 <print_type+0x320>
     310:	add	ip, r4, r5
     314:	ldrsb	r1, [ip]
     318:	sbfx	ip, r1, #0, #8
     31c:	b	324 <print_type+0x324>
     320:	mov	ip, #0
     324:	cmp	ip, #17
     328:	bcs	400 <print_type+0x400>
     32c:	add	pc, pc, ip, lsl #2
     330:	nop	{0}
     334:	b	378 <print_type+0x378>
     338:	b	380 <print_type+0x380>
     33c:	b	388 <print_type+0x388>
     340:	b	390 <print_type+0x390>
     344:	b	398 <print_type+0x398>
     348:	b	3a0 <print_type+0x3a0>
     34c:	b	3a8 <print_type+0x3a8>
     350:	b	3b0 <print_type+0x3b0>
     354:	b	3b8 <print_type+0x3b8>
     358:	b	3c0 <print_type+0x3c0>
     35c:	b	3c8 <print_type+0x3c8>
     360:	b	3d0 <print_type+0x3d0>
     364:	b	3d8 <print_type+0x3d8>
     368:	b	3e0 <print_type+0x3e0>
     36c:	b	3e8 <print_type+0x3e8>
     370:	b	3f0 <print_type+0x3f0>
     374:	b	3f8 <print_type+0x3f8>
     378:	ldr	r1, [pc, #560]	; 5b0 <print_type+0x5b0>
     37c:	b	404 <print_type+0x404>
     380:	ldr	r1, [pc, #448]	; 548 <print_type+0x548>
     384:	b	404 <print_type+0x404>
     388:	ldr	r1, [pc, #520]	; 598 <print_type+0x598>
     38c:	b	404 <print_type+0x404>
     390:	ldr	r1, [pc, #544]	; 5b8 <print_type+0x5b8>
     394:	b	404 <print_type+0x404>
     398:	ldr	r1, [pc, #496]	; 590 <print_type+0x590>
     39c:	b	404 <print_type+0x404>
     3a0:	ldr	r1, [pc, #468]	; 57c <print_type+0x57c>
     3a4:	b	404 <print_type+0x404>
     3a8:	ldr	r1, [pc, #448]	; 570 <print_type+0x570>
     3ac:	b	404 <print_type+0x404>
     3b0:	ldr	r1, [pc, #392]	; 540 <print_type+0x540>
     3b4:	b	404 <print_type+0x404>
     3b8:	ldr	r1, [pc, #404]	; 554 <print_type+0x554>
     3bc:	b	404 <print_type+0x404>
     3c0:	ldr	r1, [pc, #412]	; 564 <print_type+0x564>
     3c4:	b	404 <print_type+0x404>
     3c8:	ldr	r1, [pc, #436]	; 584 <print_type+0x584>
     3cc:	b	404 <print_type+0x404>
     3d0:	ldr	r1, [pc, #476]	; 5b4 <print_type+0x5b4>
     3d4:	b	404 <print_type+0x404>
     3d8:	ldr	r1, [pc, #364]	; 54c <print_type+0x54c>
     3dc:	b	404 <print_type+0x404>
     3e0:	ldr	r1, [pc, #360]	; 550 <print_type+0x550>
     3e4:	b	404 <print_type+0x404>
     3e8:	ldr	r1, [pc, #444]	; 5ac <print_type+0x5ac>
     3ec:	b	404 <print_type+0x404>
     3f0:	ldr	r1, [pc, #428]	; 5a4 <print_type+0x5a4>
     3f4:	b	404 <print_type+0x404>
     3f8:	ldr	r1, [pc, #352]	; 560 <print_type+0x560>
     3fc:	b	404 <print_type+0x404>
     400:	ldr	r1, [pc, #352]	; 568 <print_type+0x568>
     404:	ldr	r0, [pc, #404]	; 5a0 <print_type+0x5a0>
     408:	bl	0 <printf>
     40c:	mov	r6, #0
     410:	mov	r7, r4
     414:	mov	r5, #0
     418:	ldr	r2, [pc, #380]	; 59c <print_type+0x59c>
     41c:	cmp	r2, #0
     420:	movne	r3, #1
     424:	moveq	r3, #0
     428:	mov	ip, #0
     42c:	cmp	r7, #0
     430:	movne	r0, r3
     434:	moveq	r0, ip
     438:	cmp	r0, #0
     43c:	bne	454 <print_type+0x454>
     440:	ldr	r0, [pc, #332]	; 594 <print_type+0x594>
     444:	ldr	r1, [pc, #272]	; 55c <print_type+0x55c>
     448:	mov	r2, #149	; 0x95
     44c:	ldr	r3, [pc, #340]	; 5a8 <print_type+0x5a8>
     450:	bl	0 <__assert_fail>
     454:	ldr	r0, [r7]
     458:	sub	r3, r7, r0
     45c:	ldrh	r1, [r3]
     460:	bic	r2, r1, #16711680	; 0xff0000
     464:	bic	r2, r2, #-16777216	; 0xff000000
     468:	cmp	r2, #10
     46c:	bcc	47c <print_type+0x47c>
     470:	ldrh	ip, [r3, #8]
     474:	bic	r5, ip, #16711680	; 0xff0000
     478:	bic	r5, r5, #-16777216	; 0xff000000
     47c:	cmp	r5, #0
     480:	beq	51c <print_type+0x51c>
     484:	cmp	r6, #0
     488:	bne	494 <print_type+0x494>
     48c:	ldr	r0, [pc, #236]	; 580 <print_type+0x580>
     490:	bl	0 <printf>
     494:	mov	r5, #0
     498:	ldr	r2, [pc, #252]	; 59c <print_type+0x59c>
     49c:	cmp	r2, #0
     4a0:	movne	r2, #1
     4a4:	moveq	r2, #0
     4a8:	mov	r1, #0
     4ac:	cmp	r4, #0
     4b0:	movne	r1, r2
     4b4:	moveq	r1, r1
     4b8:	cmp	r1, #0
     4bc:	bne	4d4 <print_type+0x4d4>
     4c0:	ldr	r0, [pc, #204]	; 594 <print_type+0x594>
     4c4:	ldr	r1, [pc, #144]	; 55c <print_type+0x55c>
     4c8:	mov	r2, #149	; 0x95
     4cc:	ldr	r3, [pc, #180]	; 588 <print_type+0x588>
     4d0:	bl	0 <__assert_fail>
     4d4:	ldr	r3, [r4]
     4d8:	sub	r3, r4, r3
     4dc:	ldrh	r2, [r3]
     4e0:	bic	r0, r2, #16711680	; 0xff0000
     4e4:	bic	r0, r0, #-16777216	; 0xff000000
     4e8:	cmp	r0, #10
     4ec:	bcc	4fc <print_type+0x4fc>
     4f0:	ldrh	r3, [r3, #8]
     4f4:	bic	r5, r3, #16711680	; 0xff0000
     4f8:	bic	r5, r5, #-16777216	; 0xff000000
     4fc:	cmp	r5, #0
     500:	beq	510 <print_type+0x510>
     504:	add	r0, r4, r5
     508:	ldr	r1, [r0]
     50c:	b	514 <print_type+0x514>
     510:	mvn	r1, #0
     514:	ldr	r0, [pc, #88]	; 574 <print_type+0x574>
     518:	bl	0 <printf>
     51c:	ldr	r0, [pc, #32]	; 544 <print_type+0x544>
     520:	bl	0 <printf>
     524:	ldr	r4, [sp, #8]
     528:	ldr	r5, [sp, #12]
     52c:	ldr	r6, [sp, #16]
     530:	ldr	r7, [sp, #20]
     534:	ldr	lr, [sp, #4]
     538:	add	sp, sp, #24
     53c:	bx	lr
     540:	.word	0x00000370
     544:	.word	0x0000034a
     548:	.word	0x000003d1
     54c:	.word	0x000003ff
     550:	.word	0x00000233
     554:	.word	0x00000180
     558:	.word	0x00000406
     55c:	.word	0x000002aa
     560:	.word	0x00000358
     564:	.word	0x000000e2
     568:	.word	0x000004f0
     56c:	.word	0x00000530
     570:	.word	0x00000176
     574:	.word	0x00000391
     578:	.word	0x00000170
     57c:	.word	0x0000023a
     580:	.word	0x000004a3
     584:	.word	0x00000000
     588:	.word	0x00000553
     58c:	.word	0x0000050b
     590:	.word	0x0000038b
     594:	.word	0x0000011a
     598:	.word	0x00000185
     59c:	.word	0x000001b8
     5a0:	.word	0x00000330
     5a4:	.word	0x00000172
     5a8:	.word	0x00000569
     5ac:	.word	0x0000035e
     5b0:	.word	0x00000439
     5b4:	.word	0x0000049d
     5b8:	.word	0x00000498
     5bc:	.word	0x000004f1

000005c0 <print_object>:
     5c0:	mov	ip, sp
     5c4:	sub	sp, sp, #40	; 0x28
     5c8:	str	ip, [sp]
     5cc:	str	lr, [sp, #4]
     5d0:	str	r4, [sp, #8]
     5d4:	str	r5, [sp, #12]
     5d8:	str	r6, [sp, #16]
     5dc:	str	r7, [sp, #20]
     5e0:	str	r8, [sp, #24]
     5e4:	str	r9, [sp, #28]
     5e8:	mov	r6, r0
     5ec:	mov	r5, r6
     5f0:	mov	r4, #0
     5f4:	ldr	r3, [pc, #2572]	; 1008 <print_object+0xa48>
     5f8:	cmp	r3, #0
     5fc:	movne	ip, #1
     600:	moveq	ip, #0
     604:	mov	r3, #0
     608:	cmp	r5, #0
     60c:	movne	r3, ip
     610:	moveq	r3, r3
     614:	cmp	r3, #0
     618:	bne	630 <print_object+0x70>
     61c:	ldr	r0, [pc, #2528]	; 1004 <print_object+0xa44>
     620:	ldr	r1, [pc, #2476]	; fd4 <print_object+0xa14>
     624:	mov	r2, #224	; 0xe0
     628:	ldr	r3, [pc, #2488]	; fe8 <print_object+0xa28>
     62c:	bl	0 <__assert_fail>
     630:	ldr	r1, [r5]
     634:	sub	ip, r5, r1
     638:	ldrh	r3, [ip]
     63c:	bic	r0, r3, #16711680	; 0xff0000
     640:	bic	r0, r0, #-16777216	; 0xff000000
     644:	cmp	r0, #8
     648:	bcc	658 <print_object+0x98>
     64c:	ldrh	r3, [ip, #6]
     650:	bic	r4, r3, #16711680	; 0xff0000
     654:	bic	r4, r4, #-16777216	; 0xff000000
     658:	cmp	r4, #0
     65c:	beq	674 <print_object+0xb4>
     660:	add	r3, r5, r4
     664:	ldr	ip, [r3]
     668:	add	r1, r3, ip
     66c:	add	r5, r1, #4
     670:	b	698 <print_object+0xd8>
     674:	mov	r2, #0
     678:	cmp	r2, #0
     67c:	bne	694 <print_object+0xd4>
     680:	ldr	r0, [pc, #2416]	; ff8 <print_object+0xa38>
     684:	ldr	r1, [pc, #2376]	; fd4 <print_object+0xa14>
     688:	mov	r2, #224	; 0xe0
     68c:	ldr	r3, [pc, #2388]	; fe8 <print_object+0xa28>
     690:	bl	0 <__assert_fail>
     694:	mov	r5, #0
     698:	mov	r7, r6
     69c:	mov	r4, #0
     6a0:	ldr	r1, [pc, #2400]	; 1008 <print_object+0xa48>
     6a4:	cmp	r1, #0
     6a8:	movne	r2, #1
     6ac:	moveq	r2, #0
     6b0:	mov	r3, #0
     6b4:	cmp	r7, #0
     6b8:	movne	r2, r2
     6bc:	moveq	r2, r3
     6c0:	cmp	r2, #0
     6c4:	bne	6dc <print_object+0x11c>
     6c8:	ldr	r0, [pc, #2356]	; 1004 <print_object+0xa44>
     6cc:	ldr	r1, [pc, #2304]	; fd4 <print_object+0xa14>
     6d0:	mov	r2, #218	; 0xda
     6d4:	ldr	r3, [pc, #2292]	; fd0 <print_object+0xa10>
     6d8:	bl	0 <__assert_fail>
     6dc:	ldr	r1, [r7]
     6e0:	sub	r0, r7, r1
     6e4:	ldrh	r3, [r0]
     6e8:	bic	r3, r3, #16711680	; 0xff0000
     6ec:	bic	r3, r3, #-16777216	; 0xff000000
     6f0:	cmp	r3, #6
     6f4:	bcc	704 <print_object+0x144>
     6f8:	ldrh	r1, [r0, #4]
     6fc:	bic	r4, r1, #16711680	; 0xff0000
     700:	bic	r4, r4, #-16777216	; 0xff000000
     704:	cmp	r4, #0
     708:	beq	720 <print_object+0x160>
     70c:	add	r0, r7, r4
     710:	ldr	r1, [r0]
     714:	add	r3, r0, r1
     718:	add	r1, r3, #4
     71c:	b	744 <print_object+0x184>
     720:	mov	ip, #0
     724:	cmp	ip, #0
     728:	bne	740 <print_object+0x180>
     72c:	ldr	r0, [pc, #2244]	; ff8 <print_object+0xa38>
     730:	ldr	r1, [pc, #2204]	; fd4 <print_object+0xa14>
     734:	mov	r2, #218	; 0xda
     738:	ldr	r3, [pc, #2192]	; fd0 <print_object+0xa10>
     73c:	bl	0 <__assert_fail>
     740:	mov	r1, #0
     744:	ldr	r0, [pc, #2268]	; 1028 <print_object+0xa68>
     748:	bl	0 <printf>
     74c:	ldr	r0, [pc, #2244]	; 1018 <print_object+0xa58>
     750:	bl	0 <printf>
     754:	mov	r7, #0
     758:	cmp	r5, #0
     75c:	beq	eac <print_object+0x8ec>
     760:	sub	lr, r5, #4096	; 0x1000
     764:	ldr	ip, [lr, #4092]	; 0xffc
     768:	cmp	r7, ip
     76c:	bcs	eac <print_object+0x8ec>
     770:	cmp	r7, #0
     774:	bls	780 <print_object+0x1c0>
     778:	ldr	r0, [pc, #2172]	; ffc <print_object+0xa3c>
     77c:	bl	0 <printf>
     780:	mov	r0, r5
     784:	add	r4, r0, r7, lsl #2
     788:	cmp	r0, #0
     78c:	beq	79c <print_object+0x1dc>
     790:	sub	lr, r0, #4096	; 0x1000
     794:	ldr	r3, [lr, #4092]	; 0xffc
     798:	b	7a0 <print_object+0x1e0>
     79c:	mov	r3, #0
     7a0:	ldr	ip, [pc, #2152]	; 1010 <print_object+0xa50>
     7a4:	cmp	ip, #0
     7a8:	movne	r2, #1
     7ac:	moveq	r2, #0
     7b0:	mov	r1, #0
     7b4:	cmp	r3, r7
     7b8:	movhi	r3, r2
     7bc:	movls	r3, r1
     7c0:	cmp	r3, #0
     7c4:	bne	7dc <print_object+0x21c>
     7c8:	ldr	r0, [pc, #2008]	; fa8 <print_object+0x9e8>
     7cc:	ldr	r1, [pc, #2048]	; fd4 <print_object+0xa14>
     7d0:	mov	r2, #192	; 0xc0
     7d4:	ldr	r3, [pc, #2064]	; fec <print_object+0xa2c>
     7d8:	bl	0 <__assert_fail>
     7dc:	ldr	r0, [r4]
     7e0:	add	r8, r4, r0
     7e4:	mov	r9, r8
     7e8:	mov	r4, #0
     7ec:	ldr	r0, [pc, #2068]	; 1008 <print_object+0xa48>
     7f0:	cmp	r0, #0
     7f4:	movne	ip, #1
     7f8:	moveq	ip, #0
     7fc:	mov	r0, #0
     800:	cmp	r9, #0
     804:	movne	ip, ip
     808:	moveq	ip, r0
     80c:	cmp	ip, #0
     810:	bne	828 <print_object+0x268>
     814:	ldr	r0, [pc, #2024]	; 1004 <print_object+0xa44>
     818:	ldr	r1, [pc, #1972]	; fd4 <print_object+0xa14>
     81c:	mov	r2, #195	; 0xc3
     820:	ldr	r3, [pc, #1956]	; fcc <print_object+0xa0c>
     824:	bl	0 <__assert_fail>
     828:	ldr	r0, [r9]
     82c:	sub	r1, r9, r0
     830:	ldrh	ip, [r1]
     834:	bic	ip, ip, #16711680	; 0xff0000
     838:	bic	ip, ip, #-16777216	; 0xff000000
     83c:	cmp	ip, #6
     840:	bcc	850 <print_object+0x290>
     844:	ldrh	r0, [r1, #4]
     848:	bic	r4, r0, #16711680	; 0xff0000
     84c:	bic	r4, r4, #-16777216	; 0xff000000
     850:	cmp	r4, #0
     854:	beq	86c <print_object+0x2ac>
     858:	add	r1, r9, r4
     85c:	ldr	ip, [r1]
     860:	add	r0, r1, ip
     864:	add	r1, r0, #4
     868:	b	890 <print_object+0x2d0>
     86c:	mov	r3, #0
     870:	cmp	r3, #0
     874:	bne	88c <print_object+0x2cc>
     878:	ldr	r0, [pc, #1912]	; ff8 <print_object+0xa38>
     87c:	ldr	r1, [pc, #1872]	; fd4 <print_object+0xa14>
     880:	mov	r2, #195	; 0xc3
     884:	ldr	r3, [pc, #1856]	; fcc <print_object+0xa0c>
     888:	bl	0 <__assert_fail>
     88c:	mov	r1, #0
     890:	ldr	r0, [pc, #1832]	; fc0 <print_object+0xa00>
     894:	bl	0 <printf>
     898:	mov	r9, r8
     89c:	mov	r4, #0
     8a0:	ldr	r2, [pc, #1888]	; 1008 <print_object+0xa48>
     8a4:	cmp	r2, #0
     8a8:	movne	ip, #1
     8ac:	moveq	ip, #0
     8b0:	mov	r2, #0
     8b4:	cmp	r9, #0
     8b8:	movne	ip, ip
     8bc:	moveq	ip, r2
     8c0:	cmp	ip, #0
     8c4:	bne	8dc <print_object+0x31c>
     8c8:	ldr	r0, [pc, #1844]	; 1004 <print_object+0xa44>
     8cc:	ldr	r1, [pc, #1792]	; fd4 <print_object+0xa14>
     8d0:	mov	r2, #201	; 0xc9
     8d4:	ldr	r3, [pc, #1880]	; 1034 <print_object+0xa74>
     8d8:	bl	0 <__assert_fail>
     8dc:	ldr	r0, [r9]
     8e0:	sub	r2, r9, r0
     8e4:	ldrh	r3, [r2]
     8e8:	bic	r3, r3, #16711680	; 0xff0000
     8ec:	bic	r3, r3, #-16777216	; 0xff000000
     8f0:	cmp	r3, #8
     8f4:	bcc	904 <print_object+0x344>
     8f8:	ldrh	ip, [r2, #6]
     8fc:	bic	r4, ip, #16711680	; 0xff0000
     900:	bic	r4, r4, #-16777216	; 0xff000000
     904:	cmp	r4, #0
     908:	beq	91c <print_object+0x35c>
     90c:	add	r0, r9, r4
     910:	ldr	ip, [r0]
     914:	add	r0, r0, ip
     918:	b	940 <print_object+0x380>
     91c:	mov	r3, #0
     920:	cmp	r3, #0
     924:	bne	93c <print_object+0x37c>
     928:	ldr	r0, [pc, #1736]	; ff8 <print_object+0xa38>
     92c:	ldr	r1, [pc, #1696]	; fd4 <print_object+0xa14>
     930:	mov	r2, #201	; 0xc9
     934:	ldr	r3, [pc, #1784]	; 1034 <print_object+0xa74>
     938:	bl	0 <__assert_fail>
     93c:	mov	r0, #0
     940:	bl	0 <print_type>
     944:	mov	r9, r8
     948:	mov	r4, #0
     94c:	ldr	r2, [pc, #1716]	; 1008 <print_object+0xa48>
     950:	cmp	r2, #0
     954:	movne	r1, #1
     958:	moveq	r1, #0
     95c:	mov	r3, #0
     960:	cmp	r9, #0
     964:	movne	r2, r1
     968:	moveq	r2, r3
     96c:	cmp	r2, #0
     970:	bne	988 <print_object+0x3c8>
     974:	ldr	r0, [pc, #1672]	; 1004 <print_object+0xa44>
     978:	ldr	r1, [pc, #1620]	; fd4 <print_object+0xa14>
     97c:	mov	r2, #202	; 0xca
     980:	ldr	r3, [pc, #1620]	; fdc <print_object+0xa1c>
     984:	bl	0 <__assert_fail>
     988:	ldr	r2, [r9]
     98c:	sub	r2, r9, r2
     990:	ldrh	r1, [r2]
     994:	bic	r1, r1, #16711680	; 0xff0000
     998:	bic	r1, r1, #-16777216	; 0xff000000
     99c:	cmp	r1, #10
     9a0:	bcc	9b0 <print_object+0x3f0>
     9a4:	ldrh	r2, [r2, #8]
     9a8:	bic	r4, r2, #16711680	; 0xff0000
     9ac:	bic	r4, r4, #-16777216	; 0xff000000
     9b0:	cmp	r4, #0
     9b4:	beq	a4c <print_object+0x48c>
     9b8:	mov	r9, r8
     9bc:	mov	r4, #0
     9c0:	ldr	r0, [pc, #1600]	; 1008 <print_object+0xa48>
     9c4:	cmp	r0, #0
     9c8:	movne	r2, #1
     9cc:	moveq	r2, #0
     9d0:	mov	r0, #0
     9d4:	cmp	r9, #0
     9d8:	movne	ip, r2
     9dc:	moveq	ip, r0
     9e0:	cmp	ip, #0
     9e4:	bne	9fc <print_object+0x43c>
     9e8:	ldr	r0, [pc, #1556]	; 1004 <print_object+0xa44>
     9ec:	ldr	r1, [pc, #1504]	; fd4 <print_object+0xa14>
     9f0:	mov	r2, #202	; 0xca
     9f4:	ldr	r3, [pc, #1464]	; fb4 <print_object+0x9f4>
     9f8:	bl	0 <__assert_fail>
     9fc:	ldr	r0, [r9]
     a00:	sub	r0, r9, r0
     a04:	ldrh	r1, [r0]
     a08:	bic	ip, r1, #16711680	; 0xff0000
     a0c:	bic	ip, ip, #-16777216	; 0xff000000
     a10:	cmp	ip, #10
     a14:	bcc	a24 <print_object+0x464>
     a18:	ldrh	r3, [r0, #8]
     a1c:	bic	r4, r3, #16711680	; 0xff0000
     a20:	bic	r4, r4, #-16777216	; 0xff000000
     a24:	cmp	r4, #0
     a28:	beq	a38 <print_object+0x478>
     a2c:	add	ip, r9, r4
     a30:	ldrh	r3, [ip]
     a34:	b	a3c <print_object+0x47c>
     a38:	mov	r3, #0
     a3c:	bic	r1, r3, #16711680	; 0xff0000
     a40:	bic	r1, r1, #-16777216	; 0xff000000
     a44:	ldr	r0, [pc, #1392]	; fbc <print_object+0x9fc>
     a48:	bl	0 <printf>
     a4c:	mov	r9, r8
     a50:	mov	r4, #0
     a54:	ldr	r3, [pc, #1452]	; 1008 <print_object+0xa48>
     a58:	cmp	r3, #0
     a5c:	movne	ip, #1
     a60:	moveq	ip, #0
     a64:	mov	r0, #0
     a68:	cmp	r9, #0
     a6c:	movne	r1, ip
     a70:	moveq	r1, r0
     a74:	cmp	r1, #0
     a78:	bne	a90 <print_object+0x4d0>
     a7c:	ldr	r0, [pc, #1408]	; 1004 <print_object+0xa44>
     a80:	ldr	r1, [pc, #1356]	; fd4 <print_object+0xa14>
     a84:	mov	r2, #204	; 0xcc
     a88:	ldr	r3, [pc, #1332]	; fc4 <print_object+0xa04>
     a8c:	bl	0 <__assert_fail>
     a90:	ldr	r2, [r9]
     a94:	sub	r0, r9, r2
     a98:	ldrh	r2, [r0]
     a9c:	bic	ip, r2, #16711680	; 0xff0000
     aa0:	bic	ip, ip, #-16777216	; 0xff000000
     aa4:	cmp	ip, #14
     aa8:	bcc	ab8 <print_object+0x4f8>
     aac:	ldrh	r1, [r0, #12]
     ab0:	bic	r4, r1, #16711680	; 0xff0000
     ab4:	bic	r4, r4, #-16777216	; 0xff000000
     ab8:	cmp	r4, #0
     abc:	beq	b54 <print_object+0x594>
     ac0:	mov	r4, #0
     ac4:	ldr	r0, [pc, #1340]	; 1008 <print_object+0xa48>
     ac8:	cmp	r0, #0
     acc:	movne	r2, #1
     ad0:	moveq	r2, #0
     ad4:	mov	r1, #0
     ad8:	cmp	r8, #0
     adc:	movne	ip, r2
     ae0:	moveq	ip, r1
     ae4:	cmp	ip, #0
     ae8:	bne	b00 <print_object+0x540>
     aec:	ldr	r0, [pc, #1296]	; 1004 <print_object+0xa44>
     af0:	ldr	r1, [pc, #1244]	; fd4 <print_object+0xa14>
     af4:	mov	r2, #204	; 0xcc
     af8:	ldr	r3, [pc, #1196]	; fac <print_object+0x9ec>
     afc:	bl	0 <__assert_fail>
     b00:	mov	r0, r8
     b04:	ldr	r1, [r0]
     b08:	sub	ip, r8, r1
     b0c:	ldrh	r2, [ip]
     b10:	bic	r3, r2, #16711680	; 0xff0000
     b14:	bic	r3, r3, #-16777216	; 0xff000000
     b18:	cmp	r3, #14
     b1c:	bcc	b2c <print_object+0x56c>
     b20:	ldrh	r1, [ip, #12]
     b24:	bic	r4, r1, #16711680	; 0xff0000
     b28:	bic	r4, r4, #-16777216	; 0xff000000
     b2c:	cmp	r4, #0
     b30:	beq	b44 <print_object+0x584>
     b34:	add	ip, r8, r4
     b38:	ldr	r2, [ip]
     b3c:	ldr	r3, [ip, #4]
     b40:	b	b4c <print_object+0x58c>
     b44:	mov	r3, #0
     b48:	mov	r2, #0
     b4c:	ldr	r0, [pc, #1224]	; 101c <print_object+0xa5c>
     b50:	bl	0 <printf>
     b54:	mov	r9, r8
     b58:	mov	r4, #0
     b5c:	ldr	r3, [pc, #1188]	; 1008 <print_object+0xa48>
     b60:	cmp	r3, #0
     b64:	movne	r1, #1
     b68:	moveq	r1, #0
     b6c:	mov	r0, #0
     b70:	cmp	r9, #0
     b74:	movne	r3, r1
     b78:	moveq	r3, r0
     b7c:	cmp	r3, #0
     b80:	bne	b98 <print_object+0x5d8>
     b84:	ldr	r0, [pc, #1144]	; 1004 <print_object+0xa44>
     b88:	ldr	r1, [pc, #1092]	; fd4 <print_object+0xa14>
     b8c:	mov	r2, #205	; 0xcd
     b90:	ldr	r3, [pc, #1056]	; fb8 <print_object+0x9f8>
     b94:	bl	0 <__assert_fail>
     b98:	ldr	r2, [r9]
     b9c:	sub	r2, r9, r2
     ba0:	ldrh	r0, [r2]
     ba4:	bic	r3, r0, #16711680	; 0xff0000
     ba8:	bic	r3, r3, #-16777216	; 0xff000000
     bac:	cmp	r3, #16
     bb0:	bcc	bc0 <print_object+0x600>
     bb4:	ldrh	ip, [r2, #14]
     bb8:	bic	r4, ip, #16711680	; 0xff0000
     bbc:	bic	r4, r4, #-16777216	; 0xff000000
     bc0:	cmp	r4, #0
     bc4:	beq	c70 <print_object+0x6b0>
     bc8:	mov	r4, #0
     bcc:	ldr	r0, [pc, #1076]	; 1008 <print_object+0xa48>
     bd0:	cmp	r0, #0
     bd4:	movne	r2, #1
     bd8:	moveq	r2, #0
     bdc:	mov	ip, #0
     be0:	cmp	r8, #0
     be4:	movne	r3, r2
     be8:	moveq	r3, ip
     bec:	cmp	r3, #0
     bf0:	bne	c08 <print_object+0x648>
     bf4:	ldr	r0, [pc, #1032]	; 1004 <print_object+0xa44>
     bf8:	ldr	r1, [pc, #980]	; fd4 <print_object+0xa14>
     bfc:	mov	r2, #205	; 0xcd
     c00:	ldr	r3, [pc, #1060]	; 102c <print_object+0xa6c>
     c04:	bl	0 <__assert_fail>
     c08:	mov	ip, r8
     c0c:	ldr	r1, [ip]
     c10:	sub	r2, r8, r1
     c14:	ldrh	r0, [r2]
     c18:	bic	r0, r0, #16711680	; 0xff0000
     c1c:	bic	r0, r0, #-16777216	; 0xff000000
     c20:	cmp	r0, #16
     c24:	bcc	c34 <print_object+0x674>
     c28:	ldrh	r1, [r2, #14]
     c2c:	bic	r4, r1, #16711680	; 0xff0000
     c30:	bic	r4, r4, #-16777216	; 0xff000000
     c34:	cmp	r4, #0
     c38:	beq	c60 <print_object+0x6a0>
     c3c:	add	r2, r8, r4
     c40:	vldr	d0, [r2]
     c44:	vstr	d0, [sp, #32]
     c48:	ldr	r2, [sp, #32]
     c4c:	ldr	r0, [sp, #36]	; 0x24
     c50:	str	r2, [sp, #32]
     c54:	str	r0, [sp, #36]	; 0x24
     c58:	vldr	d2, [sp, #32]
     c5c:	b	c64 <print_object+0x6a4>
     c60:	vldr	d2, [pc, #976]	; 1038 <print_object+0xa78>
     c64:	ldr	r0, [pc, #948]	; 1020 <print_object+0xa60>
     c68:	vmov	r2, r3, d2
     c6c:	bl	0 <printf>
     c70:	mov	r9, r8
     c74:	mov	r4, #0
     c78:	ldr	r3, [pc, #904]	; 1008 <print_object+0xa48>
     c7c:	cmp	r3, #0
     c80:	movne	ip, #1
     c84:	moveq	ip, #0
     c88:	mov	r1, #0
     c8c:	cmp	r9, #0
     c90:	movne	r1, ip
     c94:	moveq	r1, r1
     c98:	cmp	r1, #0
     c9c:	bne	cb4 <print_object+0x6f4>
     ca0:	ldr	r0, [pc, #860]	; 1004 <print_object+0xa44>
     ca4:	ldr	r1, [pc, #808]	; fd4 <print_object+0xa14>
     ca8:	mov	r2, #207	; 0xcf
     cac:	ldr	r3, [pc, #844]	; 1000 <print_object+0xa40>
     cb0:	bl	0 <__assert_fail>
     cb4:	ldr	r2, [r9]
     cb8:	sub	r1, r9, r2
     cbc:	ldrh	r2, [r1]
     cc0:	bic	r0, r2, #16711680	; 0xff0000
     cc4:	bic	r0, r0, #-16777216	; 0xff000000
     cc8:	cmp	r0, #20
     ccc:	bcc	cdc <print_object+0x71c>
     cd0:	ldrh	r3, [r1, #18]
     cd4:	bic	r4, r3, #16711680	; 0xff0000
     cd8:	bic	r4, r4, #-16777216	; 0xff000000
     cdc:	cmp	r4, #0
     ce0:	beq	d88 <print_object+0x7c8>
     ce4:	mov	r9, r8
     ce8:	mov	r4, #0
     cec:	ldr	r2, [pc, #788]	; 1008 <print_object+0xa48>
     cf0:	cmp	r2, #0
     cf4:	movne	r1, #1
     cf8:	moveq	r1, #0
     cfc:	mov	r2, #0
     d00:	cmp	r9, #0
     d04:	movne	r3, r1
     d08:	moveq	r3, r2
     d0c:	cmp	r3, #0
     d10:	bne	d28 <print_object+0x768>
     d14:	ldr	r0, [pc, #744]	; 1004 <print_object+0xa44>
     d18:	ldr	r1, [pc, #692]	; fd4 <print_object+0xa14>
     d1c:	mov	r2, #207	; 0xcf
     d20:	ldr	r3, [pc, #712]	; ff0 <print_object+0xa30>
     d24:	bl	0 <__assert_fail>
     d28:	ldr	ip, [r9]
     d2c:	sub	r2, r9, ip
     d30:	ldrh	r1, [r2]
     d34:	bic	ip, r1, #16711680	; 0xff0000
     d38:	bic	ip, ip, #-16777216	; 0xff000000
     d3c:	cmp	ip, #20
     d40:	bcc	d50 <print_object+0x790>
     d44:	ldrh	r2, [r2, #18]
     d48:	bic	r4, r2, #16711680	; 0xff0000
     d4c:	bic	r4, r4, #-16777216	; 0xff000000
     d50:	cmp	r4, #0
     d54:	beq	d64 <print_object+0x7a4>
     d58:	add	r3, r9, r4
     d5c:	ldrb	ip, [r3]
     d60:	b	d68 <print_object+0x7a8>
     d64:	mov	ip, #0
     d68:	and	r2, ip, #255	; 0xff
     d6c:	ldr	r3, [pc, #596]	; fc8 <print_object+0xa08>
     d70:	ldr	r0, [pc, #696]	; 1030 <print_object+0xa70>
     d74:	cmp	r2, #0
     d78:	movne	r1, r3
     d7c:	moveq	r1, r0
     d80:	ldr	r0, [pc, #604]	; fe4 <print_object+0xa24>
     d84:	bl	0 <printf>
     d88:	mov	r9, r8
     d8c:	mov	r4, #0
     d90:	ldr	ip, [pc, #624]	; 1008 <print_object+0xa48>
     d94:	cmp	ip, #0
     d98:	movne	ip, #1
     d9c:	moveq	ip, #0
     da0:	mov	r0, #0
     da4:	cmp	r9, #0
     da8:	movne	r1, ip
     dac:	moveq	r1, r0
     db0:	cmp	r1, #0
     db4:	bne	dcc <print_object+0x80c>
     db8:	ldr	r0, [pc, #580]	; 1004 <print_object+0xa44>
     dbc:	ldr	r1, [pc, #528]	; fd4 <print_object+0xa14>
     dc0:	mov	r2, #208	; 0xd0
     dc4:	ldr	r3, [pc, #600]	; 1024 <print_object+0xa64>
     dc8:	bl	0 <__assert_fail>
     dcc:	ldr	r3, [r9]
     dd0:	sub	r2, r9, r3
     dd4:	ldrh	r0, [r2]
     dd8:	bic	r1, r0, #16711680	; 0xff0000
     ddc:	bic	r1, r1, #-16777216	; 0xff000000
     de0:	cmp	r1, #22
     de4:	bcc	df4 <print_object+0x834>
     de8:	ldrh	ip, [r2, #20]
     dec:	bic	r4, ip, #16711680	; 0xff0000
     df0:	bic	r4, r4, #-16777216	; 0xff000000
     df4:	cmp	r4, #0
     df8:	beq	e9c <print_object+0x8dc>
     dfc:	mov	r4, #0
     e00:	ldr	r3, [pc, #512]	; 1008 <print_object+0xa48>
     e04:	cmp	r3, #0
     e08:	movne	r1, #1
     e0c:	moveq	r1, #0
     e10:	mov	r2, #0
     e14:	cmp	r8, #0
     e18:	movne	r0, r1
     e1c:	moveq	r0, r2
     e20:	cmp	r0, #0
     e24:	bne	e3c <print_object+0x87c>
     e28:	ldr	r0, [pc, #468]	; 1004 <print_object+0xa44>
     e2c:	ldr	r1, [pc, #416]	; fd4 <print_object+0xa14>
     e30:	mov	r2, #208	; 0xd0
     e34:	ldr	r3, [pc, #464]	; 100c <print_object+0xa4c>
     e38:	bl	0 <__assert_fail>
     e3c:	ldr	r1, [r8]
     e40:	sub	r2, r8, r1
     e44:	ldrh	r3, [r2]
     e48:	bic	ip, r3, #16711680	; 0xff0000
     e4c:	bic	ip, ip, #-16777216	; 0xff000000
     e50:	cmp	ip, #22
     e54:	bcc	e64 <print_object+0x8a4>
     e58:	ldrh	ip, [r2, #20]
     e5c:	bic	r4, ip, #16711680	; 0xff0000
     e60:	bic	r4, r4, #-16777216	; 0xff000000
     e64:	cmp	r4, #0
     e68:	beq	e78 <print_object+0x8b8>
     e6c:	add	r3, r8, r4
     e70:	ldrb	r3, [r3]
     e74:	b	e7c <print_object+0x8bc>
     e78:	mov	r3, #0
     e7c:	and	r0, r3, #255	; 0xff
     e80:	ldr	r1, [pc, #320]	; fc8 <print_object+0xa08>
     e84:	ldr	ip, [pc, #420]	; 1030 <print_object+0xa70>
     e88:	cmp	r0, #0
     e8c:	movne	r1, r1
     e90:	moveq	r1, ip
     e94:	ldr	r0, [pc, #344]	; ff4 <print_object+0xa34>
     e98:	bl	0 <printf>
     e9c:	ldr	r0, [pc, #268]	; fb0 <print_object+0x9f0>
     ea0:	bl	0 <printf>
     ea4:	add	r7, r7, #1
     ea8:	b	758 <print_object+0x198>
     eac:	ldr	r0, [pc, #300]	; fe0 <print_object+0xa20>
     eb0:	bl	0 <printf>
     eb4:	mov	r5, r6
     eb8:	mov	r4, #0
     ebc:	ldr	r3, [pc, #324]	; 1008 <print_object+0xa48>
     ec0:	cmp	r3, #0
     ec4:	movne	r1, #1
     ec8:	moveq	r1, #0
     ecc:	mov	r2, #0
     ed0:	cmp	r5, #0
     ed4:	movne	r1, r1
     ed8:	moveq	r1, r2
     edc:	cmp	r1, #0
     ee0:	bne	ef8 <print_object+0x938>
     ee4:	ldr	r0, [pc, #280]	; 1004 <print_object+0xa44>
     ee8:	ldr	r1, [pc, #228]	; fd4 <print_object+0xa14>
     eec:	mov	r2, #225	; 0xe1
     ef0:	ldr	r3, [pc, #284]	; 1014 <print_object+0xa54>
     ef4:	bl	0 <__assert_fail>
     ef8:	ldr	r2, [r5]
     efc:	sub	r3, r5, r2
     f00:	ldrh	r0, [r3]
     f04:	bic	r2, r0, #16711680	; 0xff0000
     f08:	bic	r2, r2, #-16777216	; 0xff000000
     f0c:	cmp	r2, #10
     f10:	bcc	f20 <print_object+0x960>
     f14:	ldrh	r3, [r3, #8]
     f18:	bic	r4, r3, #16711680	; 0xff0000
     f1c:	bic	r4, r4, #-16777216	; 0xff000000
     f20:	cmp	r4, #0
     f24:	beq	1064 <print_object+0xaa4>
     f28:	mov	r5, r6
     f2c:	mov	r4, #0
     f30:	ldr	ip, [pc, #208]	; 1008 <print_object+0xa48>
     f34:	cmp	ip, #0
     f38:	movne	r0, #1
     f3c:	moveq	r0, #0
     f40:	mov	ip, #0
     f44:	cmp	r5, #0
     f48:	movne	r3, r0
     f4c:	moveq	r3, ip
     f50:	cmp	r3, #0
     f54:	bne	f6c <print_object+0x9ac>
     f58:	ldr	r0, [pc, #164]	; 1004 <print_object+0xa44>
     f5c:	ldr	r1, [pc, #112]	; fd4 <print_object+0xa14>
     f60:	mov	r2, #225	; 0xe1
     f64:	ldr	r3, [pc, #108]	; fd8 <print_object+0xa18>
     f68:	bl	0 <__assert_fail>
     f6c:	ldr	ip, [r5]
     f70:	sub	r2, r5, ip
     f74:	ldrh	ip, [r2]
     f78:	bic	r3, ip, #16711680	; 0xff0000
     f7c:	bic	r3, r3, #-16777216	; 0xff000000
     f80:	cmp	r3, #10
     f84:	bcc	f94 <print_object+0x9d4>
     f88:	ldrh	ip, [r2, #8]
     f8c:	bic	r4, ip, #16711680	; 0xff0000
     f90:	bic	r4, r4, #-16777216	; 0xff000000
     f94:	cmp	r4, #0
     f98:	beq	1040 <print_object+0xa80>
     f9c:	add	r3, r5, r4
     fa0:	ldrb	r1, [r3]
     fa4:	b	1044 <print_object+0xa84>
     fa8:	.word	0x0000043e
     fac:	.word	0x0000074f
     fb0:	.word	0x0000034a
     fb4:	.word	0x0000071c
     fb8:	.word	0x000007ba
     fbc:	.word	0x00000013
     fc0:	.word	0x000000e7
     fc4:	.word	0x00000770
     fc8:	.word	0x000001a2
     fcc:	.word	0x000006f0
     fd0:	.word	0x00000870
     fd4:	.word	0x000002aa
     fd8:	.word	0x000008a0
     fdc:	.word	0x00000730
     fe0:	.word	0x000001b6
     fe4:	.word	0x000000fc
     fe8:	.word	0x00000887
     fec:	.word	0x000006d8
     ff0:	.word	0x000007e3
     ff4:	.word	0x000001d2
     ff8:	.word	0x00000240
     ffc:	.word	0x000004a3
    1000:	.word	0x000007fd
    1004:	.word	0x0000011a
    1008:	.word	0x000001b8
    100c:	.word	0x00000822
    1010:	.word	0x00000140
    1014:	.word	0x000008bc
    1018:	.word	0x000003f3
    101c:	.word	0x0000018a
    1020:	.word	0x00000374
    1024:	.word	0x00000837
    1028:	.word	0x00000006
    102c:	.word	0x0000079c
    1030:	.word	0x00000417
    1034:	.word	0x00000706
	...
    1040:	mov	r1, #0
    1044:	and	r1, r1, #255	; 0xff
    1048:	ldr	r3, [pc, #576]	; 1290 <print_object+0xcd0>
    104c:	ldr	r0, [pc, #616]	; 12bc <print_object+0xcfc>
    1050:	cmp	r1, #0
    1054:	movne	r1, r3
    1058:	moveq	r1, r0
    105c:	ldr	r0, [pc, #588]	; 12b0 <print_object+0xcf0>
    1060:	bl	0 <printf>
    1064:	mov	r5, r6
    1068:	mov	r4, #0
    106c:	ldr	r0, [pc, #568]	; 12ac <print_object+0xcec>
    1070:	cmp	r0, #0
    1074:	movne	r0, #1
    1078:	moveq	r0, #0
    107c:	mov	r1, #0
    1080:	cmp	r5, #0
    1084:	movne	r3, r0
    1088:	moveq	r3, r1
    108c:	cmp	r3, #0
    1090:	bne	10a8 <print_object+0xae8>
    1094:	ldr	r0, [pc, #524]	; 12a8 <print_object+0xce8>
    1098:	ldr	r1, [pc, #504]	; 1298 <print_object+0xcd8>
    109c:	mov	r2, #226	; 0xe2
    10a0:	ldr	r3, [pc, #504]	; 12a0 <print_object+0xce0>
    10a4:	bl	0 <__assert_fail>
    10a8:	ldr	r2, [r5]
    10ac:	sub	r3, r5, r2
    10b0:	ldrh	r0, [r3]
    10b4:	bic	r0, r0, #16711680	; 0xff0000
    10b8:	bic	r0, r0, #-16777216	; 0xff000000
    10bc:	cmp	r0, #12
    10c0:	bcc	10d0 <print_object+0xb10>
    10c4:	ldrh	r0, [r3, #10]
    10c8:	bic	r4, r0, #16711680	; 0xff0000
    10cc:	bic	r4, r4, #-16777216	; 0xff000000
    10d0:	cmp	r4, #0
    10d4:	beq	1164 <print_object+0xba4>
    10d8:	mov	r4, r6
    10dc:	mov	r5, #0
    10e0:	ldr	r0, [pc, #452]	; 12ac <print_object+0xcec>
    10e4:	cmp	r0, #0
    10e8:	movne	r2, #1
    10ec:	moveq	r2, #0
    10f0:	mov	r1, #0
    10f4:	cmp	r4, #0
    10f8:	movne	r1, r2
    10fc:	moveq	r1, r1
    1100:	cmp	r1, #0
    1104:	bne	111c <print_object+0xb5c>
    1108:	ldr	r0, [pc, #408]	; 12a8 <print_object+0xce8>
    110c:	ldr	r1, [pc, #388]	; 1298 <print_object+0xcd8>
    1110:	mov	r2, #226	; 0xe2
    1114:	ldr	r3, [pc, #392]	; 12a4 <print_object+0xce4>
    1118:	bl	0 <__assert_fail>
    111c:	ldr	r1, [r4]
    1120:	sub	r0, r4, r1
    1124:	ldrh	r3, [r0]
    1128:	bic	r3, r3, #16711680	; 0xff0000
    112c:	bic	r3, r3, #-16777216	; 0xff000000
    1130:	cmp	r3, #12
    1134:	bcc	1144 <print_object+0xb84>
    1138:	ldrh	r2, [r0, #10]
    113c:	bic	r5, r2, #16711680	; 0xff0000
    1140:	bic	r5, r5, #-16777216	; 0xff000000
    1144:	cmp	r5, #0
    1148:	beq	1158 <print_object+0xb98>
    114c:	add	r1, r4, r5
    1150:	ldr	r1, [r1]
    1154:	b	115c <print_object+0xb9c>
    1158:	mov	r1, #0
    115c:	ldr	r0, [pc, #312]	; 129c <print_object+0xcdc>
    1160:	bl	0 <printf>
    1164:	mov	r5, r6
    1168:	mov	r4, #0
    116c:	ldr	r3, [pc, #312]	; 12ac <print_object+0xcec>
    1170:	cmp	r3, #0
    1174:	movne	r1, #1
    1178:	moveq	r1, #0
    117c:	mov	r2, #0
    1180:	cmp	r5, #0
    1184:	movne	r0, r1
    1188:	moveq	r0, r2
    118c:	cmp	r0, #0
    1190:	bne	11a8 <print_object+0xbe8>
    1194:	ldr	r0, [pc, #268]	; 12a8 <print_object+0xce8>
    1198:	ldr	r1, [pc, #248]	; 1298 <print_object+0xcd8>
    119c:	mov	r2, #227	; 0xe3
    11a0:	ldr	r3, [pc, #236]	; 1294 <print_object+0xcd4>
    11a4:	bl	0 <__assert_fail>
    11a8:	ldr	r0, [r5]
    11ac:	sub	r3, r5, r0
    11b0:	ldrh	ip, [r3]
    11b4:	bic	r2, ip, #16711680	; 0xff0000
    11b8:	bic	r2, r2, #-16777216	; 0xff000000
    11bc:	cmp	r2, #14
    11c0:	bcc	11d0 <print_object+0xc10>
    11c4:	ldrh	ip, [r3, #12]
    11c8:	bic	r4, ip, #16711680	; 0xff0000
    11cc:	bic	r4, r4, #-16777216	; 0xff000000
    11d0:	cmp	r4, #0
    11d4:	beq	1260 <print_object+0xca0>
    11d8:	mov	r4, #0
    11dc:	ldr	r1, [pc, #200]	; 12ac <print_object+0xcec>
    11e0:	cmp	r1, #0
    11e4:	movne	r2, #1
    11e8:	moveq	r2, #0
    11ec:	mov	r0, #0
    11f0:	cmp	r6, #0
    11f4:	movne	r0, r2
    11f8:	moveq	r0, r0
    11fc:	cmp	r0, #0
    1200:	bne	1218 <print_object+0xc58>
    1204:	ldr	r0, [pc, #156]	; 12a8 <print_object+0xce8>
    1208:	ldr	r1, [pc, #136]	; 1298 <print_object+0xcd8>
    120c:	mov	r2, #227	; 0xe3
    1210:	ldr	r3, [pc, #160]	; 12b8 <print_object+0xcf8>
    1214:	bl	0 <__assert_fail>
    1218:	ldr	r1, [r6]
    121c:	sub	r2, r6, r1
    1220:	ldrh	r3, [r2]
    1224:	bic	r0, r3, #16711680	; 0xff0000
    1228:	bic	r0, r0, #-16777216	; 0xff000000
    122c:	cmp	r0, #14
    1230:	bcc	1240 <print_object+0xc80>
    1234:	ldrh	r1, [r2, #12]
    1238:	bic	r4, r1, #16711680	; 0xff0000
    123c:	bic	r4, r4, #-16777216	; 0xff000000
    1240:	cmp	r4, #0
    1244:	beq	1254 <print_object+0xc94>
    1248:	add	r0, r6, r4
    124c:	ldr	r1, [r0]
    1250:	b	1258 <print_object+0xc98>
    1254:	mov	r1, #0
    1258:	ldr	r0, [pc, #84]	; 12b4 <print_object+0xcf4>
    125c:	bl	0 <printf>
    1260:	ldr	r0, [pc, #36]	; 128c <print_object+0xccc>
    1264:	bl	0 <printf>
    1268:	ldr	r4, [sp, #8]
    126c:	ldr	r5, [sp, #12]
    1270:	ldr	r6, [sp, #16]
    1274:	ldr	r7, [sp, #20]
    1278:	ldr	r8, [sp, #24]
    127c:	ldr	r9, [sp, #28]
    1280:	ldr	lr, [sp, #4]
    1284:	add	sp, sp, #40	; 0x28
    1288:	bx	lr
    128c:	.word	0x0000034a
    1290:	.word	0x000001a2
    1294:	.word	0x0000093f
    1298:	.word	0x000002aa
    129c:	.word	0x000001dc
    12a0:	.word	0x000008fe
    12a4:	.word	0x000008e3
    12a8:	.word	0x0000011a
    12ac:	.word	0x000001b8
    12b0:	.word	0x0000001d
    12b4:	.word	0x0000028a
    12b8:	.word	0x00000924
    12bc:	.word	0x00000417

000012c0 <print_enum>:
    12c0:	mov	ip, sp
    12c4:	sub	sp, sp, #32
    12c8:	str	ip, [sp]
    12cc:	str	lr, [sp, #4]
    12d0:	str	r4, [sp, #8]
    12d4:	str	r5, [sp, #12]
    12d8:	str	r6, [sp, #16]
    12dc:	str	r7, [sp, #20]
    12e0:	str	r8, [sp, #24]
    12e4:	str	r9, [sp, #28]
    12e8:	mov	r7, r0
    12ec:	mov	r5, r7
    12f0:	mov	r4, #0
    12f4:	ldr	r0, [pc, #1820]	; 1a18 <print_enum+0x758>
    12f8:	cmp	r0, #0
    12fc:	movne	r3, #1
    1300:	moveq	r3, #0
    1304:	mov	ip, #0
    1308:	cmp	r5, #0
    130c:	movne	r2, r3
    1310:	moveq	r2, ip
    1314:	cmp	r2, #0
    1318:	bne	1330 <print_enum+0x70>
    131c:	ldr	r0, [pc, #1772]	; 1a10 <print_enum+0x750>
    1320:	ldr	r1, [pc, #1720]	; 19e0 <print_enum+0x720>
    1324:	mov	r2, #177	; 0xb1
    1328:	ldr	r3, [pc, #1696]	; 19d0 <print_enum+0x710>
    132c:	bl	0 <__assert_fail>
    1330:	ldr	ip, [r5]
    1334:	sub	ip, r5, ip
    1338:	ldrh	r2, [ip]
    133c:	bic	r3, r2, #16711680	; 0xff0000
    1340:	bic	r3, r3, #-16777216	; 0xff000000
    1344:	cmp	r3, #6
    1348:	bcc	1358 <print_enum+0x98>
    134c:	ldrh	r0, [ip, #4]
    1350:	bic	r4, r0, #16711680	; 0xff0000
    1354:	bic	r4, r4, #-16777216	; 0xff000000
    1358:	cmp	r4, #0
    135c:	beq	1374 <print_enum+0xb4>
    1360:	add	ip, r5, r4
    1364:	ldr	r2, [ip]
    1368:	add	r1, ip, r2
    136c:	add	r1, r1, #4
    1370:	b	1398 <print_enum+0xd8>
    1374:	mov	r1, #0
    1378:	cmp	r1, #0
    137c:	bne	1394 <print_enum+0xd4>
    1380:	ldr	r0, [pc, #1656]	; 1a00 <print_enum+0x740>
    1384:	ldr	r1, [pc, #1620]	; 19e0 <print_enum+0x720>
    1388:	mov	r2, #177	; 0xb1
    138c:	ldr	r3, [pc, #1596]	; 19d0 <print_enum+0x710>
    1390:	bl	0 <__assert_fail>
    1394:	mov	r1, #0
    1398:	ldr	r0, [pc, #1680]	; 1a30 <print_enum+0x770>
    139c:	bl	0 <printf>
    13a0:	mov	r5, r7
    13a4:	mov	r4, #0
    13a8:	ldr	ip, [pc, #1640]	; 1a18 <print_enum+0x758>
    13ac:	cmp	ip, #0
    13b0:	movne	r0, #1
    13b4:	moveq	r0, #0
    13b8:	mov	r1, #0
    13bc:	cmp	r5, #0
    13c0:	movne	r3, r0
    13c4:	moveq	r3, r1
    13c8:	cmp	r3, #0
    13cc:	bne	13e4 <print_enum+0x124>
    13d0:	ldr	r0, [pc, #1592]	; 1a10 <print_enum+0x750>
    13d4:	ldr	r1, [pc, #1540]	; 19e0 <print_enum+0x720>
    13d8:	mov	r2, #183	; 0xb7
    13dc:	ldr	r3, [pc, #1560]	; 19fc <print_enum+0x73c>
    13e0:	bl	0 <__assert_fail>
    13e4:	ldr	r3, [r5]
    13e8:	sub	r3, r5, r3
    13ec:	ldrh	ip, [r3]
    13f0:	bic	r2, ip, #16711680	; 0xff0000
    13f4:	bic	r2, r2, #-16777216	; 0xff000000
    13f8:	cmp	r2, #8
    13fc:	bcc	140c <print_enum+0x14c>
    1400:	ldrh	ip, [r3, #6]
    1404:	bic	r4, ip, #16711680	; 0xff0000
    1408:	bic	r4, r4, #-16777216	; 0xff000000
    140c:	cmp	r4, #0
    1410:	beq	1428 <print_enum+0x168>
    1414:	add	r0, r5, r4
    1418:	ldr	r2, [r0]
    141c:	add	r3, r0, r2
    1420:	add	r5, r3, #4
    1424:	b	144c <print_enum+0x18c>
    1428:	mov	r0, #0
    142c:	cmp	r0, #0
    1430:	bne	1448 <print_enum+0x188>
    1434:	ldr	r0, [pc, #1476]	; 1a00 <print_enum+0x740>
    1438:	ldr	r1, [pc, #1440]	; 19e0 <print_enum+0x720>
    143c:	mov	r2, #183	; 0xb7
    1440:	ldr	r3, [pc, #1460]	; 19fc <print_enum+0x73c>
    1444:	bl	0 <__assert_fail>
    1448:	mov	r5, #0
    144c:	ldr	r0, [pc, #1460]	; 1a08 <print_enum+0x748>
    1450:	bl	0 <printf>
    1454:	mov	r8, #0
    1458:	cmp	r5, #0
    145c:	beq	17c8 <print_enum+0x508>
    1460:	sub	lr, r5, #4096	; 0x1000
    1464:	ldr	ip, [lr, #4092]	; 0xffc
    1468:	cmp	r8, ip
    146c:	bcs	17c8 <print_enum+0x508>
    1470:	add	r4, r5, r8, lsl #2
    1474:	mov	r3, r5
    1478:	cmp	r3, #0
    147c:	bne	1484 <print_enum+0x1c4>
    1480:	mov	ip, #0
    1484:	ldr	r1, [pc, #1436]	; 1a28 <print_enum+0x768>
    1488:	cmp	r1, #0
    148c:	movne	r0, #1
    1490:	moveq	r0, #0
    1494:	mov	r1, #0
    1498:	cmp	ip, r8
    149c:	movhi	r2, r0
    14a0:	movls	r2, r1
    14a4:	cmp	r2, #0
    14a8:	bne	14c0 <print_enum+0x200>
    14ac:	ldr	r0, [pc, #1296]	; 19c4 <print_enum+0x704>
    14b0:	ldr	r1, [pc, #1320]	; 19e0 <print_enum+0x720>
    14b4:	mov	r2, #156	; 0x9c
    14b8:	ldr	r3, [pc, #1364]	; 1a14 <print_enum+0x754>
    14bc:	bl	0 <__assert_fail>
    14c0:	ldr	r0, [r4]
    14c4:	add	r6, r4, r0
    14c8:	cmp	r8, #0
    14cc:	bls	14d8 <print_enum+0x218>
    14d0:	ldr	r0, [pc, #1324]	; 1a04 <print_enum+0x744>
    14d4:	bl	0 <printf>
    14d8:	mov	r4, r6
    14dc:	mov	r9, #0
    14e0:	ldr	r2, [pc, #1328]	; 1a18 <print_enum+0x758>
    14e4:	cmp	r2, #0
    14e8:	movne	r2, #1
    14ec:	moveq	r2, #0
    14f0:	mov	r3, #0
    14f4:	cmp	r4, #0
    14f8:	movne	r0, r2
    14fc:	moveq	r0, r3
    1500:	cmp	r0, #0
    1504:	bne	151c <print_enum+0x25c>
    1508:	ldr	r0, [pc, #1280]	; 1a10 <print_enum+0x750>
    150c:	ldr	r1, [pc, #1228]	; 19e0 <print_enum+0x720>
    1510:	mov	r2, #159	; 0x9f
    1514:	ldr	r3, [pc, #1280]	; 1a1c <print_enum+0x75c>
    1518:	bl	0 <__assert_fail>
    151c:	ldr	r0, [r4]
    1520:	sub	r2, r4, r0
    1524:	ldrh	ip, [r2]
    1528:	bic	r1, ip, #16711680	; 0xff0000
    152c:	bic	r1, r1, #-16777216	; 0xff000000
    1530:	cmp	r1, #6
    1534:	bcc	1544 <print_enum+0x284>
    1538:	ldrh	r0, [r2, #4]
    153c:	bic	r9, r0, #16711680	; 0xff0000
    1540:	bic	r9, r9, #-16777216	; 0xff000000
    1544:	cmp	r9, #0
    1548:	beq	1560 <print_enum+0x2a0>
    154c:	add	r3, r4, r9
    1550:	ldr	r1, [r3]
    1554:	add	r2, r3, r1
    1558:	add	r1, r2, #4
    155c:	b	1584 <print_enum+0x2c4>
    1560:	mov	ip, #0
    1564:	cmp	ip, #0
    1568:	bne	1580 <print_enum+0x2c0>
    156c:	ldr	r0, [pc, #1164]	; 1a00 <print_enum+0x740>
    1570:	ldr	r1, [pc, #1128]	; 19e0 <print_enum+0x720>
    1574:	mov	r2, #159	; 0x9f
    1578:	ldr	r3, [pc, #1180]	; 1a1c <print_enum+0x75c>
    157c:	bl	0 <__assert_fail>
    1580:	mov	r1, #0
    1584:	ldr	r0, [pc, #1188]	; 1a30 <print_enum+0x770>
    1588:	bl	0 <printf>
    158c:	mov	r9, r6
    1590:	mov	r4, #0
    1594:	ldr	r1, [pc, #1148]	; 1a18 <print_enum+0x758>
    1598:	cmp	r1, #0
    159c:	movne	ip, #1
    15a0:	moveq	ip, #0
    15a4:	mov	r3, #0
    15a8:	cmp	r9, #0
    15ac:	movne	ip, ip
    15b0:	moveq	ip, r3
    15b4:	cmp	ip, #0
    15b8:	bne	15d0 <print_enum+0x310>
    15bc:	ldr	r0, [pc, #1100]	; 1a10 <print_enum+0x750>
    15c0:	ldr	r1, [pc, #1048]	; 19e0 <print_enum+0x720>
    15c4:	mov	r2, #160	; 0xa0
    15c8:	ldr	r3, [pc, #1104]	; 1a20 <print_enum+0x760>
    15cc:	bl	0 <__assert_fail>
    15d0:	ldr	r0, [r9]
    15d4:	sub	r0, r9, r0
    15d8:	ldrh	r1, [r0]
    15dc:	bic	r2, r1, #16711680	; 0xff0000
    15e0:	bic	r2, r2, #-16777216	; 0xff000000
    15e4:	cmp	r2, #8
    15e8:	bcc	15f8 <print_enum+0x338>
    15ec:	ldrh	r0, [r0, #6]
    15f0:	bic	r4, r0, #16711680	; 0xff0000
    15f4:	bic	r4, r4, #-16777216	; 0xff000000
    15f8:	cmp	r4, #0
    15fc:	beq	1694 <print_enum+0x3d4>
    1600:	mov	r9, r6
    1604:	mov	r4, #0
    1608:	ldr	r1, [pc, #1032]	; 1a18 <print_enum+0x758>
    160c:	cmp	r1, #0
    1610:	movne	r1, #1
    1614:	moveq	r1, #0
    1618:	mov	r2, #0
    161c:	cmp	r9, #0
    1620:	movne	r2, r1
    1624:	moveq	r2, r2
    1628:	cmp	r2, #0
    162c:	bne	1644 <print_enum+0x384>
    1630:	ldr	r0, [pc, #984]	; 1a10 <print_enum+0x750>
    1634:	ldr	r1, [pc, #932]	; 19e0 <print_enum+0x720>
    1638:	mov	r2, #160	; 0xa0
    163c:	ldr	r3, [pc, #992]	; 1a24 <print_enum+0x764>
    1640:	bl	0 <__assert_fail>
    1644:	ldr	r1, [r9]
    1648:	sub	r1, r9, r1
    164c:	ldrh	r2, [r1]
    1650:	bic	r0, r2, #16711680	; 0xff0000
    1654:	bic	r0, r0, #-16777216	; 0xff000000
    1658:	cmp	r0, #8
    165c:	bcc	166c <print_enum+0x3ac>
    1660:	ldrh	ip, [r1, #6]
    1664:	bic	r4, ip, #16711680	; 0xff0000
    1668:	bic	r4, r4, #-16777216	; 0xff000000
    166c:	cmp	r4, #0
    1670:	beq	1684 <print_enum+0x3c4>
    1674:	add	r1, r9, r4
    1678:	ldr	r2, [r1]
    167c:	ldr	r3, [r1, #4]
    1680:	b	168c <print_enum+0x3cc>
    1684:	mov	r3, #0
    1688:	mov	r2, #0
    168c:	ldr	r0, [pc, #868]	; 19f8 <print_enum+0x738>
    1690:	bl	0 <printf>
    1694:	mov	r9, r6
    1698:	mov	r4, #0
    169c:	ldr	r3, [pc, #884]	; 1a18 <print_enum+0x758>
    16a0:	cmp	r3, #0
    16a4:	movne	r2, #1
    16a8:	moveq	r2, #0
    16ac:	mov	r0, #0
    16b0:	cmp	r9, #0
    16b4:	movne	r0, r2
    16b8:	moveq	r0, r0
    16bc:	cmp	r0, #0
    16c0:	bne	16d8 <print_enum+0x418>
    16c4:	ldr	r0, [pc, #836]	; 1a10 <print_enum+0x750>
    16c8:	ldr	r1, [pc, #784]	; 19e0 <print_enum+0x720>
    16cc:	mov	r2, #167	; 0xa7
    16d0:	ldr	r3, [pc, #772]	; 19dc <print_enum+0x71c>
    16d4:	bl	0 <__assert_fail>
    16d8:	ldr	r1, [r9]
    16dc:	sub	ip, r9, r1
    16e0:	ldrh	r2, [ip]
    16e4:	bic	r0, r2, #16711680	; 0xff0000
    16e8:	bic	r0, r0, #-16777216	; 0xff000000
    16ec:	cmp	r0, #10
    16f0:	bcc	1700 <print_enum+0x440>
    16f4:	ldrh	r1, [ip, #8]
    16f8:	bic	r4, r1, #16711680	; 0xff0000
    16fc:	bic	r4, r4, #-16777216	; 0xff000000
    1700:	cmp	r4, #0
    1704:	beq	17b8 <print_enum+0x4f8>
    1708:	ldr	r0, [pc, #712]	; 19d8 <print_enum+0x718>
    170c:	bl	0 <printf>
    1710:	mov	r4, #0
    1714:	ldr	r1, [pc, #764]	; 1a18 <print_enum+0x758>
    1718:	cmp	r1, #0
    171c:	movne	ip, #1
    1720:	moveq	ip, #0
    1724:	mov	r0, #0
    1728:	cmp	r6, #0
    172c:	movne	r0, ip
    1730:	moveq	r0, r0
    1734:	cmp	r0, #0
    1738:	bne	1750 <print_enum+0x490>
    173c:	ldr	r0, [pc, #716]	; 1a10 <print_enum+0x750>
    1740:	ldr	r1, [pc, #664]	; 19e0 <print_enum+0x720>
    1744:	mov	r2, #167	; 0xa7
    1748:	ldr	r3, [pc, #660]	; 19e4 <print_enum+0x724>
    174c:	bl	0 <__assert_fail>
    1750:	ldr	r0, [r6]
    1754:	sub	r2, r6, r0
    1758:	ldrh	r1, [r2]
    175c:	bic	r3, r1, #16711680	; 0xff0000
    1760:	bic	r3, r3, #-16777216	; 0xff000000
    1764:	cmp	r3, #10
    1768:	bcc	1778 <print_enum+0x4b8>
    176c:	ldrh	r1, [r2, #8]
    1770:	bic	r4, r1, #16711680	; 0xff0000
    1774:	bic	r4, r4, #-16777216	; 0xff000000
    1778:	cmp	r4, #0
    177c:	beq	1790 <print_enum+0x4d0>
    1780:	add	r2, r6, r4
    1784:	ldr	r1, [r2]
    1788:	add	r0, r2, r1
    178c:	b	17b4 <print_enum+0x4f4>
    1790:	ldr	r3, [pc, #604]	; 19f4 <print_enum+0x734>
    1794:	cmp	r3, #0
    1798:	bne	17b0 <print_enum+0x4f0>
    179c:	ldr	r0, [pc, #548]	; 19c8 <print_enum+0x708>
    17a0:	ldr	r1, [pc, #568]	; 19e0 <print_enum+0x720>
    17a4:	mov	r2, #167	; 0xa7
    17a8:	ldr	r3, [pc, #564]	; 19e4 <print_enum+0x724>
    17ac:	bl	0 <__assert_fail>
    17b0:	mov	r0, #0
    17b4:	bl	5c0 <print_object>
    17b8:	ldr	r0, [pc, #524]	; 19cc <print_enum+0x70c>
    17bc:	bl	0 <printf>
    17c0:	add	r8, r8, #1
    17c4:	b	1458 <print_enum+0x198>
    17c8:	ldr	r0, [pc, #536]	; 19e8 <print_enum+0x728>
    17cc:	bl	0 <printf>
    17d0:	mov	r5, r7
    17d4:	mov	r4, #0
    17d8:	ldr	r0, [pc, #568]	; 1a18 <print_enum+0x758>
    17dc:	cmp	r0, #0
    17e0:	movne	r0, #1
    17e4:	moveq	r0, #0
    17e8:	mov	ip, #0
    17ec:	cmp	r5, #0
    17f0:	movne	r1, r0
    17f4:	moveq	r1, ip
    17f8:	cmp	r1, #0
    17fc:	bne	1814 <print_enum+0x554>
    1800:	ldr	r0, [pc, #520]	; 1a10 <print_enum+0x750>
    1804:	ldr	r1, [pc, #468]	; 19e0 <print_enum+0x720>
    1808:	mov	r2, #184	; 0xb8
    180c:	ldr	r3, [pc, #472]	; 19ec <print_enum+0x72c>
    1810:	bl	0 <__assert_fail>
    1814:	ldr	r3, [r5]
    1818:	sub	r2, r5, r3
    181c:	ldrh	ip, [r2]
    1820:	bic	r0, ip, #16711680	; 0xff0000
    1824:	bic	r0, r0, #-16777216	; 0xff000000
    1828:	cmp	r0, #10
    182c:	bcc	183c <print_enum+0x57c>
    1830:	ldrh	r2, [r2, #8]
    1834:	bic	r4, r2, #16711680	; 0xff0000
    1838:	bic	r4, r4, #-16777216	; 0xff000000
    183c:	cmp	r4, #0
    1840:	beq	18e8 <print_enum+0x628>
    1844:	mov	r5, r7
    1848:	mov	r4, #0
    184c:	ldr	r1, [pc, #452]	; 1a18 <print_enum+0x758>
    1850:	cmp	r1, #0
    1854:	movne	r1, #1
    1858:	moveq	r1, #0
    185c:	mov	r3, #0
    1860:	cmp	r5, #0
    1864:	movne	r3, r1
    1868:	moveq	r3, r3
    186c:	cmp	r3, #0
    1870:	bne	1888 <print_enum+0x5c8>
    1874:	ldr	r0, [pc, #404]	; 1a10 <print_enum+0x750>
    1878:	ldr	r1, [pc, #352]	; 19e0 <print_enum+0x720>
    187c:	mov	r2, #184	; 0xb8
    1880:	ldr	r3, [pc, #420]	; 1a2c <print_enum+0x76c>
    1884:	bl	0 <__assert_fail>
    1888:	ldr	r3, [r5]
    188c:	sub	ip, r5, r3
    1890:	ldrh	r2, [ip]
    1894:	bic	r0, r2, #16711680	; 0xff0000
    1898:	bic	r0, r0, #-16777216	; 0xff000000
    189c:	cmp	r0, #10
    18a0:	bcc	18b0 <print_enum+0x5f0>
    18a4:	ldrh	r1, [ip, #8]
    18a8:	bic	r4, r1, #16711680	; 0xff0000
    18ac:	bic	r4, r4, #-16777216	; 0xff000000
    18b0:	cmp	r4, #0
    18b4:	beq	18c4 <print_enum+0x604>
    18b8:	add	r1, r5, r4
    18bc:	ldrb	r1, [r1]
    18c0:	b	18c8 <print_enum+0x608>
    18c4:	mov	r1, #0
    18c8:	and	r3, r1, #255	; 0xff
    18cc:	ldr	r0, [pc, #256]	; 19d4 <print_enum+0x714>
    18d0:	ldr	ip, [pc, #348]	; 1a34 <print_enum+0x774>
    18d4:	cmp	r3, #0
    18d8:	movne	r1, r0
    18dc:	moveq	r1, ip
    18e0:	ldr	r0, [pc, #264]	; 19f0 <print_enum+0x730>
    18e4:	bl	0 <printf>
    18e8:	ldr	r0, [pc, #328]	; 1a38 <print_enum+0x778>
    18ec:	bl	0 <printf>
    18f0:	mov	r4, #0
    18f4:	ldr	r3, [pc, #284]	; 1a18 <print_enum+0x758>
    18f8:	cmp	r3, #0
    18fc:	movne	r3, #1
    1900:	moveq	r3, #0
    1904:	mov	ip, #0
    1908:	cmp	r7, #0
    190c:	movne	r2, r3
    1910:	moveq	r2, ip
    1914:	cmp	r2, #0
    1918:	bne	1930 <print_enum+0x670>
    191c:	ldr	r0, [pc, #236]	; 1a10 <print_enum+0x750>
    1920:	ldr	r1, [pc, #184]	; 19e0 <print_enum+0x720>
    1924:	mov	r2, #185	; 0xb9
    1928:	ldr	r3, [pc, #220]	; 1a0c <print_enum+0x74c>
    192c:	bl	0 <__assert_fail>
    1930:	ldr	r2, [r7]
    1934:	sub	r3, r7, r2
    1938:	ldrh	r1, [r3]
    193c:	bic	r2, r1, #16711680	; 0xff0000
    1940:	bic	r2, r2, #-16777216	; 0xff000000
    1944:	cmp	r2, #12
    1948:	bcc	1958 <print_enum+0x698>
    194c:	ldrh	r3, [r3, #10]
    1950:	bic	r4, r3, #16711680	; 0xff0000
    1954:	bic	r4, r4, #-16777216	; 0xff000000
    1958:	cmp	r4, #0
    195c:	beq	1970 <print_enum+0x6b0>
    1960:	add	r3, r7, r4
    1964:	ldr	ip, [r3]
    1968:	add	r0, r3, ip
    196c:	b	1994 <print_enum+0x6d4>
    1970:	mov	r2, #0
    1974:	cmp	r2, #0
    1978:	bne	1990 <print_enum+0x6d0>
    197c:	ldr	r0, [pc, #124]	; 1a00 <print_enum+0x740>
    1980:	ldr	r1, [pc, #88]	; 19e0 <print_enum+0x720>
    1984:	mov	r2, #185	; 0xb9
    1988:	ldr	r3, [pc, #124]	; 1a0c <print_enum+0x74c>
    198c:	bl	0 <__assert_fail>
    1990:	mov	r0, #0
    1994:	bl	0 <print_type>
    1998:	ldr	r0, [pc, #44]	; 19cc <print_enum+0x70c>
    199c:	bl	0 <printf>
    19a0:	ldr	r4, [sp, #8]
    19a4:	ldr	r5, [sp, #12]
    19a8:	ldr	r6, [sp, #16]
    19ac:	ldr	r7, [sp, #20]
    19b0:	ldr	r8, [sp, #24]
    19b4:	ldr	r9, [sp, #28]
    19b8:	ldr	lr, [sp, #4]
    19bc:	add	sp, sp, #32
    19c0:	bx	lr
    19c4:	.word	0x0000043e
    19c8:	.word	0x000001ff
    19cc:	.word	0x0000034a
    19d0:	.word	0x0000064f
    19d4:	.word	0x000001a2
    19d8:	.word	0x00000365
    19dc:	.word	0x00000613
    19e0:	.word	0x000002aa
    19e4:	.word	0x000005f9
    19e8:	.word	0x000001b6
    19ec:	.word	0x00000694
    19f0:	.word	0x0000010b
    19f4:	.word	0x000003d7
    19f8:	.word	0x00000322
    19fc:	.word	0x00000664
    1a00:	.word	0x00000240
    1a04:	.word	0x000004a3
    1a08:	.word	0x000003c5
    1a0c:	.word	0x000006b8
    1a10:	.word	0x0000011a
    1a14:	.word	0x0000058a
    1a18:	.word	0x000001b8
    1a1c:	.word	0x000005a4
    1a20:	.word	0x000005d5
    1a24:	.word	0x000005bc
    1a28:	.word	0x00000140
    1a2c:	.word	0x0000067b
    1a30:	.word	0x00000006
    1a34:	.word	0x00000417
    1a38:	.word	0x000001eb

00001a3c <print_schema>:
    1a3c:	mov	ip, sp
    1a40:	sub	sp, sp, #24
    1a44:	str	ip, [sp]
    1a48:	str	lr, [sp, #4]
    1a4c:	str	r4, [sp, #8]
    1a50:	str	r5, [sp, #12]
    1a54:	str	r6, [sp, #16]
    1a58:	str	r7, [sp, #20]
    1a5c:	mov	r5, r0
    1a60:	mov	r6, r5
    1a64:	mov	r4, #0
    1a68:	ldr	r2, [pc, #1672]	; 20f8 <print_schema+0x6bc>
    1a6c:	cmp	r2, #0
    1a70:	movne	r2, #1
    1a74:	moveq	r2, #0
    1a78:	mov	r0, #0
    1a7c:	cmp	r6, #0
    1a80:	movne	r2, r2
    1a84:	moveq	r2, r0
    1a88:	cmp	r2, #0
    1a8c:	bne	1aa4 <print_schema+0x68>
    1a90:	ldr	r0, [pc, #1628]	; 20f4 <print_schema+0x6b8>
    1a94:	ldr	r1, [pc, #1580]	; 20c8 <print_schema+0x68c>
    1a98:	mov	r2, #237	; 0xed
    1a9c:	ldr	r3, [pc, #1608]	; 20ec <print_schema+0x6b0>
    1aa0:	bl	0 <__assert_fail>
    1aa4:	ldr	r1, [r6]
    1aa8:	sub	r0, r6, r1
    1aac:	ldrh	r1, [r0]
    1ab0:	bic	r3, r1, #16711680	; 0xff0000
    1ab4:	bic	r3, r3, #-16777216	; 0xff000000
    1ab8:	cmp	r3, #6
    1abc:	bcc	1acc <print_schema+0x90>
    1ac0:	ldrh	r3, [r0, #4]
    1ac4:	bic	r4, r3, #16711680	; 0xff0000
    1ac8:	bic	r4, r4, #-16777216	; 0xff000000
    1acc:	cmp	r4, #0
    1ad0:	beq	1ae8 <print_schema+0xac>
    1ad4:	add	r1, r6, r4
    1ad8:	ldr	ip, [r1]
    1adc:	add	r3, r1, ip
    1ae0:	add	r4, r3, #4
    1ae4:	b	1b0c <print_schema+0xd0>
    1ae8:	mov	r1, #0
    1aec:	cmp	r1, #0
    1af0:	bne	1b08 <print_schema+0xcc>
    1af4:	ldr	r0, [pc, #1512]	; 20e4 <print_schema+0x6a8>
    1af8:	ldr	r1, [pc, #1480]	; 20c8 <print_schema+0x68c>
    1afc:	mov	r2, #237	; 0xed
    1b00:	ldr	r3, [pc, #1508]	; 20ec <print_schema+0x6b0>
    1b04:	bl	0 <__assert_fail>
    1b08:	mov	r4, #0
    1b0c:	ldr	r0, [pc, #1480]	; 20dc <print_schema+0x6a0>
    1b10:	bl	0 <printf>
    1b14:	ldr	r0, [pc, #1448]	; 20c4 <print_schema+0x688>
    1b18:	bl	0 <printf>
    1b1c:	mov	r7, #0
    1b20:	cmp	r4, #0
    1b24:	beq	1bb8 <print_schema+0x17c>
    1b28:	sub	lr, r4, #4096	; 0x1000
    1b2c:	ldr	r3, [lr, #4092]	; 0xffc
    1b30:	cmp	r7, r3
    1b34:	bcs	1bb8 <print_schema+0x17c>
    1b38:	cmp	r7, #0
    1b3c:	bls	1b48 <print_schema+0x10c>
    1b40:	ldr	r0, [pc, #1440]	; 20e8 <print_schema+0x6ac>
    1b44:	bl	0 <printf>
    1b48:	add	r6, r4, r7, lsl #2
    1b4c:	mov	r0, r4
    1b50:	cmp	r0, #0
    1b54:	beq	1b64 <print_schema+0x128>
    1b58:	sub	lr, r0, #4096	; 0x1000
    1b5c:	ldr	r2, [lr, #4092]	; 0xffc
    1b60:	b	1b68 <print_schema+0x12c>
    1b64:	mov	r2, #0
    1b68:	ldr	ip, [pc, #1432]	; 2108 <print_schema+0x6cc>
    1b6c:	cmp	ip, #0
    1b70:	movne	r3, #1
    1b74:	moveq	r3, #0
    1b78:	mov	ip, #0
    1b7c:	cmp	r2, r7
    1b80:	movhi	r1, r3
    1b84:	movls	r1, ip
    1b88:	cmp	r1, #0
    1b8c:	bne	1ba4 <print_schema+0x168>
    1b90:	ldr	r0, [pc, #1304]	; 20b0 <print_schema+0x674>
    1b94:	ldr	r1, [pc, #1324]	; 20c8 <print_schema+0x68c>
    1b98:	mov	r2, #215	; 0xd7
    1b9c:	ldr	r3, [pc, #1304]	; 20bc <print_schema+0x680>
    1ba0:	bl	0 <__assert_fail>
    1ba4:	ldr	ip, [r6]
    1ba8:	add	r0, r6, ip
    1bac:	bl	5c0 <print_object>
    1bb0:	add	r7, r7, #1
    1bb4:	b	1b20 <print_schema+0xe4>
    1bb8:	ldr	r0, [pc, #1296]	; 20d0 <print_schema+0x694>
    1bbc:	bl	0 <printf>
    1bc0:	mov	r4, #0
    1bc4:	ldr	r0, [pc, #1324]	; 20f8 <print_schema+0x6bc>
    1bc8:	cmp	r0, #0
    1bcc:	movne	r2, #1
    1bd0:	moveq	r2, #0
    1bd4:	mov	ip, #0
    1bd8:	cmp	r5, #0
    1bdc:	movne	r1, r2
    1be0:	moveq	r1, ip
    1be4:	cmp	r1, #0
    1be8:	bne	1c00 <print_schema+0x1c4>
    1bec:	ldr	r0, [pc, #1280]	; 20f4 <print_schema+0x6b8>
    1bf0:	ldr	r1, [pc, #1232]	; 20c8 <print_schema+0x68c>
    1bf4:	mov	r2, #238	; 0xee
    1bf8:	ldr	r3, [pc, #1304]	; 2118 <print_schema+0x6dc>
    1bfc:	bl	0 <__assert_fail>
    1c00:	mov	r0, r5
    1c04:	ldr	r3, [r0]
    1c08:	sub	r2, r5, r3
    1c0c:	ldrh	r0, [r2]
    1c10:	bic	ip, r0, #16711680	; 0xff0000
    1c14:	bic	ip, ip, #-16777216	; 0xff000000
    1c18:	cmp	ip, #8
    1c1c:	bcc	1c2c <print_schema+0x1f0>
    1c20:	ldrh	r0, [r2, #6]
    1c24:	bic	r4, r0, #16711680	; 0xff0000
    1c28:	bic	r4, r4, #-16777216	; 0xff000000
    1c2c:	cmp	r4, #0
    1c30:	beq	1c48 <print_schema+0x20c>
    1c34:	add	r3, r5, r4
    1c38:	ldr	r1, [r3]
    1c3c:	add	r0, r3, r1
    1c40:	add	r4, r0, #4
    1c44:	b	1c6c <print_schema+0x230>
    1c48:	mov	ip, #0
    1c4c:	cmp	ip, #0
    1c50:	bne	1c68 <print_schema+0x22c>
    1c54:	ldr	r0, [pc, #1160]	; 20e4 <print_schema+0x6a8>
    1c58:	ldr	r1, [pc, #1128]	; 20c8 <print_schema+0x68c>
    1c5c:	mov	r2, #238	; 0xee
    1c60:	ldr	r3, [pc, #1200]	; 2118 <print_schema+0x6dc>
    1c64:	bl	0 <__assert_fail>
    1c68:	mov	r4, #0
    1c6c:	ldr	r0, [pc, #1180]	; 2110 <print_schema+0x6d4>
    1c70:	bl	0 <printf>
    1c74:	mov	r6, #0
    1c78:	cmp	r4, #0
    1c7c:	beq	1d10 <print_schema+0x2d4>
    1c80:	sub	lr, r4, #4096	; 0x1000
    1c84:	ldr	r3, [lr, #4092]	; 0xffc
    1c88:	cmp	r6, r3
    1c8c:	bcs	1d10 <print_schema+0x2d4>
    1c90:	cmp	r6, #0
    1c94:	bls	1ca0 <print_schema+0x264>
    1c98:	ldr	r0, [pc, #1096]	; 20e8 <print_schema+0x6ac>
    1c9c:	bl	0 <printf>
    1ca0:	mov	r1, r4
    1ca4:	add	r7, r1, r6, lsl #2
    1ca8:	cmp	r1, #0
    1cac:	beq	1cbc <print_schema+0x280>
    1cb0:	sub	lr, r1, #4096	; 0x1000
    1cb4:	ldr	r0, [lr, #4092]	; 0xffc
    1cb8:	b	1cc0 <print_schema+0x284>
    1cbc:	mov	r0, #0
    1cc0:	ldr	r1, [pc, #1088]	; 2108 <print_schema+0x6cc>
    1cc4:	cmp	r1, #0
    1cc8:	movne	r1, #1
    1ccc:	moveq	r1, #0
    1cd0:	mov	r2, #0
    1cd4:	cmp	r0, r6
    1cd8:	movhi	r1, r1
    1cdc:	movls	r1, r2
    1ce0:	cmp	r1, #0
    1ce4:	bne	1cfc <print_schema+0x2c0>
    1ce8:	ldr	r0, [pc, #960]	; 20b0 <print_schema+0x674>
    1cec:	ldr	r1, [pc, #980]	; 20c8 <print_schema+0x68c>
    1cf0:	mov	r2, #174	; 0xae
    1cf4:	ldr	r3, [pc, #956]	; 20b8 <print_schema+0x67c>
    1cf8:	bl	0 <__assert_fail>
    1cfc:	ldr	r3, [r7]
    1d00:	add	r0, r7, r3
    1d04:	bl	12c0 <print_enum>
    1d08:	add	r6, r6, #1
    1d0c:	b	1c78 <print_schema+0x23c>
    1d10:	ldr	r0, [pc, #952]	; 20d0 <print_schema+0x694>
    1d14:	bl	0 <printf>
    1d18:	mov	r6, r5
    1d1c:	mov	r4, #0
    1d20:	ldr	r2, [pc, #976]	; 20f8 <print_schema+0x6bc>
    1d24:	cmp	r2, #0
    1d28:	movne	r1, #1
    1d2c:	moveq	r1, #0
    1d30:	mov	r3, #0
    1d34:	cmp	r6, #0
    1d38:	movne	ip, r1
    1d3c:	moveq	ip, r3
    1d40:	cmp	ip, #0
    1d44:	bne	1d5c <print_schema+0x320>
    1d48:	ldr	r0, [pc, #932]	; 20f4 <print_schema+0x6b8>
    1d4c:	ldr	r1, [pc, #884]	; 20c8 <print_schema+0x68c>
    1d50:	mov	r2, #239	; 0xef
    1d54:	ldr	r3, [pc, #868]	; 20c0 <print_schema+0x684>
    1d58:	bl	0 <__assert_fail>
    1d5c:	ldr	ip, [r6]
    1d60:	sub	r2, r6, ip
    1d64:	ldrh	ip, [r2]
    1d68:	bic	r1, ip, #16711680	; 0xff0000
    1d6c:	bic	r1, r1, #-16777216	; 0xff000000
    1d70:	cmp	r1, #10
    1d74:	bcc	1d84 <print_schema+0x348>
    1d78:	ldrh	r2, [r2, #8]
    1d7c:	bic	r4, r2, #16711680	; 0xff0000
    1d80:	bic	r4, r4, #-16777216	; 0xff000000
    1d84:	cmp	r4, #0
    1d88:	beq	1e40 <print_schema+0x404>
    1d8c:	mov	r6, r5
    1d90:	mov	r4, #0
    1d94:	ldr	r3, [pc, #860]	; 20f8 <print_schema+0x6bc>
    1d98:	cmp	r3, #0
    1d9c:	movne	r3, #1
    1da0:	moveq	r3, #0
    1da4:	mov	r2, #0
    1da8:	cmp	r6, #0
    1dac:	movne	r0, r3
    1db0:	moveq	r0, r2
    1db4:	cmp	r0, #0
    1db8:	bne	1dd0 <print_schema+0x394>
    1dbc:	ldr	r0, [pc, #816]	; 20f4 <print_schema+0x6b8>
    1dc0:	ldr	r1, [pc, #768]	; 20c8 <print_schema+0x68c>
    1dc4:	mov	r2, #239	; 0xef
    1dc8:	ldr	r3, [pc, #812]	; 20fc <print_schema+0x6c0>
    1dcc:	bl	0 <__assert_fail>
    1dd0:	ldr	ip, [r6]
    1dd4:	sub	ip, r6, ip
    1dd8:	ldrh	r0, [ip]
    1ddc:	bic	r0, r0, #16711680	; 0xff0000
    1de0:	bic	r0, r0, #-16777216	; 0xff000000
    1de4:	cmp	r0, #10
    1de8:	bcc	1df8 <print_schema+0x3bc>
    1dec:	ldrh	ip, [ip, #8]
    1df0:	bic	r4, ip, #16711680	; 0xff0000
    1df4:	bic	r4, r4, #-16777216	; 0xff000000
    1df8:	cmp	r4, #0
    1dfc:	beq	1e14 <print_schema+0x3d8>
    1e00:	add	r0, r6, r4
    1e04:	ldr	r2, [r0]
    1e08:	add	ip, r0, r2
    1e0c:	add	r1, ip, #4
    1e10:	b	1e38 <print_schema+0x3fc>
    1e14:	ldr	r0, [pc, #696]	; 20d4 <print_schema+0x698>
    1e18:	cmp	r0, #0
    1e1c:	bne	1e34 <print_schema+0x3f8>
    1e20:	ldr	r0, [pc, #652]	; 20b4 <print_schema+0x678>
    1e24:	ldr	r1, [pc, #668]	; 20c8 <print_schema+0x68c>
    1e28:	mov	r2, #239	; 0xef
    1e2c:	ldr	r3, [pc, #712]	; 20fc <print_schema+0x6c0>
    1e30:	bl	0 <__assert_fail>
    1e34:	mov	r1, #0
    1e38:	ldr	r0, [pc, #652]	; 20cc <print_schema+0x690>
    1e3c:	bl	0 <printf>
    1e40:	mov	r6, r5
    1e44:	mov	r4, #0
    1e48:	ldr	ip, [pc, #680]	; 20f8 <print_schema+0x6bc>
    1e4c:	cmp	ip, #0
    1e50:	movne	r0, #1
    1e54:	moveq	r0, #0
    1e58:	mov	r1, #0
    1e5c:	cmp	r6, #0
    1e60:	movne	r2, r0
    1e64:	moveq	r2, r1
    1e68:	cmp	r2, #0
    1e6c:	bne	1e84 <print_schema+0x448>
    1e70:	ldr	r0, [pc, #636]	; 20f4 <print_schema+0x6b8>
    1e74:	ldr	r1, [pc, #588]	; 20c8 <print_schema+0x68c>
    1e78:	mov	r2, #240	; 0xf0
    1e7c:	ldr	r3, [pc, #636]	; 2100 <print_schema+0x6c4>
    1e80:	bl	0 <__assert_fail>
    1e84:	ldr	r0, [r6]
    1e88:	sub	r1, r6, r0
    1e8c:	ldrh	r2, [r1]
    1e90:	bic	ip, r2, #16711680	; 0xff0000
    1e94:	bic	ip, ip, #-16777216	; 0xff000000
    1e98:	cmp	ip, #12
    1e9c:	bcc	1eac <print_schema+0x470>
    1ea0:	ldrh	r1, [r1, #10]
    1ea4:	bic	r4, r1, #16711680	; 0xff0000
    1ea8:	bic	r4, r4, #-16777216	; 0xff000000
    1eac:	cmp	r4, #0
    1eb0:	beq	1f68 <print_schema+0x52c>
    1eb4:	mov	r6, r5
    1eb8:	mov	r4, #0
    1ebc:	ldr	r3, [pc, #564]	; 20f8 <print_schema+0x6bc>
    1ec0:	cmp	r3, #0
    1ec4:	movne	ip, #1
    1ec8:	moveq	ip, #0
    1ecc:	mov	r0, #0
    1ed0:	cmp	r6, #0
    1ed4:	movne	r3, ip
    1ed8:	moveq	r3, r0
    1edc:	cmp	r3, #0
    1ee0:	bne	1ef8 <print_schema+0x4bc>
    1ee4:	ldr	r0, [pc, #520]	; 20f4 <print_schema+0x6b8>
    1ee8:	ldr	r1, [pc, #472]	; 20c8 <print_schema+0x68c>
    1eec:	mov	r2, #240	; 0xf0
    1ef0:	ldr	r3, [pc, #532]	; 210c <print_schema+0x6d0>
    1ef4:	bl	0 <__assert_fail>
    1ef8:	ldr	r2, [r6]
    1efc:	sub	r0, r6, r2
    1f00:	ldrh	r1, [r0]
    1f04:	bic	r2, r1, #16711680	; 0xff0000
    1f08:	bic	r2, r2, #-16777216	; 0xff000000
    1f0c:	cmp	r2, #12
    1f10:	bcc	1f20 <print_schema+0x4e4>
    1f14:	ldrh	r2, [r0, #10]
    1f18:	bic	r4, r2, #16711680	; 0xff0000
    1f1c:	bic	r4, r4, #-16777216	; 0xff000000
    1f20:	cmp	r4, #0
    1f24:	beq	1f3c <print_schema+0x500>
    1f28:	add	r3, r6, r4
    1f2c:	ldr	r2, [r3]
    1f30:	add	r0, r3, r2
    1f34:	add	r1, r0, #4
    1f38:	b	1f60 <print_schema+0x524>
    1f3c:	ldr	r3, [pc, #400]	; 20d4 <print_schema+0x698>
    1f40:	cmp	r3, #0
    1f44:	bne	1f5c <print_schema+0x520>
    1f48:	ldr	r0, [pc, #356]	; 20b4 <print_schema+0x678>
    1f4c:	ldr	r1, [pc, #372]	; 20c8 <print_schema+0x68c>
    1f50:	mov	r2, #240	; 0xf0
    1f54:	ldr	r3, [pc, #432]	; 210c <print_schema+0x6d0>
    1f58:	bl	0 <__assert_fail>
    1f5c:	mov	r1, #0
    1f60:	ldr	r0, [pc, #428]	; 2114 <print_schema+0x6d8>
    1f64:	bl	0 <printf>
    1f68:	mov	r6, r5
    1f6c:	mov	r4, #0
    1f70:	ldr	r1, [pc, #384]	; 20f8 <print_schema+0x6bc>
    1f74:	cmp	r1, #0
    1f78:	movne	r3, #1
    1f7c:	moveq	r3, #0
    1f80:	mov	r1, #0
    1f84:	cmp	r6, #0
    1f88:	movne	ip, r3
    1f8c:	moveq	ip, r1
    1f90:	cmp	ip, #0
    1f94:	bne	1fac <print_schema+0x570>
    1f98:	ldr	r0, [pc, #340]	; 20f4 <print_schema+0x6b8>
    1f9c:	ldr	r1, [pc, #292]	; 20c8 <print_schema+0x68c>
    1fa0:	mov	r2, #241	; 0xf1
    1fa4:	ldr	r3, [pc, #324]	; 20f0 <print_schema+0x6b4>
    1fa8:	bl	0 <__assert_fail>
    1fac:	ldr	r2, [r6]
    1fb0:	sub	r3, r6, r2
    1fb4:	ldrh	ip, [r3]
    1fb8:	bic	r2, ip, #16711680	; 0xff0000
    1fbc:	bic	r2, r2, #-16777216	; 0xff000000
    1fc0:	cmp	r2, #14
    1fc4:	bcc	1fd4 <print_schema+0x598>
    1fc8:	ldrh	r1, [r3, #12]
    1fcc:	bic	r4, r1, #16711680	; 0xff0000
    1fd0:	bic	r4, r4, #-16777216	; 0xff000000
    1fd4:	cmp	r4, #0
    1fd8:	beq	208c <print_schema+0x650>
    1fdc:	ldr	r0, [pc, #288]	; 2104 <print_schema+0x6c8>
    1fe0:	bl	0 <printf>
    1fe4:	mov	r4, #0
    1fe8:	ldr	ip, [pc, #264]	; 20f8 <print_schema+0x6bc>
    1fec:	cmp	ip, #0
    1ff0:	movne	r3, #1
    1ff4:	moveq	r3, #0
    1ff8:	mov	r1, #0
    1ffc:	cmp	r5, #0
    2000:	movne	r1, r3
    2004:	moveq	r1, r1
    2008:	cmp	r1, #0
    200c:	bne	2024 <print_schema+0x5e8>
    2010:	ldr	r0, [pc, #220]	; 20f4 <print_schema+0x6b8>
    2014:	ldr	r1, [pc, #172]	; 20c8 <print_schema+0x68c>
    2018:	mov	r2, #241	; 0xf1
    201c:	ldr	r3, [pc, #188]	; 20e0 <print_schema+0x6a4>
    2020:	bl	0 <__assert_fail>
    2024:	ldr	r1, [r5]
    2028:	sub	r1, r5, r1
    202c:	ldrh	r0, [r1]
    2030:	bic	r0, r0, #16711680	; 0xff0000
    2034:	bic	r0, r0, #-16777216	; 0xff000000
    2038:	cmp	r0, #14
    203c:	bcc	204c <print_schema+0x610>
    2040:	ldrh	r1, [r1, #12]
    2044:	bic	r4, r1, #16711680	; 0xff0000
    2048:	bic	r4, r4, #-16777216	; 0xff000000
    204c:	cmp	r4, #0
    2050:	beq	2064 <print_schema+0x628>
    2054:	add	r3, r5, r4
    2058:	ldr	ip, [r3]
    205c:	add	r0, r3, ip
    2060:	b	2088 <print_schema+0x64c>
    2064:	ldr	r0, [pc, #104]	; 20d4 <print_schema+0x698>
    2068:	cmp	r0, #0
    206c:	bne	2084 <print_schema+0x648>
    2070:	ldr	r0, [pc, #60]	; 20b4 <print_schema+0x678>
    2074:	ldr	r1, [pc, #76]	; 20c8 <print_schema+0x68c>
    2078:	mov	r2, #241	; 0xf1
    207c:	ldr	r3, [pc, #92]	; 20e0 <print_schema+0x6a4>
    2080:	bl	0 <__assert_fail>
    2084:	mov	r0, #0
    2088:	bl	5c0 <print_object>
    208c:	ldr	r0, [pc, #68]	; 20d8 <print_schema+0x69c>
    2090:	bl	0 <printf>
    2094:	ldr	r4, [sp, #8]
    2098:	ldr	r5, [sp, #12]
    209c:	ldr	r6, [sp, #16]
    20a0:	ldr	r7, [sp, #20]
    20a4:	ldr	lr, [sp, #4]
    20a8:	add	sp, sp, #24
    20ac:	bx	lr
    20b0:	.word	0x0000043e
    20b4:	.word	0x000001ff
    20b8:	.word	0x00000638
    20bc:	.word	0x00000857
    20c0:	.word	0x000009b4
    20c4:	.word	0x0000034c
    20c8:	.word	0x000002aa
    20cc:	.word	0x00000220
    20d0:	.word	0x000001b6
    20d4:	.word	0x000003d7
    20d8:	.word	0x00000495
    20dc:	.word	0x00000170
    20e0:	.word	0x00000a1d
    20e4:	.word	0x00000240
    20e8:	.word	0x000004a3
    20ec:	.word	0x00000965
    20f0:	.word	0x00000a3a
    20f4:	.word	0x0000011a
    20f8:	.word	0x000001b8
    20fc:	.word	0x00000997
    2100:	.word	0x000009f7
    2104:	.word	0x000001a7
    2108:	.word	0x00000140
    210c:	.word	0x000009dc
    2110:	.word	0x0000033f
    2114:	.word	0x00000299
    2118:	.word	0x0000097f

0000211c <load_and_dump_schema>:
    211c:	mov	ip, sp
    2120:	sub	sp, sp, #40	; 0x28
    2124:	str	ip, [sp]
    2128:	str	lr, [sp, #4]
    212c:	str	r4, [sp, #8]
    2130:	str	r5, [sp, #12]
    2134:	str	r6, [sp, #16]
    2138:	str	r7, [sp, #20]
    213c:	str	r8, [sp, #24]
    2140:	str	r9, [sp, #28]
    2144:	mov	r8, r0
    2148:	mvn	r5, #0
    214c:	ldr	r1, [pc, #616]	; 23bc <load_and_dump_schema+0x2a0>
    2150:	mov	r0, r8
    2154:	bl	0 <fopen>
    2158:	mov	r7, r0
    215c:	mov	r6, #0
    2160:	mov	r4, #0
    2164:	cmp	r7, #0
    2168:	beq	2200 <load_and_dump_schema+0xe4>
    216c:	mov	r1, #0
    2170:	mov	r2, #2
    2174:	mov	r0, r7
    2178:	bl	0 <fseek>
    217c:	mov	r0, r7
    2180:	bl	0 <ftell>
    2184:	mov	r6, r0
    2188:	str	r6, [sp, #32]
    218c:	movw	lr, #10000	; 0x2710
    2190:	cmp	r6, lr
    2194:	bhi	2200 <load_and_dump_schema+0xe4>
    2198:	mov	r0, r7
    219c:	bl	0 <rewind>
    21a0:	mov	r1, #1
    21a4:	cmp	r6, #0
    21a8:	movne	r0, r6
    21ac:	moveq	r0, r1
    21b0:	bl	0 <malloc>
    21b4:	mov	r4, r0
    21b8:	cmp	r4, #0
    21bc:	beq	2200 <load_and_dump_schema+0xe4>
    21c0:	mov	r9, #0
    21c4:	add	r0, r4, r9
    21c8:	mov	r1, #1
    21cc:	sub	r2, r6, r9
    21d0:	mov	r3, r7
    21d4:	bl	0 <fread>
    21d8:	cmp	r0, #0
    21dc:	beq	21e8 <load_and_dump_schema+0xcc>
    21e0:	add	r9, r9, r0
    21e4:	b	21c4 <load_and_dump_schema+0xa8>
    21e8:	cmp	r9, r6
    21ec:	bne	2200 <load_and_dump_schema+0xe4>
    21f0:	mov	r0, r7
    21f4:	bl	0 <fclose>
    21f8:	str	r6, [sp, #32]
    21fc:	b	2228 <load_and_dump_schema+0x10c>
    2200:	cmp	r7, #0
    2204:	beq	2210 <load_and_dump_schema+0xf4>
    2208:	mov	r0, r7
    220c:	bl	0 <fclose>
    2210:	cmp	r4, #0
    2214:	beq	2220 <load_and_dump_schema+0x104>
    2218:	mov	r0, r4
    221c:	bl	0 <free>
    2220:	str	r6, [sp, #32]
    2224:	mov	r4, #0
    2228:	cmp	r4, #0
    222c:	bne	2248 <load_and_dump_schema+0x12c>
    2230:	ldr	r3, [pc, #408]	; 23d0 <load_and_dump_schema+0x2b4>
    2234:	ldr	r0, [r3]
    2238:	ldr	r1, [pc, #384]	; 23c0 <load_and_dump_schema+0x2a4>
    223c:	mov	r2, r8
    2240:	bl	0 <fprintf>
    2244:	b	2384 <load_and_dump_schema+0x268>
    2248:	ldr	ip, [sp, #32]
    224c:	cmp	ip, #12
    2250:	bcs	226c <load_and_dump_schema+0x150>
    2254:	ldr	r3, [pc, #372]	; 23d0 <load_and_dump_schema+0x2b4>
    2258:	ldr	r0, [r3]
    225c:	ldr	r1, [pc, #356]	; 23c8 <load_and_dump_schema+0x2ac>
    2260:	mov	r2, r8
    2264:	bl	0 <fprintf>
    2268:	b	2384 <load_and_dump_schema+0x268>
    226c:	mov	r6, r4
    2270:	ldr	r1, [pc, #332]	; 23c4 <load_and_dump_schema+0x2a8>
    2274:	cmp	r6, #0
    2278:	beq	22d0 <load_and_dump_schema+0x1b4>
    227c:	mov	r0, #0
    2280:	str	r0, [sp, #36]	; 0x24
    2284:	add	r0, sp, #36	; 0x24
    2288:	mov	r2, #4
    228c:	bl	0 <strncpy>
    2290:	ldr	r2, [sp, #36]	; 0x24
    2294:	str	r2, [sp, #36]	; 0x24
    2298:	ldr	r0, [r6, #4]
    229c:	cmp	r2, #0
    22a0:	beq	22b4 <load_and_dump_schema+0x198>
    22a4:	cmp	r0, r2
    22a8:	moveq	r3, #1
    22ac:	movne	r3, #0
    22b0:	b	22b8 <load_and_dump_schema+0x19c>
    22b4:	mov	r3, #1
    22b8:	eor	r2, r3, #1
    22bc:	cmp	r2, #0
    22c0:	bne	22d0 <load_and_dump_schema+0x1b4>
    22c4:	ldr	ip, [r6]
    22c8:	add	r6, r6, ip
    22cc:	b	22d4 <load_and_dump_schema+0x1b8>
    22d0:	mov	r6, #0
    22d4:	cmp	r6, #0
    22d8:	bne	235c <load_and_dump_schema+0x240>
    22dc:	add	r6, r4, #4
    22e0:	ldr	r1, [pc, #220]	; 23c4 <load_and_dump_schema+0x2a8>
    22e4:	cmp	r6, #0
    22e8:	beq	2340 <load_and_dump_schema+0x224>
    22ec:	mov	r3, #0
    22f0:	str	r3, [sp, #36]	; 0x24
    22f4:	add	r0, sp, #36	; 0x24
    22f8:	mov	r2, #4
    22fc:	bl	0 <strncpy>
    2300:	ldr	r2, [sp, #36]	; 0x24
    2304:	str	r2, [sp, #36]	; 0x24
    2308:	ldr	r0, [r6, #4]
    230c:	cmp	r2, #0
    2310:	beq	2324 <load_and_dump_schema+0x208>
    2314:	cmp	r0, r2
    2318:	moveq	r1, #1
    231c:	movne	r1, #0
    2320:	b	2328 <load_and_dump_schema+0x20c>
    2324:	mov	r1, #1
    2328:	eor	r2, r1, #1
    232c:	cmp	r2, #0
    2330:	bne	2340 <load_and_dump_schema+0x224>
    2334:	ldr	r1, [r6]
    2338:	add	r6, r6, r1
    233c:	b	2344 <load_and_dump_schema+0x228>
    2340:	mov	r6, #0
    2344:	cmp	r6, #0
    2348:	beq	235c <load_and_dump_schema+0x240>
    234c:	ldr	ip, [pc, #124]	; 23d0 <load_and_dump_schema+0x2b4>
    2350:	ldr	r0, [ip]
    2354:	ldr	r1, [pc, #112]	; 23cc <load_and_dump_schema+0x2b0>
    2358:	bl	0 <fprintf>
    235c:	cmp	r6, #0
    2360:	bne	2378 <load_and_dump_schema+0x25c>
    2364:	ldr	ip, [pc, #100]	; 23d0 <load_and_dump_schema+0x2b4>
    2368:	ldr	r0, [ip]
    236c:	ldr	r1, [pc, #96]	; 23d4 <load_and_dump_schema+0x2b8>
    2370:	bl	0 <fprintf>
    2374:	b	2384 <load_and_dump_schema+0x268>
    2378:	mov	r0, r6
    237c:	bl	1a3c <print_schema>
    2380:	mov	r5, #0
    2384:	cmp	r4, #0
    2388:	beq	2394 <load_and_dump_schema+0x278>
    238c:	mov	r0, r4
    2390:	bl	0 <free>
    2394:	mov	r0, r5
    2398:	ldr	r4, [sp, #8]
    239c:	ldr	r5, [sp, #12]
    23a0:	ldr	r6, [sp, #16]
    23a4:	ldr	r7, [sp, #20]
    23a8:	ldr	r8, [sp, #24]
    23ac:	ldr	r9, [sp, #28]
    23b0:	ldr	lr, [sp, #4]
    23b4:	add	sp, sp, #40	; 0x28
    23b8:	bx	lr
    23bc:	.word	0x0000017d
    23c0:	.word	0x00000261
    23c4:	.word	0x000003ee
    23c8:	.word	0x00000475
    23cc:	.word	0x0000039c
    23d0:	.word	0x00000000
    23d4:	.word	0x0000041d

000023d8 <main>:
    23d8:	mov	ip, sp
    23dc:	sub	sp, sp, #16
    23e0:	str	ip, [sp]
    23e4:	str	lr, [sp, #4]
    23e8:	str	r4, [sp, #8]
    23ec:	mov	r4, r1
    23f0:	cmp	r0, #2
    23f4:	beq	2430 <main+0x58>
    23f8:	ldr	r2, [pc, #76]	; 244c <main+0x74>
    23fc:	ldr	r0, [r2]
    2400:	ldr	r1, [pc, #64]	; 2448 <main+0x70>
    2404:	bl	0 <fprintf>
    2408:	ldr	ip, [pc, #60]	; 244c <main+0x74>
    240c:	ldr	r0, [ip]
    2410:	ldr	r1, [pc, #44]	; 2444 <main+0x6c>
    2414:	bl	0 <fprintf>
    2418:	ldr	r3, [pc, #44]	; 244c <main+0x74>
    241c:	ldr	r0, [r3]
    2420:	ldr	r1, [pc, #40]	; 2450 <main+0x78>
    2424:	bl	0 <fprintf>
    2428:	mvn	r0, #0
    242c:	bl	0 <exit>
    2430:	ldr	r0, [r4, #4]
    2434:	ldr	r4, [sp, #8]
    2438:	ldr	lr, [sp, #4]
    243c:	add	sp, sp, #16
    2440:	b	211c <load_and_dump_schema>
    2444:	.word	0x000004a5
    2448:	.word	0x00000153
    244c:	.word	0x00000000
    2450:	.word	0x0000002d
