--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml i2c_via_uart.twx i2c_via_uart.ncd -o i2c_via_uart.twr
i2c_via_uart.pcf -ucf system_pins.ucf

Design file:              i2c_via_uart.ncd
Physical constraint file: i2c_via_uart.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33165 paths analyzed, 4021 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.859ns.
--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sOSHW_REG_4 (SLICE_X17Y56.C1), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.471ns (Levels of Logic = 5)
  Clock Path Skew:      -0.053ns (0.718 - 0.771)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.BQ      Tcko                  0.525   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X18Y58.A5      net (fanout=11)       1.778   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X18Y58.A       Tilo                  0.254   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>12
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1211
    SLICE_X15Y57.B6      net (fanout=3)        0.818   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>121
    SLICE_X15Y57.B       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT110
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>161
    SLICE_X12Y57.D1      net (fanout=16)       0.805   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>16
    SLICE_X12Y57.D       Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT43
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT44
    SLICE_X18Y57.A3      net (fanout=1)        1.063   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT43
    SLICE_X18Y57.A       Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT42
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT47
    SLICE_X17Y56.C1      net (fanout=1)        1.107   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT46
    SLICE_X17Y56.CLK     Tas                   0.373   eI2C_SLAVE/sOSHW_REG<4>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT415
                                                       eI2C_SLAVE/sOSHW_REG_4
    -------------------------------------------------  ---------------------------
    Total                                      7.471ns (1.900ns logic, 5.571ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.303ns (Levels of Logic = 5)
  Clock Path Skew:      -0.053ns (0.718 - 0.771)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.BQ      Tcko                  0.525   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X21Y57.A2      net (fanout=11)       1.532   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X21Y57.A       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT21
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1511
    SLICE_X19Y61.B6      net (fanout=3)        0.609   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>151
    SLICE_X19Y61.B       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT12
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>41
    SLICE_X18Y57.D1      net (fanout=16)       1.617   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>4
    SLICE_X18Y57.D       Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT42
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT43
    SLICE_X18Y57.A4      net (fanout=1)        0.514   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT42
    SLICE_X18Y57.A       Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT42
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT47
    SLICE_X17Y56.C1      net (fanout=1)        1.107   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT46
    SLICE_X17Y56.CLK     Tas                   0.373   eI2C_SLAVE/sOSHW_REG<4>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT415
                                                       eI2C_SLAVE/sOSHW_REG_4
    -------------------------------------------------  ---------------------------
    Total                                      7.303ns (1.924ns logic, 5.379ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.321ns (Levels of Logic = 5)
  Clock Path Skew:      -0.032ns (0.284 - 0.316)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 to eI2C_SLAVE/sOSHW_REG_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y63.AQ      Tcko                  0.430   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd8
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X17Y52.D3      net (fanout=10)       1.781   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X17Y52.D       Tilo                  0.259   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>18
    SLICE_X20Y59.A2      net (fanout=19)       1.568   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1
    SLICE_X20Y59.A       Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT212
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>24
    SLICE_X18Y57.B5      net (fanout=16)       0.813   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>2
    SLICE_X18Y57.B       Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT42
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT46
    SLICE_X18Y57.A5      net (fanout=1)        0.247   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT45
    SLICE_X18Y57.A       Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT42
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT47
    SLICE_X17Y56.C1      net (fanout=1)        1.107   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT46
    SLICE_X17Y56.CLK     Tas                   0.373   eI2C_SLAVE/sOSHW_REG<4>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT415
                                                       eI2C_SLAVE/sOSHW_REG_4
    -------------------------------------------------  ---------------------------
    Total                                      7.321ns (1.805ns logic, 5.516ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sOSHW_REG_2 (SLICE_X18Y55.C3), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.427ns (Levels of Logic = 5)
  Clock Path Skew:      -0.051ns (0.720 - 0.771)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.BQ      Tcko                  0.525   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X18Y58.A5      net (fanout=11)       1.778   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X18Y58.A       Tilo                  0.254   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>12
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1211
    SLICE_X15Y57.B6      net (fanout=3)        0.818   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>121
    SLICE_X15Y57.B       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT110
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>161
    SLICE_X13Y58.B3      net (fanout=16)       1.255   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>16
    SLICE_X13Y58.B       Tilo                  0.259   eI2C_SLAVE/sREG_DEC<8>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT64
    SLICE_X19Y54.A5      net (fanout=1)        1.119   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT63
    SLICE_X19Y54.A       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT61
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT67
    SLICE_X18Y55.C3      net (fanout=1)        0.562   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT66
    SLICE_X18Y55.CLK     Tas                   0.339   eI2C_SLAVE/sOSHW_REG<2>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT615
                                                       eI2C_SLAVE/sOSHW_REG_2
    -------------------------------------------------  ---------------------------
    Total                                      7.427ns (1.895ns logic, 5.532ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.426ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.286 - 0.316)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 to eI2C_SLAVE/sOSHW_REG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y63.AQ      Tcko                  0.430   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd8
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X17Y52.D3      net (fanout=10)       1.781   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X17Y52.D       Tilo                  0.259   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>18
    SLICE_X20Y59.A2      net (fanout=19)       1.568   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1
    SLICE_X20Y59.A       Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT212
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>24
    SLICE_X19Y54.B4      net (fanout=16)       1.231   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>2
    SLICE_X19Y54.B       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT61
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT66
    SLICE_X19Y54.A4      net (fanout=1)        0.503   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT65
    SLICE_X19Y54.A       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT61
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT67
    SLICE_X18Y55.C3      net (fanout=1)        0.562   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT66
    SLICE_X18Y55.CLK     Tas                   0.339   eI2C_SLAVE/sOSHW_REG<2>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT615
                                                       eI2C_SLAVE/sOSHW_REG_2
    -------------------------------------------------  ---------------------------
    Total                                      7.426ns (1.781ns logic, 5.645ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.343ns (Levels of Logic = 5)
  Clock Path Skew:      -0.051ns (0.720 - 0.771)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.BQ      Tcko                  0.525   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X17Y52.D5      net (fanout=11)       1.603   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X17Y52.D       Tilo                  0.259   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>18
    SLICE_X20Y59.A2      net (fanout=19)       1.568   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1
    SLICE_X20Y59.A       Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT212
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>24
    SLICE_X19Y54.B4      net (fanout=16)       1.231   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>2
    SLICE_X19Y54.B       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT61
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT66
    SLICE_X19Y54.A4      net (fanout=1)        0.503   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT65
    SLICE_X19Y54.A       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT61
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT67
    SLICE_X18Y55.C3      net (fanout=1)        0.562   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT66
    SLICE_X18Y55.CLK     Tas                   0.339   eI2C_SLAVE/sOSHW_REG<2>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT615
                                                       eI2C_SLAVE/sOSHW_REG_2
    -------------------------------------------------  ---------------------------
    Total                                      7.343ns (1.876ns logic, 5.467ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sOSHW_REG_2 (SLICE_X18Y55.C6), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.381ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.286 - 0.316)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 to eI2C_SLAVE/sOSHW_REG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y63.AQ      Tcko                  0.430   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd8
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X17Y52.D3      net (fanout=10)       1.781   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X17Y52.D       Tilo                  0.259   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>18
    SLICE_X20Y59.A2      net (fanout=19)       1.568   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1
    SLICE_X20Y59.A       Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT212
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>24
    SLICE_X22Y56.A4      net (fanout=16)       0.934   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>2
    SLICE_X22Y56.A       Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT18
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT613
    SLICE_X18Y55.D2      net (fanout=1)        1.184   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT612
    SLICE_X18Y55.D       Tilo                  0.254   eI2C_SLAVE/sOSHW_REG<2>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT614
    SLICE_X18Y55.C6      net (fanout=1)        0.143   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT613
    SLICE_X18Y55.CLK     Tas                   0.339   eI2C_SLAVE/sOSHW_REG<2>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT615
                                                       eI2C_SLAVE/sOSHW_REG_2
    -------------------------------------------------  ---------------------------
    Total                                      7.381ns (1.771ns logic, 5.610ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.298ns (Levels of Logic = 5)
  Clock Path Skew:      -0.051ns (0.720 - 0.771)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.BQ      Tcko                  0.525   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X17Y52.D5      net (fanout=11)       1.603   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X17Y52.D       Tilo                  0.259   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>18
    SLICE_X20Y59.A2      net (fanout=19)       1.568   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1
    SLICE_X20Y59.A       Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT212
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>24
    SLICE_X22Y56.A4      net (fanout=16)       0.934   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>2
    SLICE_X22Y56.A       Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT18
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT613
    SLICE_X18Y55.D2      net (fanout=1)        1.184   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT612
    SLICE_X18Y55.D       Tilo                  0.254   eI2C_SLAVE/sOSHW_REG<2>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT614
    SLICE_X18Y55.C6      net (fanout=1)        0.143   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT613
    SLICE_X18Y55.CLK     Tas                   0.339   eI2C_SLAVE/sOSHW_REG<2>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT615
                                                       eI2C_SLAVE/sOSHW_REG_2
    -------------------------------------------------  ---------------------------
    Total                                      7.298ns (1.866ns logic, 5.432ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.247ns (Levels of Logic = 5)
  Clock Path Skew:      -0.051ns (0.720 - 0.771)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.BQ      Tcko                  0.525   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X21Y57.A2      net (fanout=11)       1.532   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X21Y57.A       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT21
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1511
    SLICE_X19Y61.B6      net (fanout=3)        0.609   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>151
    SLICE_X19Y61.B       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT12
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>41
    SLICE_X17Y60.D5      net (fanout=16)       0.942   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>4
    SLICE_X17Y60.D       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT69
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT610
    SLICE_X18Y55.D5      net (fanout=1)        1.126   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT69
    SLICE_X18Y55.D       Tilo                  0.254   eI2C_SLAVE/sOSHW_REG<2>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT614
    SLICE_X18Y55.C6      net (fanout=1)        0.143   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT613
    SLICE_X18Y55.CLK     Tas                   0.339   eI2C_SLAVE/sOSHW_REG<2>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT615
                                                       eI2C_SLAVE/sOSHW_REG_2
    -------------------------------------------------  ---------------------------
    Total                                      6.247ns (1.895ns logic, 4.352ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_7 (SLICE_X24Y84.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_6 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_6 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y84.CQ      Tcko                  0.200   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<7>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_6
    SLICE_X24Y84.DX      net (fanout=2)        0.137   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<6>
    SLICE_X24Y84.CLK     Tckdi       (-Th)    -0.048   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<7>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_7
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sPERIOD_CNT_0 (SLICE_X20Y64.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eI2C_SLAVE/sPERIOD_CNT_2 (FF)
  Destination:          eI2C_SLAVE/sPERIOD_CNT_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eI2C_SLAVE/sPERIOD_CNT_2 to eI2C_SLAVE/sPERIOD_CNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y64.BQ      Tcko                  0.200   eI2C_SLAVE/sPERIOD_CNT<2>
                                                       eI2C_SLAVE/sPERIOD_CNT_2
    SLICE_X20Y64.B5      net (fanout=3)        0.084   eI2C_SLAVE/sPERIOD_CNT<2>
    SLICE_X20Y64.CLK     Tah         (-Th)    -0.121   eI2C_SLAVE/sPERIOD_CNT<2>
                                                       eI2C_SLAVE/Mcount_sPERIOD_CNT_xor<0>11
                                                       eI2C_SLAVE/sPERIOD_CNT_0
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.321ns logic, 0.084ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_3 (SLICE_X25Y83.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_2 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_2 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y83.CQ      Tcko                  0.198   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<3>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_2
    SLICE_X25Y83.DX      net (fanout=2)        0.149   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<2>
    SLICE_X25Y83.CLK     Tckdi       (-Th)    -0.059   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<3>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_3
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.257ns logic, 0.149ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sDATA_BYTE_CNT<3>/CLK
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sDATA_BYTE_CNT_0/CK
  Location pin: SLICE_X30Y82.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sDATA_BYTE_CNT<3>/SR
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sDATA_BYTE_CNT_0/SR
  Location pin: SLICE_X30Y82.SR
  Clock network: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/inRST_inv
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sDATA_BYTE_CNT<3>/CLK
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sDATA_BYTE_CNT_1/CK
  Location pin: SLICE_X30Y82.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    7.859|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33165 paths, 0 nets, and 5848 connections

Design statistics:
   Minimum period:   7.859ns{1}   (Maximum frequency: 127.243MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 13 14:06:17 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



