{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559711879111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559711879115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 05:17:58 2019 " "Processing started: Wed Jun 05 05:17:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559711879115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559711879115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559711879115 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559711879822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1559711879823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "emitcr EMITCR uarttxbuf.v(175) " "Verilog HDL Declaration information at uarttxbuf.v(175): object \"emitcr\" differs only in case from object \"EMITCR\" in the same scope" {  } { { "uarttxbuf.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/uarttxbuf.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559711900832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "emitlf EMITLF uarttxbuf.v(176) " "Verilog HDL Declaration information at uarttxbuf.v(176): object \"emitlf\" differs only in case from object \"EMITLF\" in the same scope" {  } { { "uarttxbuf.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/uarttxbuf.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559711900832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttxbuf.v 3 3 " "Found 3 design units, including 3 entities, in source file uarttxbuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartTxBuf " "Found entity 1: uartTxBuf" {  } { { "uarttxbuf.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/uarttxbuf.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900834 ""} { "Info" "ISGN_ENTITY_NAME" "2 emitcrlf_fsm " "Found entity 2: emitcrlf_fsm" {  } { { "uarttxbuf.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/uarttxbuf.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900834 ""} { "Info" "ISGN_ENTITY_NAME" "3 tx_fsm " "Found entity 3: tx_fsm" {  } { { "uarttxbuf.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/uarttxbuf.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559711900834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_sft.v 1 1 " "Found 1 design units, including 1 entities, in source file top_sft.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sft " "Found entity 1: top_sft" {  } { { "top_sft.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/top_sft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559711900837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sft.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sft.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sft " "Found entity 1: tb_sft" {  } { { "tb_sft.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/tb_sft.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559711900841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regrce.v 1 1 " "Found 1 design units, including 1 entities, in source file regrce.v" { { "Info" "ISGN_ENTITY_NAME" "1 regrce " "Found entity 1: regrce" {  } { { "regrce.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/regrce.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559711900845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printable.v 1 1 " "Found 1 design units, including 1 entities, in source file printable.v" { { "Info" "ISGN_ENTITY_NAME" "1 printable " "Found entity 1: printable" {  } { { "printable.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/printable.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559711900848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559711900853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latticehx1k.v 3 3 " "Found 3 design units, including 3 entities, in source file latticehx1k.v" { { "Info" "ISGN_ENTITY_NAME" "1 resetGen " "Found entity 1: resetGen" {  } { { "latticehx1k.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/latticehx1k.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900857 ""} { "Info" "ISGN_ENTITY_NAME" "2 latticehx1k " "Found entity 2: latticehx1k" {  } { { "latticehx1k.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/latticehx1k.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900857 ""} { "Info" "ISGN_ENTITY_NAME" "3 N_bit_counter " "Found entity 3: N_bit_counter" {  } { { "latticehx1k.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/latticehx1k.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559711900857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ENC enc Lab4_140L.v(323) " "Verilog HDL Declaration information at Lab4_140L.v(323): object \"ENC\" differs only in case from object \"enc\" in the same scope" {  } { { "Lab4_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 323 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559711900861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LDBYTE ldbyte Lab4_140L.v(323) " "Verilog HDL Declaration information at Lab4_140L.v(323): object \"LDBYTE\" differs only in case from object \"ldbyte\" in the same scope" {  } { { "Lab4_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 323 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559711900861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEC dec Lab4_140L.v(323) " "Verilog HDL Declaration information at Lab4_140L.v(323): object \"DEC\" differs only in case from object \"dec\" in the same scope" {  } { { "Lab4_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 323 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559711900861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LDK ldk Lab4_140L.v(324) " "Verilog HDL Declaration information at Lab4_140L.v(324): object \"LDK\" differs only in case from object \"ldk\" in the same scope" {  } { { "Lab4_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 324 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559711900862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_140l.v 3 3 " "Found 3 design units, including 3 entities, in source file lab4_140l.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_140L " "Found entity 1: Lab4_140L" {  } { { "Lab4_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900863 ""} { "Info" "ISGN_ENTITY_NAME" "2 scdp " "Found entity 2: scdp" {  } { { "Lab4_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900863 ""} { "Info" "ISGN_ENTITY_NAME" "3 scctrl " "Found entity 3: scctrl" {  } { { "Lab4_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559711900863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_pll " "Found entity 1: fake_pll" {  } { { "fake_pll.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/fake_pll.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559711900865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fake_fifo.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/fake_fifo.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559711900869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_buart.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_buart.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_buart " "Found entity 1: fake_buart" {  } { { "fake_buart.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/fake_buart.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559711900874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispstring.v 1 1 " "Found 1 design units, including 1 entities, in source file dispstring.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispString " "Found entity 1: dispString" {  } { { "dispString.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/dispString.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559711900880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodekeysl4.v 1 1 " "Found 1 design units, including 1 entities, in source file decodekeysl4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodeKeysL4 " "Found entity 1: decodeKeysL4" {  } { { "decodeKeysL4.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/decodeKeysL4.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559711900903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2asciihex.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2asciihex.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2AsciiHex " "Found entity 1: bin2AsciiHex" {  } { { "bin2AsciiHex.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/bin2AsciiHex.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559711900907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asciihex2bin.v 1 1 " "Found 1 design units, including 1 entities, in source file asciihex2bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 asciiHex2Bin " "Found entity 1: asciiHex2Bin" {  } { { "asciiHex2Bin.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/asciiHex2Bin.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559711900909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559711900909 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4_140L " "Elaborating entity \"Lab4_140L\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559711900957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scdp scdp:scdp " "Elaborating entity \"scdp\" for hierarchy \"scdp:scdp\"" {  } { { "Lab4_140L.v" "scdp" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559711900961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asciiHex2Bin scdp:scdp\|asciiHex2Bin:a2b " "Elaborating entity \"asciiHex2Bin\" for hierarchy \"scdp:scdp\|asciiHex2Bin:a2b\"" {  } { { "Lab4_140L.v" "a2b" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559711900965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regrce scdp:scdp\|regrce:u0 " "Elaborating entity \"regrce\" for hierarchy \"scdp:scdp\|regrce:u0\"" {  } { { "Lab4_140L.v" "u0" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559711900968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printable scdp:scdp\|printable:pinst0 " "Elaborating entity \"printable\" for hierarchy \"scdp:scdp\|printable:pinst0\"" {  } { { "Lab4_140L.v" "pinst0" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559711900970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regrce scdp:scdp\|regrce:u2 " "Elaborating entity \"regrce\" for hierarchy \"scdp:scdp\|regrce:u2\"" {  } { { "Lab4_140L.v" "u2" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559711900973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2AsciiHex scdp:scdp\|bin2AsciiHex:b2a0 " "Elaborating entity \"bin2AsciiHex\" for hierarchy \"scdp:scdp\|bin2AsciiHex:b2a0\"" {  } { { "Lab4_140L.v" "b2a0" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559711900976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regrce scdp:scdp\|regrce:rddataDV " "Elaborating entity \"regrce\" for hierarchy \"scdp:scdp\|regrce:rddataDV\"" {  } { { "Lab4_140L.v" "rddataDV" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559711900981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr scdp:scdp\|lfsr:lfsrInst " "Elaborating entity \"lfsr\" for hierarchy \"scdp:scdp\|lfsr:lfsrInst\"" {  } { { "Lab4_140L.v" "lfsrInst" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559711900992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regrce scdp:scdp\|lfsr:lfsrInst\|regrce:lfsr " "Elaborating entity \"regrce\" for hierarchy \"scdp:scdp\|lfsr:lfsrInst\|regrce:lfsr\"" {  } { { "lfsr.v" "lfsr" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/lfsr.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559711900996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeKeysL4 decodeKeysL4:dk " "Elaborating entity \"decodeKeysL4\" for hierarchy \"decodeKeysL4:dk\"" {  } { { "Lab4_140L.v" "dk" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559711901001 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_b7_1 decodeKeysL4.v(61) " "Verilog HDL or VHDL warning at decodeKeysL4.v(61): object \"is_b7_1\" assigned a value but never read" {  } { { "decodeKeysL4.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/decodeKeysL4.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559711901002 "|Lab4_140L|decodeKeysL4:dk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scctrl scctrl:scctrl " "Elaborating entity \"scctrl\" for hierarchy \"scctrl:scctrl\"" {  } { { "Lab4_140L.v" "scctrl" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559711901017 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Lab4_140L.v(518) " "Verilog HDL Case Statement information at Lab4_140L.v(518): all case item expressions in this case statement are onehot" {  } { { "Lab4_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 518 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559711901024 "|Lab4_140L|scctrl:scctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Lab4_140L.v(586) " "Verilog HDL Case Statement information at Lab4_140L.v(586): all case item expressions in this case statement are onehot" {  } { { "Lab4_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 586 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559711901024 "|Lab4_140L|scctrl:scctrl"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1559711902281 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "L4_tx_data\[7\] GND " "Pin \"L4_tx_data\[7\]\" is stuck at GND" {  } { { "Lab4_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559711902967 "|Lab4_140L|L4_tx_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L4_led\[0\] GND " "Pin \"L4_led\[0\]\" is stuck at GND" {  } { { "Lab4_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559711902967 "|Lab4_140L|L4_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L4_led\[1\] GND " "Pin \"L4_led\[1\]\" is stuck at GND" {  } { { "Lab4_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559711902967 "|Lab4_140L|L4_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L4_led\[2\] GND " "Pin \"L4_led\[2\]\" is stuck at GND" {  } { { "Lab4_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559711902967 "|Lab4_140L|L4_led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L4_led\[3\] GND " "Pin \"L4_led\[3\]\" is stuck at GND" {  } { { "Lab4_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559711902967 "|Lab4_140L|L4_led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L4_led\[4\] GND " "Pin \"L4_led\[4\]\" is stuck at GND" {  } { { "Lab4_140L.v" "" { Text "D:/PhotonUser/Lab/junkai/cse140l/Lab4/Lab4_140L.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559711902967 "|Lab4_140L|L4_led[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559711902967 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559711903238 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "338 " "Implemented 338 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559711903260 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559711903260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "312 " "Implemented 312 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559711903260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559711903260 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PhotonUser/Lab/junkai/cse140l/Lab4/output_files/lab4.map.smsg " "Generated suppressed messages file D:/PhotonUser/Lab/junkai/cse140l/Lab4/output_files/lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559711903314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559711903331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 05:18:23 2019 " "Processing ended: Wed Jun 05 05:18:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559711903331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559711903331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559711903331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559711903331 ""}
