/*
 * s2mpw03-private.h - Voltage regulator driver for the s2mpw03
 *
 *  Copyright (C) 2018 Samsung Electrnoics
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */

#ifndef __LINUX_MFD_S2MPW03_PRIV_H
#define __LINUX_MFD_S2MPW03_PRIV_H

#include <linux/mfd/samsung/s2mpw03.h>

/* PMIC Registers */
#define S2MPW03_PMIC_REG_INT1		(0x00)
#define S2MPW03_PMIC_REG_INT2		0x01
#define S2MPW03_PMIC_REG_INT3		0x02
#define S2MPW03_PMIC_REG_INT4       0x03
#define S2MPW03_PMIC_REG_INT1M		0x04
#define S2MPW03_PMIC_REG_INT2M		0x05
#define S2MPW03_PMIC_REG_INT3M		0x06
#define S2MPW03_PMIC_REG_INT4M      0x07
#define S2MPW03_PMIC_REG_STATUS1	0x08
#define S2MPW03_PMIC_REG_STATUS2	0x09
#define S2MPW03_PMIC_REG_PWRONSRC	0x0A
#define S2MPW03_PMIC_REG_OFFSRC		0x0B

#define S2MPW03_PMIC_REG_RTCBUF		0x0E
#define S2MPW03_PMIC_REG_CTRL1		0x0F
#define S2MPW03_PMIC_REG_CTRL2		0x10
#define S2MPW03_PMIC_REG_CTRL3      0x11
//#define S2MPW03_PMIC_REG_TIME_CTRL1	0x12

#define S2MPW03_PMIC_REG_B1CTRL		0x16
#define S2MPW03_PMIC_REG_B1OUT		0x17
#define S2MPW03_PMIC_REG_B2CTRL		0x18
#define S2MPW03_PMIC_REG_B2OUT1		0x19
#define S2MPW03_PMIC_REG_B2OUT2		0x1A
#define S2MPW03_PMIC_REG_B3CTRL		0x1B
#define S2MPW03_PMIC_REG_B3OUT1		0x1C
#define S2MPW03_PMIC_REG_B3OUT2		0x1D
#define S2MPW03_PMIC_REG_B4CTRL		0x1E
#define S2MPW03_PMIC_REG_B4OUT1		0x1F
#define S2MPW03_PMIC_REG_B4OUT2		0x20

#define S2MPW03_PMIC_REG_BST1CTRL 	0x24
#define S2MPW03_PMIC_REG_BST2CTRL 	0x25
#define S2MPW03_PMIC_REG_BUCK_RAMP	0x26
#define S2MPW03_PMIC_REG_BUCK_OFFSET	0x27
#define S2MPW03_PMIC_REG_BB_RAMP	0x28
#define S2MPW03_PMIC_REG_BOOST_RAMP	0x29
#define S2MPW03_PMIC_REG_LDO_RAMP	0x2B

#define S2MPW03_PMIC_REG_L1CTRL 	0x2C
#define S2MPW03_PMIC_REG_L2CTRL 	0x2D
#define S2MPW03_PMIC_REG_L3CTRL 	0x2E
#define S2MPW03_PMIC_REG_L4CTRL 	0x2F
#define S2MPW03_PMIC_REG_L5CTRL 	0x30
#define S2MPW03_PMIC_REG_L6CTRL 	0x31
#define S2MPW03_PMIC_REG_L7CTRL 	0x32
#define S2MPW03_PMIC_REG_L8CTRL 	0x33
#define S2MPW03_PMIC_REG_L9CTRL 	0x34
#define S2MPW03_PMIC_REG_L10CTRL 	0x35
#define S2MPW03_PMIC_REG_L11CTRL 	0x36
#define S2MPW03_PMIC_REG_L12CTRL 	0x37
#define S2MPW03_PMIC_REG_L13CTRL 	0x38
#define S2MPW03_PMIC_REG_L14CTRL 	0x39
#define S2MPW03_PMIC_REG_L15CTRL 	0x3A
#define S2MPW03_PMIC_REG_L16CTRL 	0x3B
#define S2MPW03_PMIC_REG_L17CTRL 	0x3C
#define S2MPW03_PMIC_REG_L18CTRL 	0x3D
#define S2MPW03_PMIC_REG_L19CTRL 	0x3E
#define S2MPW03_PMIC_REG_L20CTRL 	0x3F
#define S2MPW03_PMIC_REG_L21CTRL 	0x40
#define S2MPW03_PMIC_REG_L22CTRL 	0x41
#define S2MPW03_PMIC_REG_L23CTRL 	0x42
#define S2MPW03_PMIC_REG_L24CTRL 	0x43
#define S2MPW03_PMIC_REG_L25CTRL 	0x44
#define S2MPW03_PMIC_REG_L26CTRL 	0x45
#define S2MPW03_PMIC_REG_L27CTRL 	0x46
#define S2MPW03_PMIC_REG_L28CTRL1 	0x47
#define S2MPW03_PMIC_REG_L28CTRL2   0x48
#define S2MPW03_PMIC_REG_L29CTRL 	0x49
#define S2MPW03_PMIC_REG_L30CTRL 	0x4A
#define S2MPW03_PMIC_REG_L31CTRL 	0x4B
#define S2MPW03_PMIC_REG_L32CTRL 	0x4C

#define S2MPW03_PMIC_REG_LDO_DSCH1 	0x4D
#define S2MPW03_PMIC_REG_LDO_DSCH2 	0x4E
#define S2MPW03_PMIC_REG_LDO_DSCH3 	0x4F
#define S2MPW03_PMIC_REG_LDO_DSCH4 	0x50
#define S2MPW03_PMIC_REG_LDO_EXT_DSCH2	0x55
#define S2MPW03_PMIC_REG_LDO_EXT_DSCH_OPT_SHIFT 0x05
#define S2MPW03_PMIC_REG_LDO_EXT_DSCH_EN_SHIFT 0x07
#define S2MPW03_PMIC_REG_LDO_CTRL2 	0x57

/*
#define S2MPW03_PMIC_REG_OFFSEQ_CTRL	0x57
#define S2MPW03_PMIC_REG_OFFSEQ_G1	0x58
#define S2MPW03_PMIC_REG_OFFSEQ_G2	0x59
#define S2MPW03_PMIC_REG_OFFSEQ_G3	0x5A
#define S2MPW03_PMIC_REG_OFFSEQ_G4	0x5B
#define S2MPW03_PMIC_REG_OFFSEQ_G5	0x5C
#define S2MPW03_PMIC_REG_OFFSEQ_G6	0x5D
#define S2MPW03_PMIC_REG_OFFSEQ_G7	0x5E
#define S2MPW03_PMIC_REG_OFFSEQ_G8	0x5F
#define S2MPW03_PMIC_REG_OFFSEQ_G9	0x60
#define S2MPW03_PMIC_REG_OFFSEQ_G10	0x61
#define S2MPW03_PMIC_REG_ONSEQ1		0x64
#define S2MPW03_PMIC_REG_ONSEQ2		0x65
#define S2MPW03_PMIC_REG_ONSEQ3		0x66
#define S2MPW03_PMIC_REG_ONSEQ4		0x67
#define S2MPW03_PMIC_REG_ONSEQ5		0x68
#define S2MPW03_PMIC_REG_ONSEQ6		0x69
#define S2MPW03_PMIC_REG_ONSEQ7		0x6A
#define S2MPW03_PMIC_REG_ONSEQ8		0x6B
#define S2MPW03_PMIC_REG_ONSEQ9		0x6C
#define S2MPW03_PMIC_REG_ONSEQ10	0x6D
#define S2MPW03_PMIC_REG_ONSEQ11	0x6E
#define S2MPW03_PMIC_REG_ONSEQ12	0x6F
#define S2MPW03_PMIC_REG_ONSEQ13	0x70
#define S2MPW03_PMIC_REG_ONSEQ14	0x71
#define S2MPW03_PMIC_REG_ONSEQ15	0x72
#define S2MPW03_PMIC_REG_ONSEQ16	0x73
#define S2MPW03_PMIC_REG_ONSEQ17	0x74
#define S2MPW03_PMIC_REG_ONSEQ18	0x75
#define S2MPW03_PMIC_REG_ONSEQ19	0x76
#define S2MPW03_PMIC_REG_ONSEQ_MSB1	0x77
#define S2MPW03_PMIC_REG_ONSEQ_MSB2	0x78
#define S2MPW03_PMIC_REG_ONSEQ_MSB3	0x79
#define S2MPW03_PMIC_REG_ONSEQ_MSB4	0x7A
#define S2MPW03_PMIC_REG_ONSEQ_MSB5	0x7B
#define S2MPW03_PMIC_REG_EXT_CTRL	0xFF
*/

/* status1 register fields */
#define S2MPW03_STATUS1_PWRON_M		(0x1 << 0)
#define S2MPW03_STATUS1_JIGONB_M	(0x1 << 1)
#define S2MPW03_STATUS1_ACOKB_M		(0x1 << 2)
#define S2MPW03_STATUS1_MRB_M		(0x1 << 4)
#define S2MPW03_STATUS1_PWRON1S_M	(0x1 << 5)
#define S2MPW03_STATUS1_INT120CS_M	(0x1 << 6)
#define S2MPW03_STATUS1_INT140CS_M	(0x1 << 7)

/* S2MPW03regulator ids */
enum S2MPW03_regulators {
	S2MPW03_LDO1,
	S2MPW03_LDO2,
	S2MPW03_LDO3,
	S2MPW03_LDO4,
	S2MPW03_LDO5,
	S2MPW03_LDO6,
	S2MPW03_LDO7,
	S2MPW03_LDO8,
	S2MPW03_LDO9,
	S2MPW03_LDO10,
	S2MPW03_LDO11,
	S2MPW03_LDO12,
	S2MPW03_LDO13,
	S2MPW03_LDO14,
	S2MPW03_LDO15,
	S2MPW03_LDO16,
	S2MPW03_LDO17,
	S2MPW03_LDO18,
	S2MPW03_LDO19,
	S2MPW03_LDO20,
	S2MPW03_LDO21,
	S2MPW03_LDO22,
	S2MPW03_LDO23,
	S2MPW03_LDO24,
	S2MPW03_LDO25,
	S2MPW03_LDO26,
	S2MPW03_LDO27,
	S2MPW03_LDO28,
	S2MPW03_LDO29,
	S2MPW03_LDO30,
	S2MPW03_LDO31,
	S2MPW03_LDO32,
	S2MPW03_BUCK1,
	S2MPW03_BUCK2,
	S2MPW03_BUCK3,
	S2MPW03_BUCK4,
	S2MPW03_BST2,
	S2MPW03_BST1,
	S2MPW03_REG_MAX,
};

/**
 * sec_regulator_data - regulator data
 * @id: regulator id
 * @initdata: regulator init data (contraints, supplies, ...)
 */
struct s2mpw03_regulator_data {
	int id;
	struct regulator_init_data *initdata;
	struct device_node *reg_node;
};

/*
 * samsung regulator operation mode
 * SEC_OPMODE_OFF	Regulator always OFF
 * SEC_OPMODE_ON	Regulator always ON
 * SEC_OPMODE_LOWPOWER  Regulator is on in low-power mode
 * SEC_OPMODE_SUSPEND   Regulator is changed by PWREN pin
 *			If PWREN is high, regulator is on
 *			If PWREN is low, regulator is off
 */
enum sec_opmode {
	SEC_OPMODE_OFF,
	SEC_OPMODE_SUSPEND,
	SEC_OPMODE_LOWPOWER,
	SEC_OPMODE_ON,
	SEC_OPMODE_VGPIO = 0x2,
};

#define S2MPW03_BUCK_MIN1	400000
#define S2MPW03_BUCK_MIN2	600000
#define S2MPW03_LDO_MIN1	400000
#define S2MPW03_LDO_MIN2	500000
#define S2MPW03_LDO_MIN3	700000
#define S2MPW03_LDO_MIN4	1800000
#define S2MPW03_LDO_MIN5    1500000
#define S2MPW03_BST_MIN1	4500000
#define S2MPW03_BB_MIN1		2600000
#define S2MPW03_BUCK_STEP1	6250
#define S2MPW03_BUCK_STEP2	12500
#define S2MPW03_LDO_STEP1	12500
#define S2MPW03_LDO_STEP2	25000
#define S2MPW03_BST_STEP1	100000
#define S2MPW03_BB_STEP1	12500
#define S2MPW03_LDO_VSEL_MASK	0x3F
#define S2MPW03_BUCK_VSEL_MASK	0xFF
#define S2MPW03_BST_VSEL_MASK	0x07
#define S2MPW03_ENABLE_MASK	(0x03 << S2MPW03_ENABLE_SHIFT)
#define S2MPW03_SW_ENABLE_MASK	0x03
#define S2MPW03_RAMP_DELAY	12000

#define S2MPW03_BUCK_RANGE1_MIN		S2MPW03_BUCK_MIN1
#define S2MPW03_BUCK_RANGE1_STEP	S2MPW03_BUCK_STEP1
#define S2MPW03_BUCK_RANGE2_MIN		S2MPW03_BUCK_MIN2
#define S2MPW03_BUCK_RANGE2_STEP	S2MPW03_BUCK_STEP2

#define S2MPW03_LDO_RANGE1_MIN		S2MPW03_LDO_MIN4
#define S2MPW03_LDO_RANGE1_STEP		S2MPW03_LDO_STEP2
#define S2MPW03_LDO_RANGE2_MIN		S2MPW03_LDO_MIN3
#define S2MPW03_LDO_RANGE2_STEP		S2MPW03_LDO_STEP2
#define S2MPW03_LDO_RANGE3_MIN		S2MPW03_LDO_MIN3
#define S2MPW03_LDO_RANGE3_STEP		S2MPW03_LDO_STEP1
#define S2MPW03_LDO_RANGE4_MIN		S2MPW03_LDO_MIN1
#define S2MPW03_LDO_RANGE4_STEP		S2MPW03_LDO_STEP2
#define S2MPW03_LDO_RANGE5_MIN		S2MPW03_LDO_MIN2
#define S2MPW03_LDO_RANGE5_STEP		S2MPW03_LDO_STEP1

#define S2MPW03_BB_RANGE1_MIN		S2MPW03_BB_MIN1
#define S2MPW03_BB_RANGE1_STEP		S2MPW03_BB_STEP1

#define S2MPW03_BST_RANGE1_MIN		S2MPW03_BST_MIN1
#define S2MPW03_BST_RANGE1_STEP		S2MPW03_BST_STEP1

#define S2MPW03_ENABLE_TIME_LDO		128
#define S2MPW03_ENABLE_TIME_BUCK1	0
#define S2MPW03_ENABLE_TIME_BUCK2	106
#define S2MPW03_ENABLE_TIME_BUCK3	0
#define S2MPW03_ENABLE_TIME_BUCK4	0
#define S2MPW03_ENABLE_TIME_BST		500

#define S2MPW03_ENABLE_SHIFT	0x06
#define S2MPW03_LDO_N_VOLTAGES	(S2MPW03_LDO_VSEL_MASK + 1)
#define S2MPW03_BUCK_N_VOLTAGES (S2MPW03_BUCK_VSEL_MASK + 1)
#define S2MPW03_BST_N_VOLTAGES (S2MPW03_BST_VSEL_MASK + 1)

#define S2MPW03_PMIC_EN_SHIFT	6
#define S2MPW03_REGULATOR_MAX (S2MPW03_REG_MAX)

/* STATUS */
#define ACOKB_STATUS_SHIFT	2
#define ACOKB_STATUS_MASK	BIT(ACOKB_STATUS_SHIFT)

#define SEC_PMIC_REV(iodev)	((iodev)->pmic_rev)

/* VGPIO_RX_MONITOR ADDR. */
#define VGPIO_I3C_BASE			0x12a60000
#define VGPIO_MONITOR_ADDR              0x2414

/* VGPIO_PENDING_CLEAR */
#define SYSREG_VGPIO2AP			0x12AD0000
#define SYSREG_VGPIO2PMU		0x12AB0000
#define INTC0_IPEND			0x0290

/* POWER-KEY MASK */
#define S2MPW03_STATUS1_PWRON		(1 << 0)
#define S2MPW03_RISING_EDGE		(1 << 1)	/* INT1 reg */
#define S2MPW03_FALLING_EDGE		(1 << 0)	/* INT1 reg */

extern int s2m_ldo15_set_mode(unsigned int val);

#endif /* __LINUX_MFD_S2MPW03_PRIV_H */

