#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Aug 20 18:28:40 2025
# Process ID: 18873
# Current directory: /home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig
# Command line: vivado -nojournal -mode batch -source /home/u20/chipyard/fpga/fpga-shells/xilinx/common/tcl/vivado.tcl -tclargs -top-module Arty35THarness -F /home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/chipyard.fpga.arty.Arty35THarness.ServArtyConfig.vsrcs.f -board arty -ip-vivado-tcls 
# Log file: /home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/vivado.log
# Journal file: 
#-----------------------------------------------------------
source /home/u20/chipyard/fpga/fpga-shells/xilinx/common/tcl/vivado.tcl
# set scriptdir [file dirname [info script]]
# source [file join $scriptdir "prologue.tcl"]
## set ip_vivado_tcls {}
## while {[llength $argv]} {
##   set argv [lassign $argv[set argv {}] flag]
##   switch -glob $flag {
##     -top-module {
##       set argv [lassign $argv[set argv {}] top]
##     }
##     -F {
##       # This should be a simple file format with one filepath per line
##       set argv [lassign $argv[set argv {}] vsrc_manifest]
##     }
##     -board {
##       set argv [lassign $argv[set argv {}] board]
##     }
##     -ip-vivado-tcls {
##       set argv [lassign $argv[set argv {}] ip_vivado_tcls]
##     }
##     -pre-impl-debug-tcl {
##       set argv [lassign $argv[set argv {}] pre_impl_debug_tcl]
##     }
##     -post-impl-debug-tcl {
##       set argv [lassign $argv[set argv {}] post_impl_debug_tcl]
##     }
##     -env-var-srcs {
##       set argv [lassign $argv[set argv {}] env_var_srcs]
##     }
##     default {
##       return -code error [list {unknown option} $flag]
##     }
##   }
## }
## if {![info exists top]} {
##   return -code error [list {--top-module option is required}]
## }
## if {![info exists vsrc_manifest]} {
##   return -code error [list {-F option is required}]
## }
## if {![info exists board]} {
##   return -code error [list {--board option is required}]
## }
## set commondir [file dirname $scriptdir]
## set boarddir [file join [file dirname $commondir] $board]
## source [file join $boarddir tcl board.tcl]
### set name {arty}
### set part_fpga {xc7a35ticsg324-1L}
### set part_board {digilentinc.com:arty:part0:1.1}
### set bootrom_inst {rom}
## set constraintsdir [file join $boarddir constraints]
## set srcdir [file join $commondir vsrc]
## set wrkdir [file join [pwd] obj]
## set ipdir [file join $wrkdir ip]
## create_project -part $part_fpga -force $top
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2348.312 ; gain = 0.023 ; free physical = 17060 ; free virtual = 23858
## set_param messaging.defaultLimit 1000000
## set_property -dict [list \
## 	BOARD_PART $part_board \
## 	TARGET_LANGUAGE {Verilog} \
## 	DEFAULT_LIB {xil_defaultlib} \
## 	IP_REPO_PATHS $ipdir \
## 	] [current_project]
## if {[get_filesets -quiet sources_1] eq ""} {
## 	create_fileset -srcset sources_1
## }
## set obj [current_fileset]
## proc load_vsrc_manifest {obj vsrc_manifest} {
##   set fp [open $vsrc_manifest r]
##   set files [lsearch -not -exact -all -inline [split [read $fp] "\n"] {}]
##   set relative_files {}
##   foreach path $files {
##     if {[string match {/*} $path]} {
##       lappend relative_files $path
##     } elseif {![string match {#*} $path]} {
##       lappend relative_files [file join [file dirname $vsrc_manifest] $path]
##     }
##   }
##   # Read environment variable vsrcs and append to relative_files
##   upvar #0 env_var_srcs env_var_srcs
##   set additions [info exists env_var_srcs]
##   if {$additions} {
##     if {[info exists ::env($env_var_srcs)]} {
##       set resources [split $::env($env_var_srcs) :]
##       set relative_files [list {*}$relative_files {*}$resources]
##     }
##   }
##   add_files -norecurse -fileset $obj {*}$relative_files
##   close $fp
## }
## load_vsrc_manifest $obj $vsrc_manifest
## if {$ip_vivado_tcls ne {}} {
##   # Split string into words even with multiple consecutive spaces
##   # http://wiki.tcl.tk/989
##   set ip_vivado_tcls [regexp -inline -all -- {\S+} $ip_vivado_tcls]
## }
## if {[get_filesets -quiet sim_1] eq ""} {
## 	create_fileset -simset sim_1
## }
## set obj [current_fileset -simset]
## if {[get_filesets -quiet constrs_1] eq ""} {
## 	create_fileset -constrset constrs_1
## }
## set obj [current_fileset -constrset]
## add_files -quiet -norecurse -fileset $obj [lsort [glob -directory $constraintsdir -nocomplain {*.tcl}]]
## add_files -quiet -norecurse -fileset $obj [lsort [glob -directory $constraintsdir -nocomplain {*.xdc}]]
# source [file join $scriptdir "init.tcl"]
## source [file join $scriptdir "util.tcl"]
### proc recglob { basedir pattern } {
###   set dirlist [glob -nocomplain -directory $basedir -type d *]
###   set findlist [glob -nocomplain -directory $basedir $pattern]
###   foreach dir $dirlist {
###     set reclist [recglob $dir $pattern]
###     set findlist [concat $findlist $reclist]
###   }
###   return $findlist
### }
### proc findincludedir { basedir pattern } {
###   set vhfiles [recglob $basedir $pattern]
###   set vhdirs {}
###   foreach match $vhfiles {
###     lappend vhdirs [file dir $match]
###   }
###   set uniquevhdirs [lsort -unique $vhdirs]
###   return $uniquevhdirs
### }
## file mkdir $ipdir
## update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
## foreach ip_vivado_tcl $ip_vivado_tcls {
##   source $ip_vivado_tcl
## }
## set boardiptcl [file join $boarddir tcl ip.tcl]
## if {[file exists $boardiptcl]} {
##   source $boardiptcl
## }
### create_ip -vendor xilinx.com -library ip -name clk_wiz -module_name mmcm -dir $ipdir -force
create_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2412.473 ; gain = 64.160 ; free physical = 16916 ; free virtual = 23714
### set_property -dict [list \
### 	CONFIG.PRIMITIVE {MMCM} \
### 	CONFIG.RESET_TYPE {ACTIVE_LOW} \
### 	CONFIG.CLKOUT1_USED {true} \
###         CONFIG.CLKOUT2_USED {true} \
###         CONFIG.CLKOUT3_USED {true} \
### 	CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {8.388} \
###         CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {65.000} \
###         CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {32.500} \
### 	] [get_ips mmcm]
### create_ip -vendor xilinx.com -library ip -name proc_sys_reset -module_name reset_sys -dir $ipdir -force
### set_property -dict [list \
### 	CONFIG.C_EXT_RESET_HIGH {false} \
### 	CONFIG.C_AUX_RESET_HIGH {false} \
### 	CONFIG.C_NUM_BUS_RST {1} \
### 	CONFIG.C_NUM_PERP_RST {1} \
### 	CONFIG.C_NUM_INTERCONNECT_ARESETN {1} \
### 	CONFIG.C_NUM_PERP_ARESETN {1} \
### 	] [get_ips reset_sys]
### create_ip -vendor xilinx.com -library ip -name ila -module_name ila -dir $ipdir -force
create_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2412.473 ; gain = 0.000 ; free physical = 16843 ; free virtual = 23641
### set_property -dict [list \
### 	CONFIG.C_NUM_OF_PROBES {1} \
### 	CONFIG.C_TRIGOUT_EN {false} \
### 	CONFIG.C_TRIGIN_EN {false} \
### 	CONFIG.C_MONITOR_TYPE {Native} \
### 	CONFIG.C_ENABLE_ILA_AXI_MON {false} \
### 	CONFIG.C_PROBE0_WIDTH {4} \
### 	CONFIG.C_PROBE10_TYPE {1} \
### 	CONFIG.C_PROBE10_WIDTH {32} \
### 	CONFIG.C_PROBE11_TYPE {1} \
### 	CONFIG.C_PROBE11_WIDTH {32} \
### 	CONFIG.C_PROBE12_TYPE {1} \
### 	CONFIG.C_PROBE12_WIDTH {64} \
### 	CONFIG.C_PROBE13_TYPE {1} \
### 	CONFIG.C_PROBE13_WIDTH {64} \
### 	CONFIG.C_PROBE14_TYPE {1} \
### 	CONFIG.C_PROBE14_WIDTH {97} \
### 	] [get_ips ila]
## set xci_files [get_files -all {*.xci}]
## foreach xci_file $xci_files {
##   set_property GENERATE_SYNTH_CHECKPOINT {false} -quiet $xci_file
## }
## set obj [get_ips]
## generate_target all $obj
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'reset_sys'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'reset_sys'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'reset_sys'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'reset_sys'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'reset_sys'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2412.473 ; gain = 0.000 ; free physical = 16834 ; free virtual = 23632
## export_ip_user_files -of_objects $obj -no_script -force
## set obj [current_fileset]
## set property_include_dirs [get_property include_dirs $obj]
## set ip_include_dirs [concat $property_include_dirs [findincludedir $ipdir "*.vh"]]
## set ip_include_dirs [concat $ip_include_dirs [findincludedir $srcdir "*.h"]]
## set ip_include_dirs [concat $ip_include_dirs [findincludedir $srcdir "*.vh"]]
# source [file join $scriptdir "synth.tcl"]
## read_ip [glob -directory $ipdir [file join * {*.xci}]]
CRITICAL WARNING: [Vivado 12-1504] The IP is already part of the fileset 'sources_1'. Requested source '/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/reset_sys.xci' will not be added.
CRITICAL WARNING: [Vivado 12-1504] The IP is already part of the fileset 'sources_1'. Requested source '/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/ila/ila.xci' will not be added.
CRITICAL WARNING: [Vivado 12-1504] The IP is already part of the fileset 'sources_1'. Requested source '/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/mmcm/mmcm.xci' will not be added.
## synth_design -top $top -flatten_hierarchy rebuilt
Command: synth_design -top Arty35THarness -flatten_hierarchy rebuilt
Starting synth_design
Using part: xc7a35ticsg324-1L
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18897
WARNING: [Synth 8-6901] identifier 'trap_pending' is used before its declaration [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:2088]
WARNING: [Synth 8-6901] identifier 'trap_pending' is used before its declaration [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:2095]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:57 ; elapsed = 00:01:57 . Memory (MB): peak = 2444.484 ; gain = 8.000 ; free physical = 16331 ; free virtual = 23130
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Arty35THarness' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Arty35THarness.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mmcm' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/mmcm/mmcm.v:72]
INFO: [Synth 8-6157] synthesizing module 'mmcm_clk_wiz' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/mmcm/mmcm_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 62.375000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 123.875000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 6 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'mmcm_clk_wiz' (4#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/mmcm/mmcm_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mmcm' (5#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/mmcm/mmcm.v:72]
INFO: [Synth 8-638] synthesizing module 'reset_sys' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/synth/reset_sys.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/synth/reset_sys.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (6#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (7#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (8#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (9#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (10#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (11#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'reset_sys' (12#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/synth/reset_sys.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'ChipTop' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ChipTop.sv:46]
INFO: [Synth 8-6157] synthesizing module 'DigitalTop' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/DigitalTop.sv:46]
INFO: [Synth 8-6157] synthesizing module 'IntXbar_i1_o1' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/IntXbar_i1_o1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar_i1_o1' (13#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/IntXbar_i1_o1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/SystemBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_4' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/FixedClockBroadcast_4.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_4' (14#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/FixedClockBroadcast_4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_sbus_i2_o2_a31d32s3k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_sbus_i2_o2_a31d32s3k1z4u.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_sbus_i2_o2_a31d32s3k1z4u.sv:417]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor.sv:64]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (15#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (16#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_sbus_i2_o2_a31d32s3k1z4u.sv:438]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_1' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_1.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_1' (17#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_1.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_sbus_i2_o2_a31d32s3k1z4u' (18#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_sbus_i2_o2_a31d32s3k1z4u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFIFOFixer.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFIFOFixer.sv:113]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_2' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_2.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_2' (19#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_2.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFIFOFixer.sv:134]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_3' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_3.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_3' (20#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_3.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (21#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFIFOFixer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_sbus_to_bus_named_cbus' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLInterconnectCoupler_sbus_to_bus_named_cbus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget4' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLWidthWidget4.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLWidthWidget4.sv:209]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_4.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (22#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_4.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleD_a29d64s3k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Repeater_TLBundleD_a29d64s3k1z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleD_a29d64s3k1z4u' (23#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Repeater_TLBundleD_a29d64s3k1z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget4' (24#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLWidthWidget4.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_sbus_to_bus_named_cbus' (25#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLInterconnectCoupler_sbus_to_bus_named_cbus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_sbus_from_bus_named_fbus' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLInterconnectCoupler_sbus_from_bus_named_fbus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget8' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLWidthWidget8.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLWidthWidget8.sv:169]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_5.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (26#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_5.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a31d64s1k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Repeater_TLBundleA_a31d64s1k1z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a31d64s1k1z4u' (27#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Repeater_TLBundleA_a31d64s1k1z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget8' (28#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLWidthWidget8.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_sbus_from_bus_named_fbus' (29#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLInterconnectCoupler_sbus_from_bus_named_fbus.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (30#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/SystemBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_pbus' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/PeripheryBus_pbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_2' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/FixedClockBroadcast_2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_2' (31#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/FixedClockBroadcast_2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_1' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFIFOFixer_1.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFIFOFixer_1.sv:147]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_6' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_6.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_6' (32#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_6.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_1' (33#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFIFOFixer_1.sv:46]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_pbus_out_i1_o2_a29d64s4k1z3u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_pbus_out_i1_o2_a29d64s4k1z3u.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_pbus_out_i1_o2_a29d64s4k1z3u.sv:193]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_7' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_7.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_7' (34#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_7.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_pbus_out_i1_o2_a29d64s4k1z3u' (35#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_pbus_out_i1_o2_a29d64s4k1z3u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a29d64s4k1z3u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a29d64s4k1z3u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a29d64s4k1z3u.sv:52]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_8' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_8.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_8' (36#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_8.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a29d64s4k1z3u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleA_a29d64s4k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x115' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x115.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x115' (37#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x115.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a29d64s4k1z3u' (38#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleA_a29d64s4k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a29d64s4k1z3u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleD_a29d64s4k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x79' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x79.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x79' (39#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x79.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a29d64s4k1z3u' (40#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleD_a29d64s4k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a29d64s4k1z3u' (41#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a29d64s4k1z3u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_pbus' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLAtomicAutomata_pbus.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLAtomicAutomata_pbus.sv:338]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_9.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (42#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_9.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_pbus' (43#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLAtomicAutomata_pbus.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a29d64s4k1z3u_1' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a29d64s4k1z3u_1.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a29d64s4k1z3u_1.sv:56]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_10.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (44#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_10.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a29d64s4k1z3u_1' (45#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a29d64s4k1z3u_1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_pbus_to_bootaddressreg' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLInterconnectCoupler_pbus_to_bootaddressreg.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_BootAddrReg' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_BootAddrReg.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_BootAddrReg.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_11.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (46#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_11.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a13d64s4k1z3u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Repeater_TLBundleA_a13d64s4k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a13d64s4k1z3u' (47#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Repeater_TLBundleA_a13d64s4k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_BootAddrReg' (48#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_BootAddrReg.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_pbus_to_bootaddressreg' (49#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLInterconnectCoupler_pbus_to_bootaddressreg.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_pbus_to_device_named_uart_0' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLInterconnectCoupler_pbus_to_device_named_uart_0.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_UART' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_UART.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_UART.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_12.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (50#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_12.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a29d64s4k1z3u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Repeater_TLBundleA_a29d64s4k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a29d64s4k1z3u' (51#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Repeater_TLBundleA_a29d64s4k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_UART' (52#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_UART.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_pbus_to_device_named_uart_0' (53#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLInterconnectCoupler_pbus_to_device_named_uart_0.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/PeripheryBus_pbus.sv:541]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_13.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (54#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_13.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus_pbus' (55#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/PeripheryBus_pbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a31d64s1k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a31d64s1k1z4u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a31d64s1k1z4u.sv:58]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_14.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (56#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_14.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a31d64s1k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleA_a31d64s1k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x122' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x122.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x122' (57#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x122.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a31d64s1k1z4u' (58#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleA_a31d64s1k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a31d64s1k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleD_a31d64s1k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x77' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x77.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x77' (59#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x77.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a31d64s1k1z4u' (60#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleD_a31d64s1k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a31d64s1k1z4u' (61#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a31d64s1k1z4u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_fbus_from_debug_sb' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLInterconnectCoupler_fbus_from_debug_sb.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget1' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLWidthWidget1.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLWidthWidget1.sv:194]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_15.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (62#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_15.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleD_a31d64s1k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Repeater_TLBundleD_a31d64s1k1z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleD_a31d64s1k1z4u' (63#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Repeater_TLBundleD_a31d64s1k1z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget1' (64#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLWidthWidget1.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_fbus_from_debug_sb' (65#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLInterconnectCoupler_fbus_from_debug_sb.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_cbus' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/PeripheryBus_cbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_7' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/FixedClockBroadcast_7.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_7' (66#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/FixedClockBroadcast_7.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFIFOFixer_2.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFIFOFixer_2.sv:157]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_16.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (67#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_16.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (68#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFIFOFixer_2.sv:46]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_cbus_in_i2_o1_a29d64s4k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_cbus_in_i2_o1_a29d64s4k1z4u.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_cbus_in_i2_o1_a29d64s4k1z4u.sv:190]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_17.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (69#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_17.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_cbus_in_i2_o1_a29d64s4k1z4u.sv:212]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_18.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (70#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_18.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_cbus_in_i2_o1_a29d64s4k1z4u' (71#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_cbus_in_i2_o1_a29d64s4k1z4u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_cbus_out_i1_o7_a29d64s4k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_cbus_out_i1_o7_a29d64s4k1z4u.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_cbus_out_i1_o7_a29d64s4k1z4u.sv:343]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_19.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (72#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_19.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_cbus_out_i1_o7_a29d64s4k1z4u' (73#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_cbus_out_i1_o7_a29d64s4k1z4u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a29d64s4k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a29d64s4k1z4u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a29d64s4k1z4u.sv:56]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_20.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (74#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_20.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a29d64s4k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleA_a29d64s4k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x116' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x116.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x116' (75#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x116.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a29d64s4k1z4u' (76#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleA_a29d64s4k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a29d64s4k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleD_a29d64s4k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x80' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x80.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x80' (77#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x80.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a29d64s4k1z4u' (78#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleD_a29d64s4k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a29d64s4k1z4u' (79#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a29d64s4k1z4u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_cbus' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLAtomicAutomata_cbus.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLAtomicAutomata_cbus.sv:341]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_21.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (80#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_21.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_cbus' (81#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLAtomicAutomata_cbus.sv:64]
INFO: [Synth 8-6157] synthesizing module 'ErrorDeviceWrapper' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ErrorDeviceWrapper.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLError' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLError.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLError.sv:134]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_22.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (82#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_22.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue1_TLBundleA_a14d64s4k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_TLBundleA_a14d64s4k1z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_TLBundleA_a14d64s4k1z4u' (83#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_TLBundleA_a14d64s4k1z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLError' (84#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLError.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a14d64s4k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a14d64s4k1z4u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a14d64s4k1z4u.sv:52]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_23.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (85#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_23.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a14d64s4k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleA_a14d64s4k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x101' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x101.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x101' (86#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x101.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a14d64s4k1z4u' (87#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleA_a14d64s4k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a14d64s4k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleD_a14d64s4k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a14d64s4k1z4u' (88#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleD_a14d64s4k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a14d64s4k1z4u' (89#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a14d64s4k1z4u.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ErrorDeviceWrapper' (90#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ErrorDeviceWrapper.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_clint' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLInterconnectCoupler_cbus_to_clint.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_CLINT' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_CLINT.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_CLINT.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_24.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (91#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_24.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a26d64s4k1z3u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Repeater_TLBundleA_a26d64s4k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a26d64s4k1z3u' (92#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Repeater_TLBundleA_a26d64s4k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_CLINT' (93#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_CLINT.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_clint' (94#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLInterconnectCoupler_cbus_to_clint.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_plic' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLInterconnectCoupler_cbus_to_plic.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_PLIC' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_PLIC.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_PLIC.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_25' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_25.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (95#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_25.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a28d64s4k1z3u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Repeater_TLBundleA_a28d64s4k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a28d64s4k1z3u' (96#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Repeater_TLBundleA_a28d64s4k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_PLIC' (97#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_PLIC.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_plic' (98#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLInterconnectCoupler_cbus_to_plic.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_debug' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLInterconnectCoupler_cbus_to_debug.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_Debug' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_Debug.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_Debug.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_26' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_26.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (99#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_26.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a12d64s4k1z3u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Repeater_TLBundleA_a12d64s4k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a12d64s4k1z3u' (100#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Repeater_TLBundleA_a12d64s4k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_Debug' (101#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_Debug.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_debug' (102#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLInterconnectCoupler_cbus_to_debug.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_bootrom' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLInterconnectCoupler_cbus_to_bootrom.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_BootROM' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_BootROM.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_BootROM.sv:172]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_27' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_27.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_27.sv:635]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_27' (103#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_27.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a17d64s4k1z3u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Repeater_TLBundleA_a17d64s4k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a17d64s4k1z3u' (104#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Repeater_TLBundleA_a17d64s4k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_BootROM' (105#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_BootROM.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_bootrom' (106#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLInterconnectCoupler_cbus_to_bootrom.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_prci_ctrl' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLInterconnectCoupler_cbus_to_prci_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_3' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFIFOFixer_3.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFIFOFixer_3.sv:147]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_28' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_28.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_28' (107#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_28.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_3' (108#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFIFOFixer_3.sv:46]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a21d64s4k1z3u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a21d64s4k1z3u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a21d64s4k1z3u.sv:52]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_29' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_29.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_29' (109#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_29.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a21d64s4k1z3u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleA_a21d64s4k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x107' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x107.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x107' (110#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x107.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a21d64s4k1z3u' (111#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleA_a21d64s4k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a21d64s4k1z3u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleD_a21d64s4k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a21d64s4k1z3u' (112#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleD_a21d64s4k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a21d64s4k1z3u' (113#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a21d64s4k1z3u.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_prci_ctrl' (114#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLInterconnectCoupler_cbus_to_prci_ctrl.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus_cbus' (115#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/PeripheryBus_cbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'TilePRCIDomain' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TilePRCIDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ServTile' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:20]
INFO: [Synth 8-6157] synthesizing module 'IntXbar_i3_o1' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/IntXbar_i3_o1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar_i3_o1' (116#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/IntXbar_i3_o1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a31d32s2k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a31d32s2k1z4u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a31d32s2k1z4u.sv:68]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_30' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_30.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_30' (117#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_30.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a31d32s2k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleA_a31d32s2k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x87' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x87.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x87' (118#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x87.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a31d32s2k1z4u' (119#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleA_a31d32s2k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a31d32s2k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleD_a31d32s2k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x46' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x46.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x46' (120#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x46.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a31d32s2k1z4u' (121#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleD_a31d32s2k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a31d32s2k1z4u' (122#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a31d32s2k1z4u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_4' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFIFOFixer_4.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFIFOFixer_4.sv:162]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_31' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_31.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_31' (123#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_31.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_4' (124#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFIFOFixer_4.sv:46]
INFO: [Synth 8-6157] synthesizing module 'AXI4ToTL' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AXI4ToTL.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue1_AXI4BundleR' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_AXI4BundleR.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_AXI4BundleR' (125#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_AXI4BundleR.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Queue1_AXI4BundleB' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_AXI4BundleB.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_AXI4BundleB' (126#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_AXI4BundleB.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AXI4ToTL' (127#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AXI4ToTL.sv:64]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AXI4UserYanker.sv:20]
INFO: [Synth 8-6157] synthesizing module 'Queue2_BundleMap' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_BundleMap.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_real_last_2x1' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_real_last_2x1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_real_last_2x1' (128#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_real_last_2x1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_BundleMap' (129#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_BundleMap.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker' (130#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AXI4UserYanker.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI4Fragmenter' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AXI4Fragmenter.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue1_AXI4BundleAR' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_AXI4BundleAR.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_AXI4BundleAR' (131#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_AXI4BundleAR.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Queue1_AXI4BundleAW' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_AXI4BundleAW.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_AXI4BundleAW' (132#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_AXI4BundleAW.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Queue1_AXI4BundleW' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_AXI4BundleW.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_AXI4BundleW' (133#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_AXI4BundleW.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Fragmenter' (134#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AXI4Fragmenter.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_i1_o2_a31d32s3k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_i1_o2_a31d32s3k1z4u.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_i1_o2_a31d32s3k1z4u.sv:190]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_32' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_32.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_32' (135#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_32.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_i1_o2_a31d32s3k1z4u' (136#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_i1_o2_a31d32s3k1z4u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'AXI4Buffer' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AXI4Buffer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue2_AXI4BundleAW' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_AXI4BundleAW.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x31' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x31.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x31' (137#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x31.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_AXI4BundleAW' (138#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_AXI4BundleAW.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_AXI4BundleW' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_AXI4BundleW.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x36' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x36.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x36' (139#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x36.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_AXI4BundleW' (140#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_AXI4BundleW.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_AXI4BundleB' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_AXI4BundleB.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x3' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x3' (141#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_AXI4BundleB' (142#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_AXI4BundleB.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_AXI4BundleAR' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_AXI4BundleAR.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_AXI4BundleAR' (143#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_AXI4BundleAR.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_AXI4BundleR' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_AXI4BundleR.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_AXI4BundleR' (144#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_AXI4BundleR.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Buffer' (145#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AXI4Buffer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker_1' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AXI4UserYanker_1.sv:20]
INFO: [Synth 8-6157] synthesizing module 'Queue1_BundleMap' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_BundleMap.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_BundleMap' (146#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_BundleMap.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker_1' (147#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AXI4UserYanker_1.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AXI4IdIndexer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer' (148#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AXI4IdIndexer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AXI4Fragmenter_1' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AXI4Fragmenter_1.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue1_AXI4BundleAR_1' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_AXI4BundleAR_1.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_AXI4BundleAR_1' (149#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_AXI4BundleAR_1.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Queue1_AXI4BundleAW_1' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_AXI4BundleAW_1.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_AXI4BundleAW_1' (150#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_AXI4BundleAW_1.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Fragmenter_1' (151#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AXI4Fragmenter_1.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLToAXI4' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLToAXI4.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLToAXI4.sv:242]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_33' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_33.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_33' (152#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_33.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue1_AXI4BundleARW' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_AXI4BundleARW.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_AXI4BundleARW' (153#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_AXI4BundleARW.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLToAXI4' (154#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLToAXI4.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLSourceShrinker_1' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLSourceShrinker_1.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLSourceShrinker_1.sv:153]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_34' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_34.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_34' (155#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_34.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLSourceShrinker_1' (156#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLSourceShrinker_1.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1380]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_35' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_35.sv:20]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_35.sv:358]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_35.sv:365]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_35' (157#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_35.sv:20]
INFO: [Synth 8-6157] synthesizing module 'ServCoreBlackbox' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4738]
	Parameter MEMFILE_B bound to: (null) - type: string 
	Parameter MEMSIZE_B bound to: 8192 - type: integer 
	Parameter SIM_B bound to: 1 - type: integer 
	Parameter RESET_STRATEGY_B bound to: MINI - type: string 
	Parameter WITH_CSR_B bound to: 1 - type: integer 
	Parameter AW_B bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ServCore' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4443]
	Parameter AW bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 0 - type: integer 
	Parameter memfile bound to: (null) - type: string 
	Parameter memsize bound to: 8192 - type: integer 
	Parameter sim bound to: 1 - type: integer 
	Parameter RESET_STRATEGY bound to: MINI - type: string 
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'serving' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3654]
	Parameter memfile bound to: (null) - type: string 
	Parameter memsize bound to: 8192 - type: integer 
	Parameter sim bound to: 1 - type: integer 
	Parameter RESET_STRATEGY bound to: MINI - type: string 
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter regs bound to: 36 - type: integer 
	Parameter rf_width bound to: 8 - type: integer 
	Parameter w bound to: 31 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3765]
INFO: [Synth 8-155] case statement is not full and has no default [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3829]
INFO: [Synth 8-155] case statement is not full and has no default [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3803]
INFO: [Synth 8-6157] synthesizing module 'serving_ram' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3586]
	Parameter depth bound to: 8192 - type: integer 
	Parameter aw bound to: 13 - type: integer 
	Parameter memfile bound to: (null) - type: string 
INFO: [Synth 8-251] [serving_ram] WRITE: addr=0xxxxx data=0xxx [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3614]
INFO: [Synth 8-6155] done synthesizing module 'serving_ram' (158#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3586]
WARNING: [Synth 8-689] width (32) of port connection 'i_waddr' does not match port width (13) of module 'serving_ram' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3910]
WARNING: [Synth 8-689] width (32) of port connection 'i_raddr' does not match port width (13) of module 'serving_ram' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3913]
INFO: [Synth 8-6157] synthesizing module 'servile_rf_mem_if' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3497]
	Parameter depth bound to: 8192 - type: integer 
	Parameter rf_regs bound to: 36 - type: integer 
	Parameter rf_depth bound to: 8 - type: integer 
	Parameter aw bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'servile_rf_mem_if' (159#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3497]
WARNING: [Synth 8-689] width (32) of port connection 'o_sram_waddr' does not match port width (13) of module 'servile_rf_mem_if' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3934]
WARNING: [Synth 8-689] width (32) of port connection 'o_sram_raddr' does not match port width (13) of module 'servile_rf_mem_if' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3937]
INFO: [Synth 8-6157] synthesizing module 'servile' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3218]
	Parameter width bound to: 1 - type: integer 
	Parameter reset_pc bound to: 0 - type: integer 
	Parameter reset_strategy bound to: MINI - type: string 
	Parameter rf_width bound to: 8 - type: integer 
	Parameter sim bound to: 1 - type: integer 
	Parameter debug bound to: 1'b0 
	Parameter with_c bound to: 1'b0 
	Parameter with_csr bound to: 1 - type: integer 
	Parameter with_mdu bound to: 1'b0 
	Parameter B bound to: 0 - type: integer 
	Parameter regs bound to: 36 - type: integer 
	Parameter rf_l2d bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'servile_mux' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3117]
	Parameter sim bound to: 1 - type: integer 
	Parameter sim_sig_adr bound to: -2147483648 - type: integer 
	Parameter sim_halt_adr bound to: -1879048192 - type: integer 
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3182]
INFO: [Synth 8-251] Test complete [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3195]
INFO: [Synth 8-6155] done synthesizing module 'servile_mux' (160#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3117]
INFO: [Synth 8-6157] synthesizing module 'servile_arbiter' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3073]
INFO: [Synth 8-6155] done synthesizing module 'servile_arbiter' (161#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3073]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram_if' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:2886]
	Parameter width bound to: 8 - type: integer 
	Parameter W bound to: 1 - type: integer 
	Parameter reset_strategy bound to: MINI - type: string 
	Parameter csr_regs bound to: 4 - type: integer 
	Parameter B bound to: 0 - type: integer 
	Parameter raw bound to: 6 - type: integer 
	Parameter l2w bound to: 3 - type: integer 
	Parameter aw bound to: 8 - type: integer 
	Parameter ratio bound to: 8 - type: integer 
	Parameter CMSB bound to: 4 - type: integer 
	Parameter l2r bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram_if' (162#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:2886]
INFO: [Synth 8-6157] synthesizing module 'serv_top' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:2219]
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter W bound to: 1 - type: integer 
	Parameter B bound to: 0 - type: integer 
	Parameter PRE_REGISTER bound to: 1'b1 
	Parameter RESET_STRATEGY bound to: MINI - type: string 
	Parameter RESET_PC bound to: 0 - type: integer 
	Parameter DEBUG bound to: 1'b0 
	Parameter MDU bound to: 1'b0 
	Parameter COMPRESSED bound to: 1'b0 
	Parameter ALIGN bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'serv_csr' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:647]
	Parameter RESET_STRATEGY bound to: MINI - type: string 
	Parameter W bound to: 1 - type: integer 
	Parameter B bound to: 0 - type: integer 
	Parameter CSR_SOURCE_CSR bound to: 2'b00 
	Parameter CSR_SOURCE_EXT bound to: 2'b01 
	Parameter CSR_SOURCE_SET bound to: 2'b10 
	Parameter CSR_SOURCE_CLR bound to: 2'b11 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:732]
INFO: [Synth 8-6155] done synthesizing module 'serv_csr' (163#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:647]
INFO: [Synth 8-6157] synthesizing module 'serv_state' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:1984]
	Parameter RESET_STRATEGY bound to: MINI - type: string 
	Parameter WITH_CSR bound to: 1'b1 
	Parameter ALIGN bound to: 1'b0 
	Parameter MDU bound to: 1'b0 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_state' (164#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:1984]
INFO: [Synth 8-6157] synthesizing module 'serv_decode' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:1624]
	Parameter PRE_REGISTER bound to: 1'b1 
	Parameter MDU bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'serv_decode' (165#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:1624]
INFO: [Synth 8-6157] synthesizing module 'serv_immdec' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:1396]
	Parameter SHARED_RFADDR_IMM_REGS bound to: 1 - type: integer 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_immdec' (166#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:1396]
INFO: [Synth 8-6157] synthesizing module 'serv_bufreg' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:1299]
	Parameter MDU bound to: 1'b0 
	Parameter W bound to: 1 - type: integer 
	Parameter B bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_bufreg' (167#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:1299]
INFO: [Synth 8-6157] synthesizing module 'serv_bufreg2' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:1200]
	Parameter W bound to: 1 - type: integer 
	Parameter B bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_bufreg2' (168#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:1200]
INFO: [Synth 8-6157] synthesizing module 'serv_ctrl' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:1092]
	Parameter RESET_STRATEGY bound to: MINI - type: string 
	Parameter RESET_PC bound to: 0 - type: integer 
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter W bound to: 1 - type: integer 
	Parameter B bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_ctrl' (169#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:1092]
INFO: [Synth 8-6157] synthesizing module 'serv_alu' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:1011]
	Parameter W bound to: 1 - type: integer 
	Parameter B bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_alu' (170#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:1011]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_if' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:858]
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter W bound to: 1 - type: integer 
	Parameter B bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_if' (171#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:858]
INFO: [Synth 8-6157] synthesizing module 'serv_mem_if' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:805]
	Parameter WITH_CSR bound to: 1'b1 
	Parameter W bound to: 1 - type: integer 
	Parameter B bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_mem_if' (172#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:805]
INFO: [Synth 8-6155] done synthesizing module 'serv_top' (173#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'servile' (174#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3218]
INFO: [Synth 8-6155] done synthesizing module 'serving' (175#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3654]
INFO: [Synth 8-6157] synthesizing module 'complete_bridge' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3989]
	Parameter AW bound to: 32 - type: integer 
	Parameter bridge_idle bound to: 4'b0000 
	Parameter AXI2WB_start bound to: 4'b0001 
	Parameter AXI2WB_WBWACK bound to: 4'b0010 
	Parameter AXI2WB_AWACK bound to: 4'b0011 
	Parameter AXI2WB_WBRACK bound to: 4'b0100 
	Parameter AXI2WB_BAXI bound to: 4'b0101 
	Parameter AXI2WB_RRAXI bound to: 4'b0110 
	Parameter WB2AXI_start bound to: 4'b0111 
	Parameter WBREAD bound to: 4'b1000 
	Parameter WBWRITE bound to: 4'b1001 
	Parameter WB2AXI_WRESP bound to: 4'b1010 
	Parameter WB2AXI_RRESP bound to: 4'b1011 
INFO: [Synth 8-251] Error while writing [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4369]
INFO: [Synth 8-251] Successfully data written --- message from bridge [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4371]
INFO: [Synth 8-251] Error while reading data [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4394]
INFO: [Synth 8-251] Successfully data read -----message from bridge [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4398]
INFO: [Synth 8-6155] done synthesizing module 'complete_bridge' (176#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:3989]
WARNING: [Synth 8-689] width (32) of port connection 'i_swb_adr' does not match port width (30) of module 'complete_bridge' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4667]
INFO: [Synth 8-6155] done synthesizing module 'ServCore' (177#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4443]
WARNING: [Synth 8-689] width (1) of port connection 'o_b_id' does not match port width (2) of module 'ServCore' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4943]
WARNING: [Synth 8-689] width (1) of port connection 'o_b_user' does not match port width (2) of module 'ServCore' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4944]
WARNING: [Synth 8-689] width (1) of port connection 'o_r_id' does not match port width (2) of module 'ServCore' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4951]
WARNING: [Synth 8-689] width (1) of port connection 'o_r_user' does not match port width (2) of module 'ServCore' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4952]
WARNING: [Synth 8-689] width (2) of port connection 'o_awm_user' does not match port width (1) of module 'ServCore' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4968]
INFO: [Synth 8-6155] done synthesizing module 'ServCoreBlackbox' (178#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4738]
WARNING: [Synth 8-689] width (12) of port connection 'o_awmaddr' does not match port width (32) of module 'ServCoreBlackbox' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1442]
WARNING: [Synth 8-689] width (12) of port connection 'o_armaddr' does not match port width (32) of module 'ServCoreBlackbox' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1454]
WARNING: [Synth 8-7071] port 'i_aw_id' of module 'ServCoreBlackbox' is unconnected for instance 'core' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1401]
WARNING: [Synth 8-7071] port 'i_aw_user' of module 'ServCoreBlackbox' is unconnected for instance 'core' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1401]
WARNING: [Synth 8-7071] port 'i_ar_id' of module 'ServCoreBlackbox' is unconnected for instance 'core' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1401]
WARNING: [Synth 8-7071] port 'i_ar_user' of module 'ServCoreBlackbox' is unconnected for instance 'core' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1401]
WARNING: [Synth 8-7071] port 'i_w_user' of module 'ServCoreBlackbox' is unconnected for instance 'core' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1401]
WARNING: [Synth 8-7071] port 'o_b_id' of module 'ServCoreBlackbox' is unconnected for instance 'core' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1401]
WARNING: [Synth 8-7071] port 'o_b_user' of module 'ServCoreBlackbox' is unconnected for instance 'core' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1401]
WARNING: [Synth 8-7071] port 'o_r_id' of module 'ServCoreBlackbox' is unconnected for instance 'core' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1401]
WARNING: [Synth 8-7071] port 'o_r_user' of module 'ServCoreBlackbox' is unconnected for instance 'core' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1401]
WARNING: [Synth 8-7071] port 'o_awm_id' of module 'ServCoreBlackbox' is unconnected for instance 'core' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1401]
WARNING: [Synth 8-7071] port 'o_awm_user' of module 'ServCoreBlackbox' is unconnected for instance 'core' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1401]
WARNING: [Synth 8-7071] port 'o_arm_id' of module 'ServCoreBlackbox' is unconnected for instance 'core' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1401]
WARNING: [Synth 8-7071] port 'o_arm_user' of module 'ServCoreBlackbox' is unconnected for instance 'core' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1401]
WARNING: [Synth 8-7071] port 'o_wm_user' of module 'ServCoreBlackbox' is unconnected for instance 'core' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1401]
WARNING: [Synth 8-7071] port 'i_bm_id' of module 'ServCoreBlackbox' is unconnected for instance 'core' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1401]
WARNING: [Synth 8-7071] port 'i_bm_user' of module 'ServCoreBlackbox' is unconnected for instance 'core' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1401]
WARNING: [Synth 8-7071] port 'i_rm_id' of module 'ServCoreBlackbox' is unconnected for instance 'core' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1401]
WARNING: [Synth 8-7071] port 'i_rm_user' of module 'ServCoreBlackbox' is unconnected for instance 'core' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1401]
WARNING: [Synth 8-7023] instance 'core' of module 'ServCoreBlackbox' has 93 connections declared, but only 75 given [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:1401]
INFO: [Synth 8-6155] done synthesizing module 'ServTile' (179#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServTile.sv:20]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a31d32s2k1z4u_2' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a31d32s2k1z4u_2.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a31d32s2k1z4u_2.sv:70]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_36' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_36.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_36' (180#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_36.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a31d32s2k1z4u_2' (181#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBuffer_a31d32s2k1z4u_2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'IntSyncSyncCrossingSink_n1x2' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/IntSyncSyncCrossingSink_n1x2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'IntSyncSyncCrossingSink_n1x2' (182#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/IntSyncSyncCrossingSink_n1x2.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TilePRCIDomain.sv:207]
INFO: [Synth 8-6157] synthesizing module 'IntSyncCrossingSource_n1x1' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/IntSyncCrossingSource_n1x1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w1_i0' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncResetRegVec_w1_i0.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w1_i0' (183#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncResetRegVec_w1_i0.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'IntSyncCrossingSource_n1x1' (184#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/IntSyncCrossingSource_n1x1.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TilePRCIDomain.sv:213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TilePRCIDomain.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'TilePRCIDomain' (185#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TilePRCIDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'BundleBridgeNexus_UInt1_1' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/BundleBridgeNexus_UInt1_1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'BundleBridgeNexus_UInt1_1' (186#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/BundleBridgeNexus_UInt1_1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'CLINTClockSinkDomain' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/CLINTClockSinkDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'CLINT' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/CLINT.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/CLINT.sv:137]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_37' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_37.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_37' (187#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_37.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'CLINT' (188#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/CLINT.sv:46]
INFO: [Synth 8-6157] synthesizing module 'IntSyncCrossingSource_n1x2' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/IntSyncCrossingSource_n1x2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w2_i0' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncResetRegVec_w2_i0.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w2_i0' (189#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncResetRegVec_w2_i0.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'IntSyncCrossingSource_n1x2' (190#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/IntSyncCrossingSource_n1x2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'CLINTClockSinkDomain' (191#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/CLINTClockSinkDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PLICClockSinkDomain' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/PLICClockSinkDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLPLIC' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLPLIC.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLPLIC.sv:178]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_38' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_38.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_38' (192#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_38.sv:64]
INFO: [Synth 8-6157] synthesizing module 'LevelGateway' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/LevelGateway.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'LevelGateway' (193#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/LevelGateway.sv:46]
INFO: [Synth 8-6157] synthesizing module 'PLICFanIn' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/PLICFanIn.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PLICFanIn' (194#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/PLICFanIn.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Queue1_RegMapperInput_i23_m8' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_RegMapperInput_i23_m8.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_RegMapperInput_i23_m8' (195#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue1_RegMapperInput_i23_m8.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLPLIC' (196#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLPLIC.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/PLICClockSinkDomain.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'PLICClockSinkDomain' (197#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/PLICClockSinkDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLDebugModule' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLDebugModule.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLDebugModuleOuterAsync' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLDebugModuleOuterAsync.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_dmixbar_i1_o2_a9d32s1k1z2u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_dmixbar_i1_o2_a9d32s1k1z2u.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_dmixbar_i1_o2_a9d32s1k1z2u.sv:179]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_39' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_39.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_39' (198#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_39.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_dmixbar_i1_o2_a9d32s1k1z2u' (199#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_dmixbar_i1_o2_a9d32s1k1z2u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'DMIToTL' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/DMIToTL.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'DMIToTL' (200#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/DMIToTL.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLDebugModuleOuter' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLDebugModuleOuter.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLDebugModuleOuter.sv:154]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_40' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_40.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_40' (201#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_40.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLDebugModuleOuter' (202#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLDebugModuleOuter.sv:46]
INFO: [Synth 8-6157] synthesizing module 'TLBusBypass' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBusBypass.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBusBypassBar' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBusBypassBar.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBusBypassBar.sv:151]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_41' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_41.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_41' (203#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_41.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLBusBypassBar' (204#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBusBypassBar.sv:46]
INFO: [Synth 8-6157] synthesizing module 'TLError_1' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLError_1.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLError_1.sv:144]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_42' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_42.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_42' (205#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_42.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLError_1' (206#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLError_1.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLBusBypass' (207#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLBusBypass.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLAsyncCrossingSource_a9d32s1k1z2u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLAsyncCrossingSource_a9d32s1k1z2u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLAsyncCrossingSource_a9d32s1k1z2u.sv:50]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_43' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_43.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_43' (208#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_43.sv:64]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource_TLBundleA_a9d32s1k1z2u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncQueueSource_TLBundleA_a9d32s1k1z2u.sv:46]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerPrimitiveShiftReg_d3_i0' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerPrimitiveShiftReg_d3_i0' (209#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' (210#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncValidSync.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0_1' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0_1' (211#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync' (212#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncValidSync.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource_TLBundleA_a9d32s1k1z2u' (213#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncQueueSource_TLBundleA_a9d32s1k1z2u.sv:46]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink_TLBundleD_a9d32s1k1z2u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncQueueSink_TLBundleD_a9d32s1k1z2u.sv:46]
INFO: [Synth 8-6157] synthesizing module 'ClockCrossingReg_w43' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ClockCrossingReg_w43.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'ClockCrossingReg_w43' (214#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ClockCrossingReg_w43.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink_TLBundleD_a9d32s1k1z2u' (215#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncQueueSink_TLBundleD_a9d32s1k1z2u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLAsyncCrossingSource_a9d32s1k1z2u' (216#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLAsyncCrossingSource_a9d32s1k1z2u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource_DebugInternalBundle' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncQueueSource_DebugInternalBundle.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource_DebugInternalBundle' (217#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncQueueSource_DebugInternalBundle.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLDebugModuleOuterAsync' (218#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLDebugModuleOuterAsync.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLDebugModuleInnerAsync' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLDebugModuleInnerAsync.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLDebugModuleInner' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLDebugModuleInner.sv:64]
INFO: [Synth 8-6157] synthesizing module 'SBToTL' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/SBToTL.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a31d8s1k1z4u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleD_a31d8s1k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x10' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x10.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x10' (219#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_2x10.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a31d8s1k1z4u' (220#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue2_TLBundleD_a31d8s1k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'SBToTL' (221#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/SBToTL.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLDebugModuleInner.sv:2262]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_44' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_44.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_44' (222#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_44.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLDebugModuleInner.sv:2280]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_45' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_45.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_45' (223#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_45.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLDebugModuleInner' (224#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLDebugModuleInner.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLAsyncCrossingSink_a9d32s1k1z2u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLAsyncCrossingSink_a9d32s1k1z2u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink_TLBundleA_a9d32s1k1z2u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncQueueSink_TLBundleA_a9d32s1k1z2u.sv:46]
INFO: [Synth 8-6157] synthesizing module 'ClockCrossingReg_w55' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ClockCrossingReg_w55.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'ClockCrossingReg_w55' (225#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ClockCrossingReg_w55.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink_TLBundleA_a9d32s1k1z2u' (226#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncQueueSink_TLBundleA_a9d32s1k1z2u.sv:46]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource_TLBundleD_a9d32s1k1z2u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncQueueSource_TLBundleD_a9d32s1k1z2u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource_TLBundleD_a9d32s1k1z2u' (227#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncQueueSource_TLBundleD_a9d32s1k1z2u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLAsyncCrossingSink_a9d32s1k1z2u' (228#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLAsyncCrossingSink_a9d32s1k1z2u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink_DebugInternalBundle' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncQueueSink_DebugInternalBundle.sv:46]
INFO: [Synth 8-6157] synthesizing module 'ClockCrossingReg_w15' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ClockCrossingReg_w15.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'ClockCrossingReg_w15' (229#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ClockCrossingReg_w15.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink_DebugInternalBundle' (230#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncQueueSink_DebugInternalBundle.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLDebugModuleInnerAsync' (231#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLDebugModuleInnerAsync.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'TLDebugModule' (232#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLDebugModule.sv:2]
INFO: [Synth 8-6157] synthesizing module 'BootROMClockSinkDomain' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/BootROMClockSinkDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLROM' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLROM.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLROM.sv:534]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_46' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_46.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_46.sv:625]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_46' (233#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_46.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLROM' (234#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLROM.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'BootROMClockSinkDomain' (235#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/BootROMClockSinkDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLUARTClockSinkDomain' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLUARTClockSinkDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLUART' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLUART.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLUART.sv:168]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_47' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_47.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_47' (236#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_47.sv:64]
INFO: [Synth 8-6157] synthesizing module 'UARTTx' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/UARTTx.sv:55]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader__parameterized0' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/plusarg_reader.v:7]
	Parameter FORMAT bound to: uart_tx=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader__parameterized0' (236#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/plusarg_reader.v:7]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader__parameterized1' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/plusarg_reader.v:7]
	Parameter FORMAT bound to: uart_tx_printf=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader__parameterized1' (236#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'UARTTx' (237#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/UARTTx.sv:55]
INFO: [Synth 8-6157] synthesizing module 'Queue8_UInt8' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue8_UInt8.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_8x8' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_8x8.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_8x8' (238#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ram_8x8.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue8_UInt8' (239#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Queue8_UInt8.sv:59]
INFO: [Synth 8-6157] synthesizing module 'UARTRx' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/UARTRx.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'UARTRx' (240#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/UARTRx.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLUART' (241#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLUART.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLUARTClockSinkDomain' (242#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLUARTClockSinkDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'IntSyncSyncCrossingSink_n1x1' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/IntSyncSyncCrossingSink_n1x1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'IntSyncSyncCrossingSink_n1x1' (243#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/IntSyncSyncCrossingSink_n1x1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ChipyardPRCICtrlClockSinkDomain' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ChipyardPRCICtrlClockSinkDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_prcibus_i1_o2_a21d64s4k1z3u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_prcibus_i1_o2_a21d64s4k1z3u.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_prcibus_i1_o2_a21d64s4k1z3u.sv:191]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_48' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_48.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_48' (244#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_48.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_prcibus_i1_o2_a21d64s4k1z3u' (245#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLXbar_prcibus_i1_o2_a21d64s4k1z3u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'ClockGroupResetSynchronizer' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ClockGroupResetSynchronizer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ResetCatchAndSync_d3' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ResetCatchAndSync_d3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ResetCatchAndSync_d3' (246#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ResetCatchAndSync_d3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroupResetSynchronizer' (247#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ClockGroupResetSynchronizer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TileClockGater' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TileClockGater.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TileClockGater.sv:33]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_49' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_49.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_49' (248#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_49.sv:64]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w1_i1' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncResetRegVec_w1_i1.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w1_i1' (249#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/AsyncResetRegVec_w1_i1.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TileClockGater' (250#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TileClockGater.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_TileClockGater' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_TileClockGater.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_TileClockGater.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_50' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_50.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_50' (251#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_50.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a21d64s4k1z3u' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Repeater_TLBundleA_a21d64s4k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a21d64s4k1z3u' (252#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Repeater_TLBundleA_a21d64s4k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_TileClockGater' (253#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_TileClockGater.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TileResetSetter' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TileResetSetter.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TileResetSetter.sv:26]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_51' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_51.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_51' (254#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_51.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TileResetSetter' (255#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TileResetSetter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_TileResetSetter' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_TileResetSetter.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_TileResetSetter.sv:182]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_52' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_52.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_52' (256#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLMonitor_52.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_TileResetSetter' (257#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/TLFragmenter_TileResetSetter.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'ChipyardPRCICtrlClockSinkDomain' (258#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ChipyardPRCICtrlClockSinkDomain.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ClockGroupAggregator_allClocks' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ClockGroupAggregator_allClocks.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroupAggregator_allClocks' (259#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ClockGroupAggregator_allClocks.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ClockGroupCombiner' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ClockGroupCombiner.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroupCombiner' (260#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ClockGroupCombiner.sv:2]
INFO: [Synth 8-6157] synthesizing module 'DebugTransportModuleJTAG' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/DebugTransportModuleJTAG.sv:64]
INFO: [Synth 8-6157] synthesizing module 'CaptureUpdateChain_DTMInfo_To_DTMInfo' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/CaptureUpdateChain_DTMInfo_To_DTMInfo.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'CaptureUpdateChain_DTMInfo_To_DTMInfo' (261#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/CaptureUpdateChain_DTMInfo_To_DTMInfo.sv:64]
INFO: [Synth 8-6157] synthesizing module 'CaptureUpdateChain_DMIAccessCapture_To_DMIAccessUpdate' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/CaptureUpdateChain_DMIAccessCapture_To_DMIAccessUpdate.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'CaptureUpdateChain_DMIAccessCapture_To_DMIAccessUpdate' (262#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/CaptureUpdateChain_DMIAccessCapture_To_DMIAccessUpdate.sv:64]
INFO: [Synth 8-6157] synthesizing module 'CaptureChain_JTAGIdcodeBundle' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/CaptureChain_JTAGIdcodeBundle.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'CaptureChain_JTAGIdcodeBundle' (263#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/CaptureChain_JTAGIdcodeBundle.sv:64]
INFO: [Synth 8-6157] synthesizing module 'JtagTapController' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/JtagTapController.sv:46]
INFO: [Synth 8-6157] synthesizing module 'JtagStateMachine' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/JtagStateMachine.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'JtagStateMachine' (264#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/JtagStateMachine.sv:46]
INFO: [Synth 8-6157] synthesizing module 'CaptureUpdateChain_UInt5_To_UInt5' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/CaptureUpdateChain_UInt5_To_UInt5.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'CaptureUpdateChain_UInt5_To_UInt5' (265#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/CaptureUpdateChain_UInt5_To_UInt5.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'JtagTapController' (266#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/JtagTapController.sv:46]
INFO: [Synth 8-6157] synthesizing module 'JtagBypassChain' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/JtagBypassChain.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'JtagBypassChain' (267#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/JtagBypassChain.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'DebugTransportModuleJTAG' (268#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/DebugTransportModuleJTAG.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'DigitalTop' (269#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/DigitalTop.sv:46]
INFO: [Synth 8-6157] synthesizing module 'GenericDigitalInIOCell' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/GenericDigitalInIOCell.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GenericDigitalInIOCell' (270#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/GenericDigitalInIOCell.v:3]
INFO: [Synth 8-6157] synthesizing module 'GenericDigitalOutIOCell' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/GenericDigitalOutIOCell.v:3]
INFO: [Synth 8-6155] done synthesizing module 'GenericDigitalOutIOCell' (271#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/GenericDigitalOutIOCell.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ChipTop.sv:139]
INFO: [Synth 8-6157] synthesizing module 'ResetSynchronizerShiftReg_w1_d3_i0' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ResetSynchronizerShiftReg_w1_d3_i0.sv:2]
INFO: [Synth 8-6157] synthesizing module 'InferredResetSynchronizerPrimitiveShiftReg_d3_i0' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/InferredResetSynchronizerPrimitiveShiftReg_d3_i0.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'InferredResetSynchronizerPrimitiveShiftReg_d3_i0' (272#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/InferredResetSynchronizerPrimitiveShiftReg_d3_i0.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'ResetSynchronizerShiftReg_w1_d3_i0' (273#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ResetSynchronizerShiftReg_w1_d3_i0.sv:2]
INFO: [Synth 8-6157] synthesizing module 'EICG_wrapper' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/EICG_wrapper.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EICG_wrapper' (274#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/EICG_wrapper.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ChipTop' (275#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ChipTop.sv:46]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (276#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader__parameterized2' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/plusarg_reader.v:7]
	Parameter FORMAT bound to: custom_boot_pin=%d - type: string 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DEFAULT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader__parameterized2' (276#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/plusarg_reader.v:7]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33448]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (277#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33448]
INFO: [Synth 8-6157] synthesizing module 'PULLUP' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:69810]
INFO: [Synth 8-6155] done synthesizing module 'PULLUP' (278#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:69810]
INFO: [Synth 8-6157] synthesizing module 'PowerOnResetFPGAOnly' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/PowerOnResetFPGAOnly.v:2]
INFO: [Synth 8-6155] done synthesizing module 'PowerOnResetFPGAOnly' (279#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/PowerOnResetFPGAOnly.v:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Arty35THarness.sv:206]
INFO: [Synth 8-6155] done synthesizing module 'Arty35THarness' (280#1) [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/Arty35THarness.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:12 ; elapsed = 00:04:09 . Memory (MB): peak = 2799.266 ; gain = 362.781 ; free physical = 16277 ; free virtual = 23079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:26 ; elapsed = 00:04:24 . Memory (MB): peak = 2799.266 ; gain = 362.781 ; free physical = 16306 ; free virtual = 23108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:26 ; elapsed = 00:04:24 . Memory (MB): peak = 2799.266 ; gain = 362.781 ; free physical = 16306 ; free virtual = 23108
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2799.266 ; gain = 0.000 ; free physical = 16298 ; free virtual = 23100
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'jtag_TCK_i_ival_pad_1' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/mmcm/mmcm_board.xdc] for cell 'ip_mmcm/inst'
Finished Parsing XDC File [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/mmcm/mmcm_board.xdc] for cell 'ip_mmcm/inst'
Parsing XDC File [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/mmcm/mmcm.xdc] for cell 'ip_mmcm/inst'
Finished Parsing XDC File [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/mmcm/mmcm.xdc] for cell 'ip_mmcm/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/mmcm/mmcm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Arty35THarness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Arty35THarness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/reset_sys_board.xdc] for cell 'ip_reset_sys/U0'
Finished Parsing XDC File [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/reset_sys_board.xdc] for cell 'ip_reset_sys/U0'
Parsing XDC File [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/reset_sys.xdc] for cell 'ip_reset_sys/U0'
Finished Parsing XDC File [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/reset_sys.xdc] for cell 'ip_reset_sys/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila'. The XDC file /home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/ila/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/u20/chipyard/fpga/fpga-shells/xilinx/arty/constraints/arty-config.xdc]
Finished Parsing XDC File [/home/u20/chipyard/fpga/fpga-shells/xilinx/arty/constraints/arty-config.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/u20/chipyard/fpga/fpga-shells/xilinx/arty/constraints/arty-config.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Arty35THarness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Arty35THarness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/u20/chipyard/fpga/fpga-shells/xilinx/arty/constraints/arty-master.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/u20/chipyard/fpga/fpga-shells/xilinx/arty/constraints/arty-master.xdc:233]
Finished Parsing XDC File [/home/u20/chipyard/fpga/fpga-shells/xilinx/arty/constraints/arty-master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/u20/chipyard/fpga/fpga-shells/xilinx/arty/constraints/arty-master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Arty35THarness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Arty35THarness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2823.145 ; gain = 0.000 ; free physical = 16185 ; free virtual = 22987
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  FDR => FDRE: 12 instances
  IBUFG => IBUF: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2823.145 ; gain = 0.000 ; free physical = 16185 ; free virtual = 22987
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:11 ; elapsed = 00:05:09 . Memory (MB): peak = 2823.145 ; gain = 386.660 ; free physical = 16298 ; free virtual = 23100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:11 ; elapsed = 00:05:09 . Memory (MB): peak = 2823.145 ; gain = 386.660 ; free physical = 16298 ; free virtual = 23100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ip_mmcm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_mmcm/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_reset_sys. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ip_reset_sys/U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:11 ; elapsed = 00:05:10 . Memory (MB): peak = 2823.145 ; gain = 386.660 ; free physical = 16298 ; free virtual = 23100
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PeripheryBus_cbus'
INFO: [Synth 8-802] inferred FSM for state register 'bsel_reg' in module 'serving'
INFO: [Synth 8-802] inferred FSM for state register 'rsel_reg' in module 'serving'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'complete_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                           000001 |                              000
                 iSTATE5 |                           000010 |                              001
                 iSTATE4 |                           000100 |                              010
                 iSTATE3 |                           001000 |                              011
                 iSTATE2 |                           010000 |                              100
                 iSTATE1 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'PeripheryBus_cbus'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                       0000000001 |                             0000
                 iSTATE2 |                       0000000010 |                             0001
                 iSTATE1 |                       0000000100 |                             0010
                  iSTATE |                       0000001000 |                             0011
                 iSTATE0 |                       0000010000 |                             0100
                 iSTATE8 |                       0000100000 |                             0101
                 iSTATE6 |                       0001000000 |                             0110
                 iSTATE5 |                       0010000000 |                             0111
                 iSTATE7 |                       0100000000 |                             1000
                 iSTATE4 |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rsel_reg' using encoding 'one-hot' in module 'serving'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bsel_reg' using encoding 'sequential' in module 'serving'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             bridge_idle |                             0000 |                             0000
            AXI2WB_start |                             0001 |                             0001
            AXI2WB_AWACK |                             0010 |                             0011
           AXI2WB_WBWACK |                             0011 |                             0010
             AXI2WB_BAXI |                             0100 |                             0101
           AXI2WB_WBRACK |                             0101 |                             0100
            AXI2WB_RRAXI |                             0110 |                             0110
            WB2AXI_start |                             0111 |                             0111
                 WBWRITE |                             1000 |                             1001
            WB2AXI_WRESP |                             1001 |                             1010
                  WBREAD |                             1010 |                             1000
            WB2AXI_RRESP |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'complete_bridge'
WARNING: [Synth 8-327] inferring latch for variable 'en_latched_reg' [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/EICG_wrapper.v:14]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:55 ; elapsed = 00:05:57 . Memory (MB): peak = 2823.145 ; gain = 386.660 ; free physical = 16271 ; free virtual = 23077
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'chiptop0/system/sbus/system_bus_xbar/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/sbus/system_bus_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/sbus/system_bus_xbar/monitor_1/plusarg_reader' (plusarg_reader) to 'chiptop0/system/sbus/system_bus_xbar/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/sbus/fixer/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/sbus/fixer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/sbus/fixer/monitor_1/plusarg_reader' (plusarg_reader) to 'chiptop0/system/sbus/fixer/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/sbus/coupler_to_bus_named_cbus/widget/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/sbus/coupler_to_bus_named_cbus/widget/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/sbus/coupler_from_bus_named_fbus/widget/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/sbus/coupler_from_bus_named_fbus/widget/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/pbus/fixer/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/pbus/fixer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/pbus/out_xbar/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/pbus/out_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/pbus/buffer/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/pbus/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/pbus/atomics/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/pbus/atomics/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/pbus/buffer_1/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/pbus/buffer_1/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/pbus/coupler_to_bootaddressreg/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/pbus/coupler_to_bootaddressreg/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/pbus/coupler_to_device_named_uart_0/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/pbus/coupler_to_device_named_uart_0/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/pbus/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/pbus/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/fbus_buffer/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/fbus_buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/fbus_coupler_from_debug_sb/widget/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/fbus_coupler_from_debug_sb/widget/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/cbus/fixer/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/cbus/fixer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/cbus/in_xbar/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/cbus/in_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/cbus/in_xbar/monitor_1/plusarg_reader' (plusarg_reader) to 'chiptop0/system/cbus/in_xbar/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/cbus/out_xbar/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/cbus/out_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/cbus/buffer/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/cbus/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/cbus/atomics/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/cbus/atomics/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/cbus/wrapped_error_device/error/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/cbus/wrapped_error_device/error/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/cbus/wrapped_error_device/buffer/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/cbus/wrapped_error_device/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/cbus/coupler_to_clint/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/cbus/coupler_to_clint/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/cbus/coupler_to_plic/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/cbus/coupler_to_plic/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/cbus/coupler_to_debug/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/cbus/coupler_to_debug/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/cbus/coupler_to_bootrom/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/cbus/coupler_to_bootrom/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/cbus/coupler_to_prci_ctrl/fixer/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/cbus/coupler_to_prci_ctrl/fixer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/cbus/coupler_to_prci_ctrl/buffer/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/cbus/coupler_to_prci_ctrl/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/buffer/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/fixer/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/fixer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/xbar/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/tl2axi4/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/tl2axi4/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/shrinker/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/shrinker/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/buffer/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/tile_prci_domain/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/intsource' (IntSyncCrossingSource_n1x1) to 'chiptop0/system/tile_prci_domain/intsource_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/intsource' (IntSyncCrossingSource_n1x1) to 'chiptop0/system/tile_prci_domain/intsource_2'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/clint_domain/clint/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/clint_domain/clint/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/plic_domain/plic/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/plic_domain/plic/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tlDM/dmOuter/dmiXbar/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/tlDM/dmOuter/dmiXbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tlDM/dmOuter/dmOuter/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/tlDM/dmOuter/dmOuter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tlDM/dmOuter/dmiBypass/bar/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/tlDM/dmOuter/dmiBypass/bar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tlDM/dmOuter/dmiBypass/error/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/tlDM/dmOuter/dmiBypass/error/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tlDM/dmOuter/asource/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/tlDM/dmOuter/asource/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tlDM/dmInner/dmInner/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/tlDM/dmInner/dmInner/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tlDM/dmInner/dmInner/monitor_1/plusarg_reader' (plusarg_reader) to 'chiptop0/system/tlDM/dmInner/dmInner/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/bootrom_domain/bootrom/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/bootrom_domain/bootrom/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/uartClockDomainWrapper/uart_0/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/uartClockDomainWrapper/uart_0/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/chipyard_prcictrl_domain/xbar/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/chipyard_prcictrl_domain/xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/chipyard_prcictrl_domain/clock_gater/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/chipyard_prcictrl_domain/clock_gater/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/chipyard_prcictrl_domain/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/chipyard_prcictrl_domain/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/chipyard_prcictrl_domain/reset_setter/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/chipyard_prcictrl_domain/reset_setter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/chipyard_prcictrl_domain/fragmenter_1/monitor/plusarg_reader' (plusarg_reader) to 'chiptop0/system/chipyard_prcictrl_domain/fragmenter_1/monitor/plusarg_reader_1'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 9     
	   3 Input    9 Bit       Adders := 3     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 11    
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 22    
	   3 Input    3 Bit       Adders := 12    
	   2 Input    2 Bit       Adders := 5     
	   3 Input    2 Bit       Adders := 5     
	   5 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 61    
	   4 Input    1 Bit       Adders := 2     
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input     17 Bit         XORs := 3     
	   2 Input     10 Bit         XORs := 3     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 5     
	   2 Input      3 Bit         XORs := 6     
	   2 Input      2 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	              106 Bit    Registers := 1     
	               64 Bit    Registers := 10    
	               63 Bit    Registers := 1     
	               62 Bit    Registers := 2     
	               55 Bit    Registers := 1     
	               53 Bit    Registers := 2     
	               43 Bit    Registers := 1     
	               37 Bit    Registers := 3     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 21    
	               31 Bit    Registers := 5     
	               29 Bit    Registers := 3     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               21 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 14    
	                8 Bit    Registers := 139   
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 28    
	                3 Bit    Registers := 87    
	                2 Bit    Registers := 29    
	                1 Bit    Registers := 576   
+---RAMs : 
	              64K Bit	(8192 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 31    
	   4 Input   64 Bit        Muxes := 2     
	  27 Input   64 Bit        Muxes := 1     
	 513 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 42    
	   6 Input   32 Bit        Muxes := 4     
	  10 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 1     
	  12 Input   32 Bit        Muxes := 6     
	   2 Input   31 Bit        Muxes := 20    
	   3 Input   31 Bit        Muxes := 2     
	   2 Input   29 Bit        Muxes := 9     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 12    
	   2 Input    9 Bit        Muxes := 18    
	   2 Input    8 Bit        Muxes := 273   
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 6     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	 256 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 91    
	   4 Input    4 Bit        Muxes := 2     
	  12 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 142   
	   8 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 44    
	   4 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 500   
	   6 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 2     
	  12 Input    1 Bit        Muxes := 38    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:52 ; elapsed = 00:12:01 . Memory (MB): peak = 2847.160 ; gain = 410.676 ; free physical = 16177 ; free virtual = 23002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\chiptop0/system /\tile_prci_domain/element_reset_domain_serv_tile /core | ServCore_uut/serving/ram/mem_reg | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
+-------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------------------------+--------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                                                                 | RTL Object                                             | Inference | Size (Depth x Width) | Primitives   | 
+----------------------------------------------------------------------------+--------------------------------------------------------+-----------+----------------------+--------------+
|\chiptop0/system /pbus                                                      | buffer/nodeOut_a_q/ram_ext/Memory_reg                  | Implied   | 2 x 115              | RAM32M x 20	 | 
|\chiptop0/system /pbus                                                      | buffer/nodeIn_d_q/ram_ext/Memory_reg                   | Implied   | 2 x 79               | RAM32M x 14	 | 
|\chiptop0/system /pbus                                                      | buffer_1/nodeOut_a_q/ram_ext/Memory_reg                | Implied   | 2 x 115              | RAM32M x 20	 | 
|\chiptop0/system /pbus                                                      | buffer_1/nodeIn_d_q/ram_ext/Memory_reg                 | Implied   | 2 x 79               | RAM32M x 14	 | 
|\chiptop0/system /cbus/wrapped_error_device                                 | buffer/nodeOut_a_q/ram_ext/Memory_reg                  | Implied   | 2 x 101              | RAM32M x 17	 | 
|\chiptop0/system /cbus/wrapped_error_device                                 | buffer/nodeIn_d_q/ram_ext/Memory_reg                   | Implied   | 2 x 80               | RAM32M x 14	 | 
|\chiptop0/system /cbus/coupler_to_prci_ctrl                                 | buffer/nodeOut_a_q/ram_ext/Memory_reg                  | Implied   | 2 x 107              | RAM32M x 18	 | 
|\chiptop0/system /cbus/coupler_to_prci_ctrl                                 | buffer/nodeIn_d_q/ram_ext/Memory_reg                   | Implied   | 2 x 79               | RAM32M x 14	 | 
|\chiptop0/system /cbus                                                      | buffer/nodeOut_a_q/ram_ext/Memory_reg                  | Implied   | 2 x 116              | RAM32M x 20	 | 
|\chiptop0/system /cbus                                                      | buffer/nodeIn_d_q/ram_ext/Memory_reg                   | Implied   | 2 x 80               | RAM32M x 14	 | 
|\chiptop0/system /\tile_prci_domain/element_reset_domain_serv_tile          | buffer/nodeOut_a_q/ram_ext/Memory_reg                  | Implied   | 2 x 87               | RAM32M x 15	 | 
|\chiptop0/system /\tile_prci_domain/element_reset_domain_serv_tile          | buffer/nodeIn_d_q/ram_ext/Memory_reg                   | Implied   | 2 x 46               | RAM32M x 8	  | 
|\chiptop0/system /\tile_prci_domain/element_reset_domain_serv_tile /axi4buf | nodeOut_aw_deq_q/ram_ext/Memory_reg                    | Implied   | 2 x 31               | RAM32M x 6	  | 
|\chiptop0/system /\tile_prci_domain/element_reset_domain_serv_tile /axi4buf | nodeOut_w_deq_q/ram_ext/Memory_reg                     | Implied   | 2 x 36               | RAM32M x 6	  | 
|\chiptop0/system /\tile_prci_domain/element_reset_domain_serv_tile /axi4buf | nodeOut_ar_deq_q/ram_ext/Memory_reg                    | Implied   | 2 x 31               | RAM32M x 6	  | 
|\chiptop0/system /\tile_prci_domain/element_reset_domain_serv_tile /axi4buf | nodeIn_r_deq_q/ram_ext/Memory_reg                      | Implied   | 2 x 36               | RAM32M x 6	  | 
|\chiptop0/system /tlDM/\dmInner/dmInner /sb2tlOpt                           | d_q/ram_ext/Memory_reg                                 | Implied   | 2 x 10               | RAM32M x 2	  | 
|\chiptop0/system /uartClockDomainWrapper                                    | uart_0/txq/ram_ext/Memory_reg                          | Implied   | 8 x 8                | RAM32M x 2	  | 
|\chiptop0/system /uartClockDomainWrapper                                    | uart_0/rxq/ram_ext/Memory_reg                          | Implied   | 8 x 8                | RAM32M x 2	  | 
|\chiptop0/system                                                            | fbus_buffer/nodeOut_a_q/ram_ext/Memory_reg             | Implied   | 2 x 122              | RAM32M x 21	 | 
|\chiptop0/system                                                            | fbus_buffer/nodeIn_d_q/ram_ext/Memory_reg              | Implied   | 2 x 77               | RAM32M x 13	 | 
|\chiptop0/system                                                            | tile_prci_domain/buffer/nodeOut_a_q/ram_ext/Memory_reg | Implied   | 2 x 87               | RAM32M x 15	 | 
|\chiptop0/system                                                            | tile_prci_domain/buffer/nodeIn_d_q/ram_ext/Memory_reg  | Implied   | 2 x 46               | RAM32M x 8	  | 
+----------------------------------------------------------------------------+--------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 49 of /home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/reset_sys.xdc. [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/reset_sys.xdc:49]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:26 ; elapsed = 00:12:36 . Memory (MB): peak = 2847.160 ; gain = 410.676 ; free physical = 16098 ; free virtual = 22923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:39 ; elapsed = 00:13:50 . Memory (MB): peak = 2847.160 ; gain = 410.676 ; free physical = 15982 ; free virtual = 22807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\chiptop0/system /\tile_prci_domain/element_reset_domain_serv_tile /core | ServCore_uut/serving/ram/mem_reg | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
+-------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+----------------------------------------------------------------------------+--------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                                                                 | RTL Object                                             | Inference | Size (Depth x Width) | Primitives   | 
+----------------------------------------------------------------------------+--------------------------------------------------------+-----------+----------------------+--------------+
|\chiptop0/system /pbus                                                      | buffer/nodeOut_a_q/ram_ext/Memory_reg                  | Implied   | 2 x 115              | RAM32M x 20	 | 
|\chiptop0/system /pbus                                                      | buffer/nodeIn_d_q/ram_ext/Memory_reg                   | Implied   | 2 x 79               | RAM32M x 14	 | 
|\chiptop0/system /pbus                                                      | buffer_1/nodeOut_a_q/ram_ext/Memory_reg                | Implied   | 2 x 115              | RAM32M x 20	 | 
|\chiptop0/system /pbus                                                      | buffer_1/nodeIn_d_q/ram_ext/Memory_reg                 | Implied   | 2 x 79               | RAM32M x 14	 | 
|\chiptop0/system /cbus/wrapped_error_device                                 | buffer/nodeOut_a_q/ram_ext/Memory_reg                  | Implied   | 2 x 101              | RAM32M x 17	 | 
|\chiptop0/system /cbus/wrapped_error_device                                 | buffer/nodeIn_d_q/ram_ext/Memory_reg                   | Implied   | 2 x 80               | RAM32M x 14	 | 
|\chiptop0/system /cbus/coupler_to_prci_ctrl                                 | buffer/nodeOut_a_q/ram_ext/Memory_reg                  | Implied   | 2 x 107              | RAM32M x 18	 | 
|\chiptop0/system /cbus/coupler_to_prci_ctrl                                 | buffer/nodeIn_d_q/ram_ext/Memory_reg                   | Implied   | 2 x 79               | RAM32M x 14	 | 
|\chiptop0/system /cbus                                                      | buffer/nodeOut_a_q/ram_ext/Memory_reg                  | Implied   | 2 x 116              | RAM32M x 20	 | 
|\chiptop0/system /cbus                                                      | buffer/nodeIn_d_q/ram_ext/Memory_reg                   | Implied   | 2 x 80               | RAM32M x 14	 | 
|\chiptop0/system /\tile_prci_domain/element_reset_domain_serv_tile          | buffer/nodeOut_a_q/ram_ext/Memory_reg                  | Implied   | 2 x 87               | RAM32M x 15	 | 
|\chiptop0/system /\tile_prci_domain/element_reset_domain_serv_tile          | buffer/nodeIn_d_q/ram_ext/Memory_reg                   | Implied   | 2 x 46               | RAM32M x 8	  | 
|\chiptop0/system /\tile_prci_domain/element_reset_domain_serv_tile /axi4buf | nodeOut_aw_deq_q/ram_ext/Memory_reg                    | Implied   | 2 x 31               | RAM32M x 6	  | 
|\chiptop0/system /\tile_prci_domain/element_reset_domain_serv_tile /axi4buf | nodeOut_w_deq_q/ram_ext/Memory_reg                     | Implied   | 2 x 36               | RAM32M x 6	  | 
|\chiptop0/system /\tile_prci_domain/element_reset_domain_serv_tile /axi4buf | nodeOut_ar_deq_q/ram_ext/Memory_reg                    | Implied   | 2 x 31               | RAM32M x 6	  | 
|\chiptop0/system /\tile_prci_domain/element_reset_domain_serv_tile /axi4buf | nodeIn_r_deq_q/ram_ext/Memory_reg                      | Implied   | 2 x 36               | RAM32M x 6	  | 
|\chiptop0/system /tlDM/\dmInner/dmInner /sb2tlOpt                           | d_q/ram_ext/Memory_reg                                 | Implied   | 2 x 10               | RAM32M x 2	  | 
|\chiptop0/system /uartClockDomainWrapper                                    | uart_0/txq/ram_ext/Memory_reg                          | Implied   | 8 x 8                | RAM32M x 2	  | 
|\chiptop0/system /uartClockDomainWrapper                                    | uart_0/rxq/ram_ext/Memory_reg                          | Implied   | 8 x 8                | RAM32M x 2	  | 
|\chiptop0/system                                                            | fbus_buffer/nodeOut_a_q/ram_ext/Memory_reg             | Implied   | 2 x 122              | RAM32M x 21	 | 
|\chiptop0/system                                                            | fbus_buffer/nodeIn_d_q/ram_ext/Memory_reg              | Implied   | 2 x 77               | RAM32M x 13	 | 
|\chiptop0/system                                                            | tile_prci_domain/buffer/nodeOut_a_q/ram_ext/Memory_reg | Implied   | 2 x 87               | RAM32M x 15	 | 
|\chiptop0/system                                                            | tile_prci_domain/buffer/nodeIn_d_q/ram_ext/Memory_reg  | Implied   | 2 x 46               | RAM32M x 8	  | 
+----------------------------------------------------------------------------+--------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ServCore_uut/serving/ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ServCore_uut/serving/ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:12:10 ; elapsed = 00:14:22 . Memory (MB): peak = 2903.160 ; gain = 466.676 ; free physical = 15976 ; free virtual = 22801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:12:34 ; elapsed = 00:14:46 . Memory (MB): peak = 2903.160 ; gain = 466.676 ; free physical = 15976 ; free virtual = 22802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:12:34 ; elapsed = 00:14:46 . Memory (MB): peak = 2903.160 ; gain = 466.676 ; free physical = 15976 ; free virtual = 22802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:12:44 ; elapsed = 00:14:56 . Memory (MB): peak = 2903.160 ; gain = 466.676 ; free physical = 15978 ; free virtual = 22803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:12:45 ; elapsed = 00:14:57 . Memory (MB): peak = 2903.160 ; gain = 466.676 ; free physical = 15978 ; free virtual = 22803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:12:47 ; elapsed = 00:14:59 . Memory (MB): peak = 2903.160 ; gain = 466.676 ; free physical = 15978 ; free virtual = 22803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:12:47 ; elapsed = 00:14:59 . Memory (MB): peak = 2903.160 ; gain = 466.676 ; free physical = 15978 ; free virtual = 22803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     5|
|2     |CARRY4     |    88|
|3     |LUT1       |    39|
|4     |LUT2       |   347|
|5     |LUT3       |   862|
|6     |LUT4       |   917|
|7     |LUT5       |  1698|
|8     |LUT6       |  3369|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |   256|
|11    |MUXF8      |     3|
|12    |PULLUP     |     3|
|13    |RAM32M     |   208|
|14    |RAMB36E1   |     2|
|15    |FDCE       |    95|
|16    |FDPE       |     7|
|17    |FDRE       |  3734|
|18    |FDSE       |    82|
|19    |LD         |     1|
|20    |IBUF       |     2|
|21    |IBUFG      |     1|
|22    |IOBUF      |     7|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:12:48 ; elapsed = 00:14:59 . Memory (MB): peak = 2903.160 ; gain = 466.676 ; free physical = 15978 ; free virtual = 22803
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:12:22 ; elapsed = 00:14:36 . Memory (MB): peak = 2903.160 ; gain = 442.797 ; free physical = 16038 ; free virtual = 22863
Synthesis Optimization Complete : Time (s): cpu = 00:12:48 ; elapsed = 00:15:00 . Memory (MB): peak = 2903.168 ; gain = 466.676 ; free physical = 16038 ; free virtual = 22863
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2903.168 ; gain = 0.000 ; free physical = 16119 ; free virtual = 22945
INFO: [Netlist 29-17] Analyzing 567 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'jtag_TCK_i_ival_pad_1' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, jtag_TCK_i_ival_pad_1, from the path connected to top-level port: jd_2 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Parsing XDC File [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/mmcm/mmcm_board.xdc] for cell 'ip_mmcm/inst'
Finished Parsing XDC File [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/mmcm/mmcm_board.xdc] for cell 'ip_mmcm/inst'
Parsing XDC File [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/mmcm/mmcm.xdc] for cell 'ip_mmcm/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/mmcm/mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/mmcm/mmcm.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3222.152 ; gain = 318.984 ; free physical = 15768 ; free virtual = 22593
Finished Parsing XDC File [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/mmcm/mmcm.xdc] for cell 'ip_mmcm/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'reset_sys'. The XDC file /home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/reset_sys_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'reset_sys'. The XDC file /home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/reset_sys.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila'. The XDC file /home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/ila/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila'. The XDC file /home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/ila/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/u20/chipyard/fpga/fpga-shells/xilinx/arty/constraints/arty-config.xdc]
Finished Parsing XDC File [/home/u20/chipyard/fpga/fpga-shells/xilinx/arty/constraints/arty-config.xdc]
Parsing XDC File [/home/u20/chipyard/fpga/fpga-shells/xilinx/arty/constraints/arty-master.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/u20/chipyard/fpga/fpga-shells/xilinx/arty/constraints/arty-master.xdc:233]
Finished Parsing XDC File [/home/u20/chipyard/fpga/fpga-shells/xilinx/arty/constraints/arty-master.xdc]
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3222.152 ; gain = 0.000 ; free physical = 15770 ; free virtual = 22595
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 216 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances
  LD => LDCE (inverted pins: G): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 208 instances

INFO: [Common 17-83] Releasing license: Synthesis
677 Infos, 103 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:14:05 ; elapsed = 00:16:01 . Memory (MB): peak = 3222.152 ; gain = 809.680 ; free physical = 16000 ; free virtual = 22825
## write_checkpoint -force [file join $wrkdir post_synth]
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3262.172 ; gain = 0.000 ; free physical = 16000 ; free virtual = 22826
INFO: [Common 17-1381] The checkpoint '/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3262.172 ; gain = 40.020 ; free physical = 16005 ; free virtual = 22833
# if {[info exists pre_impl_debug_tcl]} {
#   source [file join $scriptdir $pre_impl_debug_tcl]
# }
# source [file join $scriptdir "opt.tcl"]
## opt_design -directive Explore
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3262.172 ; gain = 0.000 ; free physical = 16004 ; free virtual = 22832

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 7ea19d75

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3262.172 ; gain = 0.000 ; free physical = 16004 ; free virtual = 22832

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 7 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 88ff961a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3262.172 ; gain = 0.000 ; free physical = 15890 ; free virtual = 22718
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 37 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 88ff961a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3262.172 ; gain = 0.000 ; free physical = 15890 ; free virtual = 22718
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10200c38c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3262.172 ; gain = 0.000 ; free physical = 15889 ; free virtual = 22717
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG _jtag_TCK_i_ival_pad_O_BUFG_inst to drive 283 load(s) on clock net jtag_TCK_i_ival_pad/O
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 8e4abee0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3262.172 ; gain = 0.000 ; free physical = 15889 ; free virtual = 22717
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 8e4abee0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3262.172 ; gain = 0.000 ; free physical = 15889 ; free virtual = 22717
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 8e4abee0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3262.172 ; gain = 0.000 ; free physical = 15889 ; free virtual = 22717
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              37  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               2  |                                              2  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3262.172 ; gain = 0.000 ; free physical = 15889 ; free virtual = 22717
Ending Logic Optimization Task | Checksum: 17359cd68

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3262.172 ; gain = 0.000 ; free physical = 15889 ; free virtual = 22717

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for pullup_0
INFO: [Power 33-23] Power model is not available for pullup_1
INFO: [Power 33-23] Power model is not available for pullup_2
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 17359cd68

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 16002 ; free virtual = 22830
Ending Power Optimization Task | Checksum: 17359cd68

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3372.129 ; gain = 109.957 ; free physical = 16004 ; free virtual = 22832

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17359cd68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 16004 ; free virtual = 22832

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 16004 ; free virtual = 22832
Ending Netlist Obfuscation Task | Checksum: 17359cd68

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 16004 ; free virtual = 22832
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:38 . Memory (MB): peak = 3372.129 ; gain = 109.957 ; free physical = 16007 ; free virtual = 22836
## write_checkpoint -force [file join $wrkdir post_opt]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 16003 ; free virtual = 22832
INFO: [Common 17-1381] The checkpoint '/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/post_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15988 ; free virtual = 22820
# if {[info exists post_opt_debug_tcl]} {
#   source [file join $scriptdir $post_opt_debug_tcl]
# }
# source [file join $scriptdir "place.tcl"]
## place_design -directive Explore
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[10] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[8]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[11] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[9]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[12] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[10]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[13] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[11]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[14] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[12]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[2] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[0]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[3] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[1]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[4] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[2]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[5] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[3]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[6] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[4]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[7] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[5]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[8] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[6]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[9] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[7]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRBWRADDR[10] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/radr[8]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRBWRADDR[11] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/radr[9]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRBWRADDR[12] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/radr[10]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRBWRADDR[13] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/radr[11]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRBWRADDR[14] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/radr[12]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRBWRADDR[8] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/radr[6]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRBWRADDR[9] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/radr[7]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15941 ; free virtual = 22773
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e8f6dfba

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15941 ; free virtual = 22773
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15941 ; free virtual = 22773

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13b4c883a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15976 ; free virtual = 22808

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15607d864

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15974 ; free virtual = 22805

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15607d864

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15974 ; free virtual = 22805
Phase 1 Placer Initialization | Checksum: 15607d864

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15974 ; free virtual = 22805

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2284c856f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15970 ; free virtual = 22801

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 165773833

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15970 ; free virtual = 22801

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 485 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 202 nets or cells. Created 0 new cell, deleted 202 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15973 ; free virtual = 22805

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            202  |                   202  |           0  |           1  |  00:00:03  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            202  |                   202  |           0  |           3  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1537c4206

Time (s): cpu = 00:01:36 ; elapsed = 00:00:50 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15972 ; free virtual = 22804
Phase 2.3 Global Placement Core | Checksum: 14746b0d2

Time (s): cpu = 00:01:39 ; elapsed = 00:00:51 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15971 ; free virtual = 22803
Phase 2 Global Placement | Checksum: 14746b0d2

Time (s): cpu = 00:01:39 ; elapsed = 00:00:51 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15971 ; free virtual = 22803

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10a7700a9

Time (s): cpu = 00:01:45 ; elapsed = 00:00:54 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15971 ; free virtual = 22803

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fa190e8c

Time (s): cpu = 00:01:58 ; elapsed = 00:00:59 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15971 ; free virtual = 22802

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 247bc9175

Time (s): cpu = 00:01:59 ; elapsed = 00:00:59 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15971 ; free virtual = 22802

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2152be245

Time (s): cpu = 00:01:59 ; elapsed = 00:00:59 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15971 ; free virtual = 22802

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1caa4c1b3

Time (s): cpu = 00:02:12 ; elapsed = 00:01:12 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15969 ; free virtual = 22801

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1941d65fc

Time (s): cpu = 00:02:14 ; elapsed = 00:01:14 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15969 ; free virtual = 22801

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a997d02e

Time (s): cpu = 00:02:14 ; elapsed = 00:01:14 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15969 ; free virtual = 22801
Phase 3 Detail Placement | Checksum: 1a997d02e

Time (s): cpu = 00:02:15 ; elapsed = 00:01:15 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15969 ; free virtual = 22801

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 196f3b63a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=11.842 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a8771e82

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15969 ; free virtual = 22801
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 14e94c70c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15969 ; free virtual = 22801
Phase 4.1.1.1 BUFG Insertion | Checksum: 196f3b63a

Time (s): cpu = 00:02:46 ; elapsed = 00:01:27 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15969 ; free virtual = 22801
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.842. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:02:47 ; elapsed = 00:01:28 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15969 ; free virtual = 22801
Phase 4.1 Post Commit Optimization | Checksum: e44dada5

Time (s): cpu = 00:02:47 ; elapsed = 00:01:28 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15969 ; free virtual = 22801

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e44dada5

Time (s): cpu = 00:02:47 ; elapsed = 00:01:28 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15969 ; free virtual = 22801

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e44dada5

Time (s): cpu = 00:02:48 ; elapsed = 00:01:29 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15969 ; free virtual = 22801
Phase 4.3 Placer Reporting | Checksum: e44dada5

Time (s): cpu = 00:02:48 ; elapsed = 00:01:29 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15969 ; free virtual = 22801

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15969 ; free virtual = 22801

Time (s): cpu = 00:02:48 ; elapsed = 00:01:29 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15969 ; free virtual = 22801
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a2cd65ed

Time (s): cpu = 00:02:48 ; elapsed = 00:01:29 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15969 ; free virtual = 22801
Ending Placer Task | Checksum: 82b191a6

Time (s): cpu = 00:02:48 ; elapsed = 00:01:29 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15969 ; free virtual = 22801
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:17 ; elapsed = 00:01:40 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15977 ; free virtual = 22808
## phys_opt_design -directive Explore
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15964 ; free virtual = 22796
## power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Begin power optimizations | Checksum: 10d147f54
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module Arty35THarness ...
INFO: [Pwropt 34-207] Design is in post-place state. Running in post-place mode.
Found 248 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15880 ; free virtual = 22711
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=11.842 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3372.129 ; gain = 0.000 ; free physical = 15845 ; free virtual = 22677
INFO: [Power 33-23] Power model is not available for pullup_0
INFO: [Power 33-23] Power model is not available for pullup_1
INFO: [Power 33-23] Power model is not available for pullup_2
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 3383.148 ; gain = 11.020 ; free physical = 15833 ; free virtual = 22665
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 16 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15831 ; free virtual = 22663
Power optimization passes: Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 3383.148 ; gain = 11.020 ; free physical = 15831 ; free virtual = 22663

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15922 ; free virtual = 22754


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design Arty35THarness ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 83 accepted clusters 1

Number of Slice Registers augmented: 8 newly gated: 0 Total: 3918
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Number of Flops added for Enable Generation: 0

Flops dropped: 0/8 RAMS dropped: 0/0 Clusters dropped: 0/1 Enables dropped: 0

Number of LUTs created for enable logic : 
    LUT1 : 0
    LUT2 : 0
    LUT3 : 0
    LUT4 : 0
    LUT5 : 0
    LUT6 : 1

Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: eb2b753d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15919 ; free virtual = 22751
INFO: [Pwropt 34-30] Power optimization finished successfully.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15919 ; free virtual = 22751
End power optimizations | Checksum: 1cd8bfff2
Power optimization: Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 3383.148 ; gain = 11.020 ; free physical = 15929 ; free virtual = 22761
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: -8465528 bytes

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15929 ; free virtual = 22761
Ending Netlist Obfuscation Task | Checksum: 1cd8bfff2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15929 ; free virtual = 22761
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 3383.148 ; gain = 11.020 ; free physical = 15929 ; free virtual = 22761
## write_checkpoint -force [file join $wrkdir post_place]
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15920 ; free virtual = 22768
INFO: [Common 17-1381] The checkpoint '/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15936 ; free virtual = 22772
# source [file join $scriptdir "route.tcl"]
## route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 510f3153 ConstDB: 0 ShapeSum: dcd87b95 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17ccc3e35

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15854 ; free virtual = 22690
Post Restoration Checksum: NetGraph: 935e4cec NumContArr: e96df149 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17ccc3e35

Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15865 ; free virtual = 22702

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17ccc3e35

Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15850 ; free virtual = 22686

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17ccc3e35

Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15850 ; free virtual = 22686
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 156ca94f4

Time (s): cpu = 00:01:48 ; elapsed = 00:01:12 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15813 ; free virtual = 22650
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.928 | TNS=0.000  | WHS=-1.721 | THS=-2966.302|

Phase 2 Router Initialization | Checksum: e29ed04e

Time (s): cpu = 00:02:21 ; elapsed = 00:01:23 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15813 ; free virtual = 22650

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.97257e-05 %
  Global Horizontal Routing Utilization  = 0.000130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9837
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9837
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: e29ed04e

Time (s): cpu = 00:02:22 ; elapsed = 00:01:23 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15813 ; free virtual = 22650
Phase 3 Initial Routing | Checksum: 10a3b8cfd

Time (s): cpu = 00:14:12 ; elapsed = 00:05:38 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15751 ; free virtual = 22588

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1323
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.101  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1617f505c

Time (s): cpu = 00:17:00 ; elapsed = 00:07:09 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15771 ; free virtual = 22608

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.101  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d57f387a

Time (s): cpu = 00:17:04 ; elapsed = 00:07:11 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15771 ; free virtual = 22608
Phase 4 Rip-up And Reroute | Checksum: d57f387a

Time (s): cpu = 00:17:04 ; elapsed = 00:07:11 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15771 ; free virtual = 22608

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: d57f387a

Time (s): cpu = 00:17:04 ; elapsed = 00:07:11 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15771 ; free virtual = 22608

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d57f387a

Time (s): cpu = 00:17:04 ; elapsed = 00:07:11 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15771 ; free virtual = 22608
Phase 5 Delay and Skew Optimization | Checksum: d57f387a

Time (s): cpu = 00:17:04 ; elapsed = 00:07:11 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15771 ; free virtual = 22608

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e0fe6bb6

Time (s): cpu = 00:17:23 ; elapsed = 00:07:19 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15765 ; free virtual = 22602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.101  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 134e2e885

Time (s): cpu = 00:17:23 ; elapsed = 00:07:19 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15765 ; free virtual = 22602
Phase 6 Post Hold Fix | Checksum: 134e2e885

Time (s): cpu = 00:17:23 ; elapsed = 00:07:19 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15765 ; free virtual = 22602

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.25688 %
  Global Horizontal Routing Utilization  = 5.13496 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1070634cf

Time (s): cpu = 00:17:24 ; elapsed = 00:07:20 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15765 ; free virtual = 22602

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1070634cf

Time (s): cpu = 00:17:24 ; elapsed = 00:07:20 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15765 ; free virtual = 22602

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10840644a

Time (s): cpu = 00:17:29 ; elapsed = 00:07:23 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15765 ; free virtual = 22602

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=8.102  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 177dad1e2

Time (s): cpu = 00:18:17 ; elapsed = 00:07:40 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15768 ; free virtual = 22605
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 72-16] Aggressive Explore Summary
+------+-------+-------+-------+-------+--------+--------------+-------------------+
| Pass |  WNS  |  TNS  |  WHS  |  THS  | Status | Elapsed Time | Solution Selected |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  1   | 8.101 | 0.000 | 0.010 | 0.000 |  Pass  |   00:06:29   |         x         |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  2   |   -   |   -   |   -   |   -   |  Fail  |   00:00:00   |                   |
+------+-------+-------+-------+-------+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:18:17 ; elapsed = 00:07:41 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15850 ; free virtual = 22687

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:18:52 ; elapsed = 00:07:53 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15850 ; free virtual = 22687
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
## phys_opt_design -directive Explore
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15855 ; free virtual = 22692
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
## write_checkpoint -force [file join $wrkdir post_route]
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15853 ; free virtual = 22710
INFO: [Common 17-1381] The checkpoint '/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3383.148 ; gain = 0.000 ; free physical = 15853 ; free virtual = 22696
# source [file join $scriptdir "bitstream.tcl"]
## write_bitstream -force [file join $wrkdir "${top}.bit"]
Command: write_bitstream -force /home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/Arty35THarness.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer SRST_n_pad/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pad/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer pad_3/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO jd_4 connects to flops which have these chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_tapIO_controllerInternal_io_dataChainOut_capture, chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture012_out, and chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/irChain_io_chainIn_update[0] set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[10] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[8]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[11] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[9]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[12] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[10]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[13] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[11]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[14] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[12]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[2] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[0]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[3] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[1]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[4] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[2]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[5] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[3]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[6] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[4]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[7] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[5]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[8] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[6]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRARDADDR[9] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/wadr[7]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRBWRADDR[10] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/radr[8]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRBWRADDR[11] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/radr[9]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRBWRADDR[12] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/radr[10]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRBWRADDR[13] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/radr[11]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRBWRADDR[14] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/radr[12]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRBWRADDR[8] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/radr[6]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ServCore_uut/serving/ram/mem_reg_0 has an input control pin ServCore_uut/serving/ram/mem_reg_0/ADDRBWRADDR[9] (net: system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/serving/radr[7]) which is driven by a register (chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 25 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/Arty35THarness.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:48 ; elapsed = 00:01:09 . Memory (MB): peak = 3453.492 ; gain = 70.344 ; free physical = 15857 ; free virtual = 22702
## write_sdf -force [file join $wrkdir "${top}.sdf"]
write_sdf: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3453.492 ; gain = 0.000 ; free physical = 15838 ; free virtual = 22705
## write_verilog -mode timesim -force [file join ${wrkdir} "${top}.v"]
# if {[info exists post_impl_debug_tcl]} {
#   source [file join $scriptdir $post_impl_debug_tcl]
# }
# source [file join $scriptdir "report.tcl"]
## set rptdir [file join $wrkdir report]
## file mkdir $rptdir
## report_datasheet -file [file join $rptdir datasheet.txt]
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_datasheet: Time (s): cpu = 00:00:57 ; elapsed = 00:00:15 . Memory (MB): peak = 3453.492 ; gain = 0.000 ; free physical = 15824 ; free virtual = 22697
## set rptutil [file join $rptdir utilization.txt]
## report_utilization -hierarchical -file $rptutil
## report_clock_utilization -file $rptutil -append
## report_ram_utilization -file $rptutil -append -detail
WARNING: [Common 17-576] 'detail' is deprecated. The '-detail' option is no longer required because all the data is enabled by default. Support for -detail will be removed in a future release.
report_ram_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3453.492 ; gain = 0.000 ; free physical = 15810 ; free virtual = 22684
## report_timing_summary -file [file join $rptdir timing.txt] -max_paths 10
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3453.492 ; gain = 0.000 ; free physical = 15801 ; free virtual = 22676
## report_high_fanout_nets -file [file join $rptdir fanout.txt] -timing -load_types -max_nets 25
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
report_high_fanout_nets: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3453.492 ; gain = 0.000 ; free physical = 15805 ; free virtual = 22679
report_high_fanout_nets: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3453.492 ; gain = 0.000 ; free physical = 15805 ; free virtual = 22679
## report_drc -file [file join $rptdir drc.txt]
Command: report_drc -file /home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/report/drc.txt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/report/drc.txt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3453.492 ; gain = 0.000 ; free physical = 15794 ; free virtual = 22669
## report_io -file [file join $rptdir io.txt]
report_io: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3453.492 ; gain = 0.000 ; free physical = 15795 ; free virtual = 22669
## report_clocks -file [file join $rptdir clocks.txt]
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
## set timing_slack [get_property SLACK [get_timing_paths]]
## if {$timing_slack < 0} {
##   puts "Failed to meet timing by $timing_slack, see [file join $rptdir timing.txt]"
##   exit 1
## }
INFO: [Common 17-206] Exiting Vivado at Wed Aug 20 19:19:48 2025...
