Release 14.6 Map P.68d (nt64)
Xilinx Mapping Report File for Design 'main'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a100t-csg324-2 -w -logic_opt off -ol
std -t 1 -xt 0 -register_duplication off -r 4 -mt 2 -detail -ir off -pr off -lc
off -power off -o main_map.ncd main.ngd main.pcf 
Target Device  : xc7a100t
Target Package : csg324
Target Speed   : -2
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : WED 12 NOV 22:2:22 2014

Design Summary
--------------
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                 2,689 out of 126,800    2%
    Number used as Flip Flops:               2,689
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,599 out of  63,400    4%
    Number used as logic:                    2,583 out of  63,400    4%
      Number using O6 output only:           1,791
      Number using O5 output only:             113
      Number using O5 and O6:                  679
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  19,000    0%
    Number used exclusively as route-thrus:     16
      Number with same-slice register load:      9
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   780 out of  15,850    4%
  Number of LUT Flip Flop pairs used:        2,655
    Number with an unused Flip Flop:           631 out of   2,655   23%
    Number with an unused LUT:                  56 out of   2,655    2%
    Number of fully used LUT-FF pairs:       1,968 out of   2,655   74%
    Number of unique control sets:              42
    Number of slice register sites lost
      to control set restrictions:              23 out of 126,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        19 out of     210    9%
    Number of LOCed IOBs:                       19 out of      19  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     135    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     300    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     300    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      96    0%
  Number of BUFRs:                               0 out of      24    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     240    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       6    0%
  Number of IN_FIFOs:                            0 out of      24    0%
  Number of MMCME2_ADVs:                         2 out of       6   33%
  Number of OUT_FIFOs:                           0 out of      24    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       6    0%
  Number of PHY_CONTROLs:                        0 out of       6    0%
  Number of PLLE2_ADVs:                          0 out of       6    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.83

Peak Memory Usage:  930 MB
Total REAL time to MAP completion:  50 secs 
Total CPU time to MAP completion (all processors):   51 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Section 3 - Informational
-------------------------
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
INFO:Security:54 - 'xc7a100t' is a WebPack part.
INFO:MapLib:159 - Net Timing constraints on signal CLK_IN are pushed forward
   through input buffer.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away
 125 Block(s) redundant

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LUT1 		gen/rstgen/Mcount_cnt_cy<1>_rt
LUT1 		gen/rstgen/Mcount_cnt_cy<2>_rt
LUT1 		gen/rstgen/Mcount_cnt_cy<3>_rt
LUT1 		gen/rstgen/Mcount_cnt_cy<4>_rt
LUT1 		gen/rstgen/Mcount_cnt_cy<5>_rt
LUT1 		gen/rstgen/Mcount_cnt_cy<6>_rt
LUT1 		Mcount_CLK2_count_cy<1>_rt
LUT1 		Mcount_CLK2_count_cy<2>_rt
LUT1 		Mcount_CLK2_count_cy<3>_rt
LUT1 		Mcount_CLK2_count_cy<4>_rt
LUT1 		Mcount_CLK2_count_cy<5>_rt
LUT1 		Mcount_CLK2_count_cy<6>_rt
LUT1 		Mcount_CLK2_count_cy<7>_rt
LUT1 		Mcount_CLK2_count_cy<8>_rt
LUT1 		Mcount_CLK2_count_cy<9>_rt
LUT1 		Mcount_CLK2_count_cy<10>_rt
LUT1 		Mcount_CLK2_count_cy<11>_rt
LUT1 		Mcount_CLK2_count_cy<12>_rt
LUT1 		Mcount_CLK2_count_cy<13>_rt
LUT1 		Mcount_CLK2_count_cy<14>_rt
LUT1 		Mcount_CLK2_count_cy<15>_rt
LUT1 		Mcount_CLK2_count_cy<16>_rt
LUT1 		Mcount_CLK2_count_cy<17>_rt
LUT1 		Mcount_CLK2_count_cy<18>_rt
LUT1 		Mcount_CLK2_count_cy<19>_rt
LUT1 		Mcount_CLK2_count_cy<20>_rt
LUT1 		Mcount_CLK2_count_cy<21>_rt
LUT1 		Mcount_CLK2_count_cy<22>_rt
LUT1 		Mcount_CLK1_count_cy<1>_rt
LUT1 		Mcount_CLK1_count_cy<2>_rt
LUT1 		Mcount_CLK1_count_cy<3>_rt
LUT1 		Mcount_CLK1_count_cy<4>_rt
LUT1 		Mcount_CLK1_count_cy<5>_rt
LUT1 		Mcount_CLK1_count_cy<6>_rt
LUT1 		Mcount_CLK1_count_cy<7>_rt
LUT1 		Mcount_CLK1_count_cy<8>_rt
LUT1 		Mcount_CLK1_count_cy<9>_rt
LUT1 		Mcount_CLK1_count_cy<10>_rt
LUT1 		Mcount_CLK1_count_cy<11>_rt
LUT1 		Mcount_CLK1_count_cy<12>_rt
LUT1 		Mcount_CLK1_count_cy<13>_rt
LUT1 		Mcount_CLK1_count_cy<14>_rt
LUT1 		Mcount_CLK1_count_cy<15>_rt
LUT1 		Mcount_CLK1_count_cy<16>_rt
LUT1 		Mcount_CLK1_count_cy<17>_rt
LUT1 		Mcount_CLK1_count_cy<18>_rt
LUT1 		Mcount_CLK1_count_cy<19>_rt
LUT1 		Mcount_CLK1_count_cy<20>_rt
LUT1 		Mcount_CLK1_count_cy<21>_rt
LUT1 		Mcount_CLK1_count_cy<22>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<30>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<29>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<28>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<27>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<26>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<25>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<24>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<23>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<22>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<21>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<20>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<19>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<18>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<17>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<16>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<15>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<14>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<13>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<12>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<11>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<10>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<9>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<8>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<7>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<6>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<5>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<4>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<3>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_cy<2>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<30>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<29>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<28>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<27>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<26>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<25>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<24>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<23>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<22>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<21>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<20>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<19>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<18>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<17>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<16>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<15>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<14>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<13>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<12>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<11>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<10>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<9>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<8>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<7>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<6>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<5>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<4>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<3>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_cy<2>_rt
LUT1 		LCDC/Madd_waitnum[11]_GND_14_o_add_40_OUT_cy<5>_rt
LUT1 		LCDC/Madd_waitnum[11]_GND_14_o_add_40_OUT_cy<4>_rt
LUT1 		LCDC/Madd_waitnum[11]_GND_14_o_add_40_OUT_cy<3>_rt
LUT1 		LCDC/Madd_waitnum[11]_GND_14_o_add_40_OUT_cy<2>_rt
LUT1 		LCDC/Madd_waitnum[11]_GND_14_o_add_40_OUT_cy<1>_rt
LUT1 		gen/rstgen/Mcount_cnt_xor<7>_rt
LUT1 		Mcount_CLK2_count_xor<23>_rt
LUT1 		Mcount_CLK1_count_xor<23>_rt
LUT1 		afifo_test/read_side1/Mcount_counter_xor<31>_rt
LUT1 		afifo_test/read_side2/Mcount_counter_xor<31>_rt
LUT1 		LCDC/Madd_waitnum[11]_GND_14_o_add_40_OUT_xor<6>_rt
INV 		afifo_test/AFIFO1/mem_ClockEnableEqn_8961_rstpot_INV_0
INV 		afifo_test/AFIFO1/mem_ClockEnableEqn_7681_rstpot_INV_0
INV 		afifo_test/AFIFO1/mem_ClockEnableEqn_5121_rstpot_INV_0
INV 		afifo_test/AFIFO1/mem_ClockEnableEqn_3841_rstpot_INV_0
INV 		afifo_test/AFIFO1/mem_ClockEnableEqn_2561_rstpot_INV_0
INV 		afifo_test/AFIFO1/mem_ClockEnableEqn_01_rstpot_INV_0

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| CLK_IN                             | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| LED<0>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<1>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<2>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<3>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<4>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<5>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<6>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<7>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<8>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<9>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<10>                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<11>                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<12>                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<13>                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<14>                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<15>                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| RST_X_IN                           | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| TXD                                | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
MMCME2_ADV "gen/clkgen1/dcm":
BANDWIDTH:OPTIMIZED
CLKBURST_ENABLE:FALSE
CLKBURST_REPEAT:FALSE
CLKFBIN_EDGE:FALSE
CLKFBIN_NOCOUNT:TRUE
CLKFBOUT_EDGE:FALSE
CLKFBOUT_EN:TRUE
CLKFBOUT_FRAC_EN:FALSE
CLKFBOUT_FRAC_WF_FALL:FALSE
CLKFBOUT_FRAC_WF_RISE:FALSE
CLKFBOUT_NOCOUNT:TRUE
CLKFBOUT_USE_FINE_PS:FALSE
CLKOUT0_EDGE:FALSE
CLKOUT0_EN:FALSE
CLKOUT0_FRAC_EN:FALSE
CLKOUT0_FRAC_WF_FALL:FALSE
CLKOUT0_FRAC_WF_RISE:FALSE
CLKOUT0_NOCOUNT:TRUE
CLKOUT0_USE_FINE_PS:FALSE
CLKOUT1_EDGE:FALSE
CLKOUT1_EN:FALSE
CLKOUT1_NOCOUNT:TRUE
CLKOUT1_USE_FINE_PS:FALSE
CLKOUT2_EDGE:FALSE
CLKOUT2_EN:FALSE
CLKOUT2_NOCOUNT:TRUE
CLKOUT2_USE_FINE_PS:FALSE
CLKOUT3_EDGE:FALSE
CLKOUT3_EN:FALSE
CLKOUT3_NOCOUNT:TRUE
CLKOUT3_USE_FINE_PS:FALSE
CLKOUT4_CASCADE:FALSE
CLKOUT4_EDGE:FALSE
CLKOUT4_EN:FALSE
CLKOUT4_NOCOUNT:TRUE
CLKOUT4_USE_FINE_PS:FALSE
CLKOUT5_EDGE:FALSE
CLKOUT5_EN:FALSE
CLKOUT5_NOCOUNT:TRUE
CLKOUT5_USE_FINE_PS:FALSE
CLKOUT6_EDGE:FALSE
CLKOUT6_EN:FALSE
CLKOUT6_NOCOUNT:TRUE
CLKOUT6_USE_FINE_PS:FALSE
COMPENSATION:ZHOLD
DIRECT_PATH_CNTRL:FALSE
DIVCLK_EDGE:FALSE
DIVCLK_NOCOUNT:TRUE
EN_VCO_DIV1:FALSE
EN_VCO_DIV6:FALSE
GTS_WAIT:FALSE
HVLF_CNT_TEST_EN:FALSE
INTERP_TEST:FALSE
IN_DLY_EN:TRUE
LF_LOW_SEL:FALSE
MMCM_EN:TRUE
PERF0_USE_CLK:FALSE
PERF1_USE_CLK:FALSE
PERF2_USE_CLK:FALSE
PERF3_USE_CLK:FALSE
SEL_HV_NMOS:FALSE
SEL_LV_NMOS:FALSE
SEL_SLIPD:FALSE
SS_EN:FALSE
SS_MODE:CENTER_HIGH
STARTUP_WAIT:FALSE
SUP_SEL_AREG:FALSE
SUP_SEL_DREG:FALSE
TMUX_MUX_SEL:00
VLF_HIGH_DIS_B:TRUE
VLF_HIGH_PWDN_B:TRUE
CLKFBOUT_MULT_F = 8.0
CLKFBOUT_PHASE = -0.0
CLKIN1_PERIOD = 10.000000
CLKIN2_PERIOD = 0.000
CLKOUT0_DIVIDE_F = 10.0
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 1
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 1
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 8
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 16
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
CLKOUT6_DIVIDE = 1
CLKOUT6_DUTY_CYCLE = 0.5
CLKOUT6_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER1 = 0.01
REF_JITTER2 = 0.01
SS_MOD_PERIOD = 10000


MMCME2_ADV "gen/clkgen2/dcm":
BANDWIDTH:OPTIMIZED
CLKBURST_ENABLE:FALSE
CLKBURST_REPEAT:FALSE
CLKFBIN_EDGE:FALSE
CLKFBIN_NOCOUNT:TRUE
CLKFBOUT_EDGE:FALSE
CLKFBOUT_EN:TRUE
CLKFBOUT_FRAC_EN:FALSE
CLKFBOUT_FRAC_WF_FALL:FALSE
CLKFBOUT_FRAC_WF_RISE:FALSE
CLKFBOUT_NOCOUNT:TRUE
CLKFBOUT_USE_FINE_PS:FALSE
CLKOUT0_EDGE:FALSE
CLKOUT0_EN:FALSE
CLKOUT0_FRAC_EN:FALSE
CLKOUT0_FRAC_WF_FALL:FALSE
CLKOUT0_FRAC_WF_RISE:FALSE
CLKOUT0_NOCOUNT:TRUE
CLKOUT0_USE_FINE_PS:FALSE
CLKOUT1_EDGE:FALSE
CLKOUT1_EN:FALSE
CLKOUT1_NOCOUNT:TRUE
CLKOUT1_USE_FINE_PS:FALSE
CLKOUT2_EDGE:FALSE
CLKOUT2_EN:FALSE
CLKOUT2_NOCOUNT:TRUE
CLKOUT2_USE_FINE_PS:FALSE
CLKOUT3_EDGE:FALSE
CLKOUT3_EN:FALSE
CLKOUT3_NOCOUNT:TRUE
CLKOUT3_USE_FINE_PS:FALSE
CLKOUT4_CASCADE:FALSE
CLKOUT4_EDGE:FALSE
CLKOUT4_EN:FALSE
CLKOUT4_NOCOUNT:TRUE
CLKOUT4_USE_FINE_PS:FALSE
CLKOUT5_EDGE:FALSE
CLKOUT5_EN:FALSE
CLKOUT5_NOCOUNT:TRUE
CLKOUT5_USE_FINE_PS:FALSE
CLKOUT6_EDGE:FALSE
CLKOUT6_EN:FALSE
CLKOUT6_NOCOUNT:TRUE
CLKOUT6_USE_FINE_PS:FALSE
COMPENSATION:ZHOLD
DIRECT_PATH_CNTRL:FALSE
DIVCLK_EDGE:FALSE
DIVCLK_NOCOUNT:TRUE
EN_VCO_DIV1:FALSE
EN_VCO_DIV6:FALSE
GTS_WAIT:FALSE
HVLF_CNT_TEST_EN:FALSE
INTERP_TEST:FALSE
IN_DLY_EN:TRUE
LF_LOW_SEL:FALSE
MMCM_EN:TRUE
PERF0_USE_CLK:FALSE
PERF1_USE_CLK:FALSE
PERF2_USE_CLK:FALSE
PERF3_USE_CLK:FALSE
SEL_HV_NMOS:FALSE
SEL_LV_NMOS:FALSE
SEL_SLIPD:FALSE
SS_EN:FALSE
SS_MODE:CENTER_HIGH
STARTUP_WAIT:FALSE
SUP_SEL_AREG:FALSE
SUP_SEL_DREG:FALSE
TMUX_MUX_SEL:00
VLF_HIGH_DIS_B:TRUE
VLF_HIGH_PWDN_B:TRUE
CLKFBOUT_MULT_F = 8.0
CLKFBOUT_PHASE = -0.0
CLKIN1_PERIOD = 10.000000
CLKIN2_PERIOD = 0.000
CLKOUT0_DIVIDE_F = 5.0
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 1
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 1
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 8
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 16
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
CLKOUT6_DIVIDE = 1
CLKOUT6_DUTY_CYCLE = 0.5
CLKOUT6_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER1 = 0.01
REF_JITTER2 = 0.01
SS_MOD_PERIOD = 10000



Section 12 - Control Set Information
------------------------------------
+----------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal | Reset Signal                    | Set Signal | Enable Signal                              | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------------------------+
| CLK1         |                                 |            | LCDC/_n0233_inv                            | 6                | 32             |
| CLK1         |                                 |            | afifo_test/AFIFO2/mem_ClockEnableEqn_0     | 8                | 64             |
| CLK1         |                                 |            | afifo_test/AFIFO2/mem_ClockEnableEqn_100   | 8                | 64             |
| CLK1         |                                 |            | afifo_test/AFIFO2/mem_ClockEnableEqn_128   | 8                | 64             |
| CLK1         |                                 |            | afifo_test/AFIFO2/mem_ClockEnableEqn_192   | 8                | 64             |
| CLK1         |                                 |            | afifo_test/AFIFO2/mem_ClockEnableEqn_256   | 8                | 64             |
| CLK1         |                                 |            | afifo_test/AFIFO2/mem_ClockEnableEqn_320   | 8                | 64             |
| CLK1         |                                 |            | afifo_test/AFIFO2/mem_ClockEnableEqn_384   | 8                | 64             |
| CLK1         |                                 |            | afifo_test/AFIFO2/mem_ClockEnableEqn_448   | 8                | 64             |
| CLK1         |                                 |            | afifo_test/AFIFO2/mem_ClockEnableEqn_512   | 8                | 64             |
| CLK1         |                                 |            | afifo_test/AFIFO2/mem_ClockEnableEqn_576   | 8                | 64             |
| CLK1         |                                 |            | afifo_test/AFIFO2/mem_ClockEnableEqn_640   | 8                | 64             |
| CLK1         |                                 |            | afifo_test/AFIFO2/mem_ClockEnableEqn_704   | 8                | 64             |
| CLK1         |                                 |            | afifo_test/AFIFO2/mem_ClockEnableEqn_768   | 8                | 64             |
| CLK1         |                                 |            | afifo_test/AFIFO2/mem_ClockEnableEqn_832   | 8                | 64             |
| CLK1         |                                 |            | afifo_test/AFIFO2/mem_ClockEnableEqn_896   | 8                | 64             |
| CLK1         |                                 |            | afifo_test/AFIFO2/mem_ClockEnableEqn_1000  | 8                | 64             |
| CLK1         |                                 |            | gen/rstgen/cnt<7>                          | 6                | 24             |
| CLK1         | LCDC/RST_X_inv                  |            |                                            | 13               | 29             |
| CLK1         | LCDC/RST_X_inv                  |            | LCDC/_n0217_inv                            | 23               | 90             |
| CLK1         | LCDC/RST_X_inv                  |            | LCDC/_n0220_inv                            | 2                | 7              |
| CLK1         | LCDC/RST_X_inv                  |            | LCDC/_n0227_inv                            | 2                | 7              |
| CLK1         | LCDC/RST_X_inv                  |            | _n0209_inv                                 | 16               | 32             |
| CLK1         | LCDC/RST_X_inv                  |            | afifo_test/AFIFO1/deq_empty_AND_4_o        | 28               | 108            |
| CLK1         | LCDC/RST_X_inv                  |            | afifo_test/AFIFO2/enq_full_AND_3_o         | 3                | 14             |
| CLK1         | LCDC/RST_X_inv                  |            | afifo_test/write_side2/_n0031_inv          | 16               | 64             |
| CLK1         | gen/RST_X_I_LOCKED2_AND_2_o_inv |            | LCDC/RST_X_inv                             | 2                | 8              |
+----------------------------------------------------------------------------------------------------------------------------------------------+
| CLK2         |                                 |            | afifo_test/AFIFO1/mem_ClockEnableEqn_01    | 33               | 128            |
| CLK2         |                                 |            | afifo_test/AFIFO1/mem_ClockEnableEqn_128   | 8                | 64             |
| CLK2         |                                 |            | afifo_test/AFIFO1/mem_ClockEnableEqn_192   | 8                | 64             |
| CLK2         |                                 |            | afifo_test/AFIFO1/mem_ClockEnableEqn_640   | 8                | 64             |
| CLK2         |                                 |            | afifo_test/AFIFO1/mem_ClockEnableEqn_704   | 8                | 64             |
| CLK2         |                                 |            | afifo_test/AFIFO1/mem_ClockEnableEqn_2561  | 33               | 128            |
| CLK2         |                                 |            | afifo_test/AFIFO1/mem_ClockEnableEqn_3841  | 33               | 128            |
| CLK2         |                                 |            | afifo_test/AFIFO1/mem_ClockEnableEqn_5121  | 33               | 128            |
| CLK2         |                                 |            | afifo_test/AFIFO1/mem_ClockEnableEqn_7681  | 33               | 128            |
| CLK2         |                                 |            | afifo_test/AFIFO1/mem_ClockEnableEqn_10001 | 33               | 128            |
| CLK2         |                                 |            | gen/rstgen/cnt<7>                          | 6                | 24             |
| CLK2         | LCDC/RST_X_inv                  |            |                                            | 9                | 15             |
| CLK2         | LCDC/RST_X_inv                  |            | afifo_test/AFIFO1/enq_full_AND_3_o         | 3                | 14             |
| CLK2         | LCDC/RST_X_inv                  |            | afifo_test/AFIFO2/deq_empty_AND_4_o        | 28               | 109            |
| CLK2         | LCDC/RST_X_inv                  |            | afifo_test/write_side1/_n0031_inv          | 16               | 64             |
+----------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module             | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E1 | BUFG  | BUFIO | BUFR  | MMCME2_AD | Full Hierarchical Name       |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| main/              |           | 36/780        | 94/2689       | 118/2599      | 0/0           | 0/0       | 0/0     | 0/4   | 0/0   | 0/0   | 0/2       | main                         |
| +LCDC              |           | 40/40         | 138/138       | 126/126       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | main/LCDC                    |
| +afifo_test        |           | 0/702         | 0/2449        | 0/2346        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | main/afifo_test              |
| ++AFIFO1           |           | 355/355       | 1062/1062     | 1178/1178     | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | main/afifo_test/AFIFO1       |
| ++AFIFO2           |           | 251/251       | 1063/1063     | 801/801       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | main/afifo_test/AFIFO2       |
| ++read_side1       |           | 26/26         | 96/96         | 103/103       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | main/afifo_test/read_side1   |
| ++read_side2       |           | 27/27         | 96/96         | 103/103       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | main/afifo_test/read_side2   |
| ++write_side1      |           | 25/25         | 66/66         | 82/82         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | main/afifo_test/write_side1  |
| ++write_side2      |           | 18/18         | 66/66         | 79/79         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | main/afifo_test/write_side2  |
| +gen               |           | 0/2           | 0/8           | 1/9           | 0/0           | 0/0       | 0/0     | 0/4   | 0/0   | 0/0   | 0/2       | main/gen                     |
| ++clkgen1          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 2/2   | 0/0   | 0/0   | 1/1       | main/gen/clkgen1             |
| ++clkgen2          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 2/2   | 0/0   | 0/0   | 1/1       | main/gen/clkgen2             |
| ++rstgen           |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | main/gen/rstgen              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
