//  Precision RTL Synthesis 32-bit 2015.1.6 (Production Release) Wed Jun 10 09:13:13 PDT 2015
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2015, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on  Stuart@SHDL-2  6.02.9200 x86
//  
//  Start time Mon Aug 08 13:01:44 2016

***************************************************************
Device Utilization for v50bg256
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               21      180      11.67%
Global Buffers                    0       4         0.00%
LUTs                              21      1536      1.37%
CLB Slices                        11      768       1.43%
Dffs or Latches                   0       1536      0.00%
Block RAMs                        0       8         0.00%
---------------------------------------------------------------

****************************************************

Library: work    Cell: count_ones    View: INTERFACE

****************************************************

  Cell      Library  References     Total Area

 GND        xcv     1 x
 IBUF       xcv    16 x
 LUT3       xcv    17 x      1     17 LUTs
 LUT4       xcv     4 x      1      4 LUTs
 MUXCY_L    xcv     4 x      1      4 MUX CARRYs
 OBUF       xcv     5 x
 XORCY      xcv     5 x

 Number of ports :                      21
 Number of nets :                       68
 Number of instances :                  52
 Number of references to this view :     0

Total accumulated area : 
 Number of LUTs :                       21
 Number of MUX CARRYs :                  4
 Number of gates :                      21
 Number of accumulated instances :      52


*****************************
 IO Register Mapping Report
*****************************
Design: work.count_ones.INTERFACE

+-----------------+-----------+----------+----------+----------+
| Port            | Direction |   INFF   |  OUTFF   |  TRIFF   |
+-----------------+-----------+----------+----------+----------+
| data_bus(15)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| data_bus(14)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| data_bus(13)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| data_bus(12)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| data_bus(11)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| data_bus(10)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| data_bus(9)     | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| data_bus(8)     | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| data_bus(7)     | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| data_bus(6)     | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| data_bus(5)     | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| data_bus(4)     | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| data_bus(3)     | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| data_bus(2)     | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| data_bus(1)     | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| data_bus(0)     | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| count(4)        | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| count(3)        | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| count(2)        | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| count(1)        | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| count(0)        | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
Total registers mapped: 0
