<annotationInfo>
<annotationInfo>
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="50" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h" linenumber="71" name="exitcond5_i" contextFuncName="AXIvideo2Mat&lt;8, 100, 100, 0&gt;" moduleName="AXIvideo2Mat" rtlName="exitcond5_i_fu_295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="52" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h" linenumber="71" name="i_V" contextFuncName="AXIvideo2Mat&lt;8, 100, 100, 0&gt;" moduleName="AXIvideo2Mat" rtlName="i_V_fu_300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="63" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h" linenumber="73" name="exitcond_i" contextFuncName="AXIvideo2Mat&lt;8, 100, 100, 0&gt;" moduleName="AXIvideo2Mat" rtlName="exitcond_i_fu_306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="65" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h" linenumber="73" name="j_V" contextFuncName="AXIvideo2Mat&lt;8, 100, 100, 0&gt;" moduleName="AXIvideo2Mat" rtlName="j_V_fu_311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="72" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h" linenumber="76" name="brmerge_i" contextFuncName="AXIvideo2Mat&lt;8, 100, 100, 0&gt;" moduleName="AXIvideo2Mat" rtlName="brmerge_i_fu_320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="27" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2267" name="dcols" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="dcols_fu_437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="28" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2267" name="dcols_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="dcols_cast_fu_440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="29" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2268" name="drows" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="drows_fu_443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="30" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2268" name="drows_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="drows_cast_fu_446_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="31" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2269" name="srows" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="srows_fu_352_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="32" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2270" name="scols" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="scols_fu_356_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="33" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2271" name="tmp_11_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_11_cast_fu_449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="34" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2271" name="tmp_2" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_2_fu_360_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="35" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2271" name="tmp_4" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="grp_fu_380_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="37" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2271" name="tmp_6" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="CNN_Core_sdiv_48ndEe_U19" latency="51" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="38" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2271" name="row_rate_V" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="row_rate_V_fu_452_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="39" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2272" name="tmp_18_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_18_cast_fu_456_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="40" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2272" name="tmp_9" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_9_fu_386_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="41" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2272" name="tmp_8" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="grp_fu_406_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="43" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2272" name="tmp_1" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="CNN_Core_sdiv_48ndEe_U20" latency="51" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="44" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2272" name="col_rate_V" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="col_rate_V_fu_459_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="45" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2277" name="tmp_60" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_60_fu_463_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="46" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2277" name="p_neg" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_neg_fu_471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="47" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2277" name="p_lshr" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_lshr_fu_477_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="48" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2277" name="tmp_7" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_7_fu_487_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="49" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2277" name="p_neg_t" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_neg_t_fu_491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="50" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2277" name="p_lshr_f" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_lshr_f_fu_497_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="51" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2277" name="tmp_13" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_13_fu_507_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="52" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2277" name="tmp_3" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_3_fu_511_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="53" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2277" name="tmp_26_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_26_cast_fu_519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="54" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2277" name="p_Val2_8" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_Val2_8_fu_523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="55" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2277" name="p_Val2_9" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_Val2_9_fu_529_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="56" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2277" name="tmp_61" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_61_fu_539_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="57" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2277" name="tmp_10" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_10_fu_547_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="58" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2277" name="p_Val2_17" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_Val2_17_fu_551_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="59" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2278" name="tmp_62" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_62_fu_557_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="60" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2278" name="p_neg1" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_neg1_fu_565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="61" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2278" name="p_lshr1" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_lshr1_fu_571_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="62" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2278" name="tmp_16" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_16_fu_581_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="63" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2278" name="p_neg_t1" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_neg_t1_fu_585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="64" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2278" name="p_lshr_f1" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_lshr_f1_fu_591_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="65" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2278" name="tmp_32" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_32_fu_601_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="66" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2278" name="tmp_11" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_11_fu_605_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="67" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2278" name="tmp_30_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_30_cast_fu_613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="68" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2278" name="p_Val2_12" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_Val2_12_fu_617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="69" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2278" name="p_Val2_13" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_Val2_13_fu_623_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="70" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2278" name="tmp_63" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_63_fu_633_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="71" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2278" name="tmp_12" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_12_fu_641_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="72" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2278" name="p_Val2_18" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_Val2_18_fu_645_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="73" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2282" name="tmp_14" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_14_fu_651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="74" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2282" name="tmp_15" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_15_fu_656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="75" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2282" name="tmp_21_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_21_cast_fu_662_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="76" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2282" name="rows" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="rows_fu_666_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="77" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2283" name="tmp_17" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_17_fu_673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="78" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2283" name="tmp_18" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_18_fu_678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="79" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2283" name="tmp_23_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_23_cast_fu_684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="80" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2283" name="cols" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="cols_fu_688_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="81" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2320" name="tmp_19" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_19_fu_695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="82" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2322" name="sx" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="sx_fu_701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="83" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2325" name="tmp_20" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_20_fu_706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="84" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2327" name="sy" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="sy_fu_712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="85" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2302" name="tmp_21" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_21_fu_717_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="86" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2303" name="tmp_22" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_22_fu_723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="87" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2305" name="tmp_23" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_23_fu_729_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="88" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2305" name="tmp_57_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_57_cast_fu_737_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="89" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2306" name="tmp_24" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_24_fu_741_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="90" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2306" name="tmp_59_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_59_cast_fu_749_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="99" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2293" name="i_op_assign_15_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="i_op_assign_15_cast_fu_753_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="100" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2293" name="tmp_25" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_25_fu_757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="102" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2293" name="i" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="i_fu_762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="105" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2337" name="tmp_26" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_26_fu_768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="106" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2341" name="tmp_27" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_27_fu_774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="107" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2352" name="row_wr_2" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="row_wr_2_fu_780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="108" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2302" name="tmp_28" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_28_fu_786_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="109" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2302" name="tmp_47_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_47_cast_fu_794_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="114" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2294" name="i_op_assign_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="i_op_assign_cast_fu_798_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="115" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2294" name="tmp_29" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_29_fu_802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="117" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2294" name="j" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="j_fu_807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="124" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2302" name="tmp_31" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="CNN_Core_udiv_31neOg_U21" latency="34" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="125" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2302" name="tmp_64" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_64_fu_851_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="131" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2303" name="tmp_35" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_35_fu_846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="134" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2303" name="tmp_33" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_33_fu_817_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="135" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2303" name="tmp_52_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="grp_fu_829_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="136" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2303" name="tmp_34" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="CNN_Core_udiv_31neOg_U22" latency="34" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="137" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2303" name="tmp_65" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_65_fu_856_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="147" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2305" name="p_Val2_s" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_Val2_s_fu_865_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="148" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2305" name="p_Val2_3" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_Val2_3_fu_894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="150" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2306" name="p_Val2_1" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_Val2_1_fu_874_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="151" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2306" name="p_Val2_2" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_Val2_2_fu_898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="152" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2308" name="ret_V" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="ret_V_fu_902_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="153" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2308" name="tmp_66" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_66_fu_912_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="154" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2308" name="tmp_67" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_67_fu_920_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="155" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2308" name="tmp_36" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_36_fu_924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="156" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2308" name="ret_V_1" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="ret_V_1_fu_930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="157" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2308" name="p_6" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_6_fu_936_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="158" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2311" name="sx_2" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="sx_2_fu_944_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="159" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2309" name="ret_V_2" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="ret_V_2_fu_952_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="160" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2309" name="tmp_68" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_68_fu_962_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="161" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2309" name="tmp_69" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_69_fu_970_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="162" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2309" name="tmp_37" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_37_fu_974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="163" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2309" name="ret_V_3" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="ret_V_3_fu_980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="164" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2309" name="p_7" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_7_fu_986_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="165" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2315" name="sy_3" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="sy_3_fu_994_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="166" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2310" name="tmp_38" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_38_fu_1002_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="167" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2310" name="tmp_39" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_39_fu_1006_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="168" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2310" name="tmp_64_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_64_cast_fu_1014_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="169" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2310" name="r_V_6" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="r_V_6_fu_1018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="170" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2310" name="tmp_40" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_40_fu_1024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="171" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2310" name="tmp_70" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_70_fu_1030_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="172" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2311" name="tmp_41" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_41_fu_1339_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="173" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2318" name="u_V" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="u_V_fu_1346_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="174" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2314" name="tmp_42" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_42_fu_1034_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="175" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2314" name="tmp_43" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_43_fu_1038_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="176" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2314" name="tmp_70_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_70_cast_fu_1046_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="177" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2314" name="r_V_7" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="r_V_7_fu_1050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="178" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2314" name="tmp_44" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_44_fu_1056_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="179" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2314" name="tmp_71" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_71_fu_1062_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="180" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2315" name="tmp_45" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_45_fu_1353_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="181" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2319" name="v_V_2" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="v_V_2_fu_1360_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="182" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2318" name="u1_V" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="u1_V_fu_1367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="183" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2319" name="v1_V" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="v1_V_fu_1373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="184" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2320" name="tmp_74_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_74_cast_fu_1066_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="185" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2320" name="tmp_46" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_46_fu_1070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="186" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2320" name="p_u_V" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_u_V_fu_1379_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="187" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2320" name="pre_fx_1" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="pre_fx_1_fu_1075_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="188" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2325" name="tmp_76_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_76_cast_fu_1082_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="189" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2325" name="tmp_47" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_47_fu_1086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="190" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2325" name="v_V" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="v_V_fu_1386_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="191" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2325" name="sy_4" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="sy_4_fu_1091_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="192" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2330" name="tmp_48" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_48_fu_834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="193" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2337" name="row_wr_1" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="row_wr_1_fu_1098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="194" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2344" name="not_1" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="not_1_fu_1103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="195" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2341" name="pre_fy_1_sy" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="pre_fy_1_sy_fu_1109_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="196" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2330" name="x_2" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="x_2_fu_1116_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="197" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2330" name="sel_tmp5" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="sel_tmp5_fu_1123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="198" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2330" name="sel_tmp6" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="sel_tmp6_fu_1127_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="199" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2330" name="pre_fy_5" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="pre_fy_5_fu_1135_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="200" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2330" name="pre_fx_2" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="pre_fx_2_fu_1142_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="201" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2344" name="tmp17" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp17_fu_1149_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="202" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2344" name="sel_tmp" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="sel_tmp_fu_1155_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="203" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2330" name="row_rd_5" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="row_rd_5_fu_1160_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="204" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2330" name="row_wr_4" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="row_wr_4_fu_1167_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="205" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2330" name="row_wr_3" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="row_wr_3_fu_1174_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="206" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2358" name="tmp_49" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_49_fu_1181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="207" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2358" name="col_wr" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="col_wr_fu_1186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="208" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2363" name="not_s" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="not_s_fu_1192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="209" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2360" name="pre_fx_2_sx" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="pre_fx_2_sx_fu_1198_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="210" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2370" name="col_wr_1" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="col_wr_1_fu_840_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="211" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2303" name="pre_fx_5" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="pre_fx_5_fu_1205_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="212" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2363" name="tmp18" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp18_fu_1212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="213" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2363" name="col_rd_2" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="col_rd_2_fu_1217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="214" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2303" name="col_wr_2" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="col_wr_2_fu_1222_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="220" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2381" name="tmp_50" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_50_fu_1233_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="234" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2383" name="tmp_84_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_84_cast_fu_1240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="235" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2383" name="tmp_51" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_51_fu_1244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="238" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2383" name="tmp_86_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_86_cast_fu_1249_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="239" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2383" name="tmp_52" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_52_fu_1253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="242" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2389" name="tmp_88_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_88_cast_fu_1258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="243" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2389" name="tmp_53" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_53_fu_1262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="268" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2404" name="x_1" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="x_1_fu_1267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="275" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2406" name="brmerge_demorgan" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="brmerge_demorgan_fu_1278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="282" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2413" name="OP2_V" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="OP2_V_fu_1405_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="285" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2413" name="OP1_V_2" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="r_V_fu_1708_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="286" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2413" name="r_V" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="CNN_Core_mul_mul_fYi_U23" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="288" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2413" name="p_Val2_21" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_Val2_21_fu_1439_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="37" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="289" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2414" name="OP1_V_4" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="r_V_1_fu_1714_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="290" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2414" name="r_V_1" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="CNN_Core_mul_mul_fYi_U24" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="293" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2414" name="p_Val2_24" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_Val2_24_fu_1451_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="37" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="294" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2414" name="p_Val2_27" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_Val2_27_fu_1457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="295" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2415" name="OP1_V_6" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="r_V_2_fu_1720_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="296" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2415" name="r_V_2" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="CNN_Core_mul_mul_fYi_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="298" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2415" name="OP1_V_7_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="OP1_V_7_cast_fu_1466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="299" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2415" name="OP2_V_6" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="OP2_V_6_fu_1469_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="300" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2415" name="p_Val2_28" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_Val2_28_fu_1472_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="37" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="301" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2415" name="tmp_63_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_63_cast_fu_1506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="302" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2415" name="tmp_55" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_55_fu_1509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="303" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2416" name="OP1_V_8" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="r_V_3_fu_1726_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="305" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2416" name="r_V_3" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="CNN_Core_mul_mul_fYi_U26" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="307" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2416" name="OP1_V_9_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="OP1_V_9_cast_fu_1481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="308" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2416" name="p_Val2_29" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_Val2_29_fu_1484_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="37" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="309" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2416" name="tmp_1268_cast_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp_1268_cast_cast_fu_1512_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="310" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2416" name="tmp19" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp19_fu_1515_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="56" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="311" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2416" name="tmp29_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp29_cast_fu_1521_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="312" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2416" name="p_Val2_30" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_Val2_30_fu_1525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="57" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="313" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2416" name="p_Val2_31" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_Val2_31_fu_1490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="36" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="315" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2416" name="tmp20" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="tmp20_fu_1500_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="33" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="316" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2416" name="p_Val2_44_cast" contextFuncName="Resize_opr_linear&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize_opr_linear" rtlName="p_Val2_44_cast_fu_1531_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="317" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="signbit" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="signbit_fu_1535_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="318" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="p_Val2_32" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="p_Val2_32_fu_1543_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="319" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="tmp_74" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="tmp_74_fu_1553_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="320" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="tmp_3_i_i" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="tmp_3_i_i_fu_1561_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="321" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="tmp_75" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="tmp_75_fu_1565_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="322" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="p_Val2_33" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="p_Val2_33_fu_1573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="323" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="tmp_76" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="tmp_76_fu_1579_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="324" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="tmp_8_i_i" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="tmp_8_i_i_fu_1587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="325" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="carry" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="carry_fu_1593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="326" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="p_Result_6_i_i" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="p_Result_6_i_i_fu_1599_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="327" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="Range1_all_ones" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="Range1_all_ones_fu_1609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="328" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="Range1_all_zeros" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="Range1_all_zeros_fu_1615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="329" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="deleted_zeros" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="deleted_zeros_fu_1621_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="330" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="p_38_i_i_i" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="p_38_i_i_i_fu_1629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="331" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="tmp_i_i" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="tmp_i_i_fu_1635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="332" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="neg_src" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="neg_src_fu_1641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="333" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="p_39_demorgan_i_i_i" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="p_39_demorgan_i_i_i_fu_1647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="334" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="signbit_not" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="signbit_not_fu_1653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="335" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="neg_src_not_i_i" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="neg_src_not_i_i_fu_1659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="336" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="brmerge_i_i_not_i_i" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="brmerge_i_i_not_i_i_fu_1665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="337" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="p_39_demorgan_i_not_i" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="p_39_demorgan_i_not_i_fu_1671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="338" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="brmerge_i_i" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="brmerge_i_i_fu_1677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="339" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="p_mux_i_i" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="p_mux_i_i_fu_1683_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="340" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h" linenumber="409" name="p_i_i" contextFuncName="operator()&lt;26, 12, 5, 3&gt;" moduleName="Resize_opr_linear" rtlName="p_i_i_fu_1691_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="341" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h" linenumber="648" name="p_Val2_s_187" contextFuncName="write" moduleName="Resize_opr_linear" rtlName="p_dst_data_stream_V_din" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="23" filename="E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h" linenumber="2451" name="" contextFuncName="Resize&lt;0, 100, 100, 28, 28&gt;" moduleName="Resize" rtlName="grp_Resize_opr_linear_fu_76" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="19" filename="./type.h" linenumber="293" name="i_cast_cast_i" contextFuncName="Mat2Array2D&lt;28, 28, 0, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Mat2Array2D" rtlName="i_cast_cast_i_fu_133_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="20" filename="./type.h" linenumber="293" name="tmp_i" contextFuncName="Mat2Array2D&lt;28, 28, 0, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Mat2Array2D" rtlName="tmp_i_fu_137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="22" filename="./type.h" linenumber="293" name="i" contextFuncName="Mat2Array2D&lt;28, 28, 0, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Mat2Array2D" rtlName="i_fu_142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="25" filename="./type.h" linenumber="293" name="tmp_s" contextFuncName="Mat2Array2D&lt;28, 28, 0, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Mat2Array2D" rtlName="tmp_s_fu_148_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="26" filename="./type.h" linenumber="293" name="p_shl_cast" contextFuncName="Mat2Array2D&lt;28, 28, 0, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Mat2Array2D" rtlName="p_shl_cast_fu_156_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="27" filename="./type.h" linenumber="293" name="tmp_73" contextFuncName="Mat2Array2D&lt;28, 28, 0, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Mat2Array2D" rtlName="tmp_73_fu_160_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="28" filename="./type.h" linenumber="298" name="p_shl1_cast" contextFuncName="Mat2Array2D&lt;28, 28, 0, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Mat2Array2D" rtlName="p_shl1_cast_fu_168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="29" filename="./type.h" linenumber="298" name="tmp_74" contextFuncName="Mat2Array2D&lt;28, 28, 0, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Mat2Array2D" rtlName="tmp_74_fu_172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="33" filename="./type.h" linenumber="294" name="j_cast_cast_i" contextFuncName="Mat2Array2D&lt;28, 28, 0, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Mat2Array2D" rtlName="j_cast_cast_i_fu_178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="34" filename="./type.h" linenumber="294" name="tmp_111_i" contextFuncName="Mat2Array2D&lt;28, 28, 0, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Mat2Array2D" rtlName="tmp_111_i_fu_182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="36" filename="./type.h" linenumber="294" name="j" contextFuncName="Mat2Array2D&lt;28, 28, 0, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Mat2Array2D" rtlName="j_fu_187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="45" filename="./type.h" linenumber="298" name="tmp_113_i_cast" contextFuncName="Mat2Array2D&lt;28, 28, 0, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Mat2Array2D" rtlName="tmp_113_i_cast_fu_193_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="46" filename="./type.h" linenumber="298" name="tmp_75" contextFuncName="Mat2Array2D&lt;28, 28, 0, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Mat2Array2D" rtlName="tmp_75_fu_197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="47" filename="./type.h" linenumber="298" name="tmp_93_cast" contextFuncName="Mat2Array2D&lt;28, 28, 0, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Mat2Array2D" rtlName="tmp_93_cast_fu_202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="49" filename="./type.h" linenumber="298" name="tmp_115_i" contextFuncName="Mat2Array2D&lt;28, 28, 0, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Mat2Array2D" rtlName="arr_val_V_d0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="73" filename="./cnn.h" linenumber="51" name="LineBuffer_val_1_V" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="LineBuffer_val_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="74" filename="./cnn.h" linenumber="51" name="LineBuffer_val_2_V" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="LineBuffer_val_2_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="75" filename="./cnn.h" linenumber="51" name="LineBuffer_val_3_V" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="LineBuffer_val_3_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="76" filename="./cnn.h" linenumber="51" name="LineBuffer_val_4_V" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="LineBuffer_val_4_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="77" filename="./cnn.h" linenumber="92" name="OP2_V_0_cast" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_0_cast_fu_475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="78" filename="./cnn.h" linenumber="92" name="OP2_V_0_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_0_1_fu_479_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="79" filename="./cnn.h" linenumber="92" name="OP2_V_0_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_0_2_fu_483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="80" filename="./cnn.h" linenumber="92" name="OP2_V_0_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_0_3_fu_487_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="81" filename="./cnn.h" linenumber="92" name="OP2_V_0_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_0_4_fu_491_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="82" filename="./cnn.h" linenumber="92" name="OP2_V_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_1_fu_495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="83" filename="./cnn.h" linenumber="92" name="OP2_V_1_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_1_1_fu_499_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="84" filename="./cnn.h" linenumber="92" name="OP2_V_1_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_1_2_fu_503_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="85" filename="./cnn.h" linenumber="92" name="OP2_V_1_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_1_3_fu_507_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="86" filename="./cnn.h" linenumber="92" name="OP2_V_1_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_1_4_fu_511_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="87" filename="./cnn.h" linenumber="92" name="OP2_V_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_2_fu_515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="88" filename="./cnn.h" linenumber="92" name="OP2_V_2_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_2_1_fu_519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="89" filename="./cnn.h" linenumber="92" name="OP2_V_2_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_2_2_fu_523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="90" filename="./cnn.h" linenumber="92" name="OP2_V_2_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_2_3_fu_527_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="91" filename="./cnn.h" linenumber="92" name="OP2_V_2_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_2_4_fu_531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="92" filename="./cnn.h" linenumber="92" name="OP2_V_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_3_fu_535_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="93" filename="./cnn.h" linenumber="92" name="OP2_V_3_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_3_1_fu_539_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="94" filename="./cnn.h" linenumber="92" name="OP2_V_3_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_3_2_fu_543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="95" filename="./cnn.h" linenumber="92" name="OP2_V_3_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_3_3_fu_547_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="96" filename="./cnn.h" linenumber="92" name="OP2_V_3_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_3_4_fu_551_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="97" filename="./cnn.h" linenumber="92" name="OP2_V_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_4_fu_555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="98" filename="./cnn.h" linenumber="92" name="OP2_V_4_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_4_1_fu_559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="99" filename="./cnn.h" linenumber="92" name="OP2_V_4_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_4_2_fu_563_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="100" filename="./cnn.h" linenumber="92" name="OP2_V_4_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_4_3_fu_567_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="101" filename="./cnn.h" linenumber="92" name="OP2_V_4_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="OP2_V_4_4_fu_571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="105" filename="./cnn.h" linenumber="59" name="i_cast" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="i_cast_fu_575_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="106" filename="./cnn.h" linenumber="59" name="exitcond" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="exitcond_fu_579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="108" filename="./cnn.h" linenumber="59" name="i_13" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="i_13_fu_585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="111" filename="./cnn.h" linenumber="59" name="tmp" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_fu_591_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="112" filename="./cnn.h" linenumber="59" name="p_shl2_cast" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_shl2_cast_fu_599_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="113" filename="./cnn.h" linenumber="59" name="tmp_s" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_s_fu_603_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="114" filename="./cnn.h" linenumber="70" name="p_shl3_cast" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_shl3_cast_fu_611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="115" filename="./cnn.h" linenumber="70" name="tmp_161" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_161_fu_615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="116" filename="./cnn.h" linenumber="88" name="tmp_207" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_207_fu_621_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="117" filename="./cnn.h" linenumber="88" name="icmp" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="icmp_fu_631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="118" filename="./cnn.h" linenumber="95" name="tmp_142" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_142_fu_637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="119" filename="./cnn.h" linenumber="95" name="tmp_162" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_162_fu_643_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="120" filename="./cnn.h" linenumber="95" name="tmp_163" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_163_fu_651_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="121" filename="./cnn.h" linenumber="95" name="p_shl1_cast" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_shl1_cast_fu_659_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="122" filename="./cnn.h" linenumber="95" name="tmp_164" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_164_fu_663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="141" filename="./cnn.h" linenumber="60" name="exitcond1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="exitcond1_fu_669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="143" filename="./cnn.h" linenumber="60" name="j_11" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="j_11_fu_675_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="148" filename="./cnn.h" linenumber="67" name="tmp_144" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_144_fu_681_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="149" filename="./cnn.h" linenumber="70" name="tmp_144_cast" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_144_cast_fu_689_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="150" filename="./cnn.h" linenumber="70" name="tmp_165" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_165_fu_693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="151" filename="./cnn.h" linenumber="70" name="tmp_181_cast" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_181_cast_fu_698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="161" filename="./cnn.h" linenumber="67" name="BlockBuffer_val_3_V_7" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="LineBuffer_val_3_V_d1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="163" filename="./cnn.h" linenumber="70" name="BlockBuffer_val_4_V_7" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="BlockBuffer_val_4_V_7_fu_780_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="168" filename="./cnn.h" linenumber="88" name="tmp_208" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_208_fu_703_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="169" filename="./cnn.h" linenumber="88" name="icmp2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="icmp2_fu_713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="170" filename="./cnn.h" linenumber="88" name="or_cond" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="or_cond_fu_719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="179" filename="./cnn.h" linenumber="92" name="p_Val2_s" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_s_fu_794_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="181" filename="./cnn.h" linenumber="92" name="p_Val2_73_0_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_0_1_fu_803_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="182" filename="./cnn.h" linenumber="92" name="tmp_166" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_166_fu_808_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="183" filename="./cnn.h" linenumber="92" name="tmp_412_0_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_0_1_fu_818_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="184" filename="./cnn.h" linenumber="92" name="p_Val2_74_0_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_0_1_fu_826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="186" filename="./cnn.h" linenumber="92" name="p_Val2_73_0_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_0_2_fu_836_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="187" filename="./cnn.h" linenumber="92" name="tmp_167" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_167_fu_841_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="188" filename="./cnn.h" linenumber="92" name="tmp_412_0_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_0_2_fu_851_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="189" filename="./cnn.h" linenumber="92" name="p_Val2_74_0_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_0_2_fu_859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="191" filename="./cnn.h" linenumber="92" name="p_Val2_73_0_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_0_3_fu_869_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="192" filename="./cnn.h" linenumber="92" name="tmp_168" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_168_reg_2091" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="193" filename="./cnn.h" linenumber="92" name="tmp_412_0_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_0_3_fu_990_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="194" filename="./cnn.h" linenumber="92" name="p_Val2_74_0_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_0_3_fu_997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="196" filename="./cnn.h" linenumber="92" name="p_Val2_73_0_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_0_4_fu_888_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="197" filename="./cnn.h" linenumber="92" name="tmp_169" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_169_fu_1002_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="198" filename="./cnn.h" linenumber="92" name="tmp_412_0_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_0_4_fu_1012_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="199" filename="./cnn.h" linenumber="92" name="p_Val2_74_0_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_0_4_fu_1020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="201" filename="./cnn.h" linenumber="92" name="p_Val2_73_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_1_fu_897_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="202" filename="./cnn.h" linenumber="92" name="tmp_170" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_170_fu_1025_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="203" filename="./cnn.h" linenumber="92" name="tmp_412_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_1_fu_1035_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="204" filename="./cnn.h" linenumber="92" name="p_Val2_74_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_1_fu_1043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="206" filename="./cnn.h" linenumber="92" name="p_Val2_73_1_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_1_1_fu_1051_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="207" filename="./cnn.h" linenumber="92" name="tmp_171" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_171_fu_1056_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="208" filename="./cnn.h" linenumber="92" name="tmp_412_1_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_1_1_fu_1066_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="209" filename="./cnn.h" linenumber="92" name="p_Val2_74_1_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_1_1_fu_1074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="211" filename="./cnn.h" linenumber="92" name="p_Val2_73_1_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_1_2_fu_1083_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="212" filename="./cnn.h" linenumber="92" name="tmp_172" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_172_fu_1088_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="213" filename="./cnn.h" linenumber="92" name="tmp_412_1_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_1_2_fu_1098_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="214" filename="./cnn.h" linenumber="92" name="p_Val2_74_1_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_1_2_fu_1106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="216" filename="./cnn.h" linenumber="92" name="p_Val2_73_1_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_1_3_fu_1115_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="217" filename="./cnn.h" linenumber="92" name="tmp_173" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_173_reg_2111" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="218" filename="./cnn.h" linenumber="92" name="tmp_412_1_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_1_3_fu_1154_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="219" filename="./cnn.h" linenumber="92" name="p_Val2_74_1_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_1_3_fu_1161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="221" filename="./cnn.h" linenumber="92" name="p_Val2_73_1_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_1_4_fu_1133_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="222" filename="./cnn.h" linenumber="92" name="tmp_174" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_174_fu_1166_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="223" filename="./cnn.h" linenumber="92" name="tmp_412_1_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_1_4_fu_1176_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="224" filename="./cnn.h" linenumber="92" name="p_Val2_74_1_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_1_4_fu_1184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="226" filename="./cnn.h" linenumber="92" name="p_Val2_73_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_2_fu_1142_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="227" filename="./cnn.h" linenumber="92" name="tmp_175" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_175_fu_1189_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="228" filename="./cnn.h" linenumber="92" name="tmp_412_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_2_fu_1199_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="229" filename="./cnn.h" linenumber="92" name="p_Val2_74_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_2_fu_1207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="231" filename="./cnn.h" linenumber="92" name="p_Val2_73_2_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_2_1_fu_1215_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="232" filename="./cnn.h" linenumber="92" name="tmp_176" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_176_fu_1220_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="233" filename="./cnn.h" linenumber="92" name="tmp_412_2_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_2_1_fu_1230_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="234" filename="./cnn.h" linenumber="92" name="p_Val2_74_2_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_2_1_fu_1238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="236" filename="./cnn.h" linenumber="92" name="p_Val2_73_2_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_2_2_fu_1247_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="237" filename="./cnn.h" linenumber="92" name="tmp_177" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_177_fu_1252_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="238" filename="./cnn.h" linenumber="92" name="tmp_412_2_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_2_2_fu_1262_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="239" filename="./cnn.h" linenumber="92" name="p_Val2_74_2_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_2_2_fu_1270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="241" filename="./cnn.h" linenumber="92" name="p_Val2_73_2_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_2_3_fu_1279_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="242" filename="./cnn.h" linenumber="92" name="tmp_178" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_178_reg_2131" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="243" filename="./cnn.h" linenumber="92" name="tmp_412_2_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_2_3_fu_1318_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="244" filename="./cnn.h" linenumber="92" name="p_Val2_74_2_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_2_3_fu_1325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="246" filename="./cnn.h" linenumber="92" name="p_Val2_73_2_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_2_4_fu_1297_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="247" filename="./cnn.h" linenumber="92" name="tmp_179" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_179_fu_1330_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="248" filename="./cnn.h" linenumber="92" name="tmp_412_2_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_2_4_fu_1340_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="249" filename="./cnn.h" linenumber="92" name="p_Val2_74_2_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_2_4_fu_1348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="251" filename="./cnn.h" linenumber="92" name="p_Val2_73_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_3_fu_1306_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="252" filename="./cnn.h" linenumber="92" name="tmp_180" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_180_fu_1353_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="253" filename="./cnn.h" linenumber="92" name="tmp_412_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_3_fu_1363_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="254" filename="./cnn.h" linenumber="92" name="p_Val2_74_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_3_fu_1371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="256" filename="./cnn.h" linenumber="92" name="p_Val2_73_3_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_3_1_fu_1379_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="257" filename="./cnn.h" linenumber="92" name="tmp_181" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_181_fu_1384_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="258" filename="./cnn.h" linenumber="92" name="tmp_412_3_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_3_1_fu_1394_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="259" filename="./cnn.h" linenumber="92" name="p_Val2_74_3_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_3_1_fu_1402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="261" filename="./cnn.h" linenumber="92" name="p_Val2_73_3_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_3_2_fu_1411_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="262" filename="./cnn.h" linenumber="92" name="tmp_182" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_182_fu_1416_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="263" filename="./cnn.h" linenumber="92" name="tmp_412_3_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_3_2_fu_1426_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="264" filename="./cnn.h" linenumber="92" name="p_Val2_74_3_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_3_2_fu_1434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="266" filename="./cnn.h" linenumber="92" name="p_Val2_73_3_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_3_3_fu_1443_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="267" filename="./cnn.h" linenumber="92" name="tmp_183" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_183_reg_2151" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="268" filename="./cnn.h" linenumber="92" name="tmp_412_3_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_3_3_fu_1479_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="269" filename="./cnn.h" linenumber="92" name="p_Val2_74_3_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_3_3_fu_1486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="270" filename="./cnn.h" linenumber="92" name="OP1_V_3_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_3_4_fu_1461_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="271" filename="./cnn.h" linenumber="92" name="p_Val2_73_3_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_3_4_fu_1461_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="272" filename="./cnn.h" linenumber="92" name="tmp_184" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_184_fu_1491_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="273" filename="./cnn.h" linenumber="92" name="tmp_412_3_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_3_4_fu_1501_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="274" filename="./cnn.h" linenumber="92" name="p_Val2_74_3_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_3_4_fu_1509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="276" filename="./cnn.h" linenumber="92" name="p_Val2_73_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_4_fu_1470_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="277" filename="./cnn.h" linenumber="92" name="tmp_185" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_185_fu_1514_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="278" filename="./cnn.h" linenumber="92" name="tmp_412_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_4_fu_1524_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="279" filename="./cnn.h" linenumber="92" name="p_Val2_74_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_4_fu_1532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="281" filename="./cnn.h" linenumber="92" name="p_Val2_73_4_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_4_1_fu_1540_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="282" filename="./cnn.h" linenumber="92" name="tmp_186" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_186_fu_1545_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="283" filename="./cnn.h" linenumber="92" name="tmp_412_4_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_4_1_fu_1555_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="284" filename="./cnn.h" linenumber="92" name="p_Val2_74_4_1" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_4_1_fu_1563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="286" filename="./cnn.h" linenumber="92" name="p_Val2_73_4_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_4_2_fu_1572_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="287" filename="./cnn.h" linenumber="92" name="tmp_187" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_187_fu_1577_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="288" filename="./cnn.h" linenumber="92" name="tmp_412_4_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_4_2_fu_1587_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="289" filename="./cnn.h" linenumber="92" name="p_Val2_74_4_2" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_4_2_fu_1595_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="291" filename="./cnn.h" linenumber="92" name="p_Val2_73_4_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_4_3_fu_1604_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="292" filename="./cnn.h" linenumber="92" name="tmp_188" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_188_reg_2171" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="293" filename="./cnn.h" linenumber="92" name="tmp_412_4_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_4_3_fu_1619_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="294" filename="./cnn.h" linenumber="92" name="p_Val2_74_4_3" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_4_3_fu_1626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="295" filename="./cnn.h" linenumber="92" name="OP1_V_4_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_4_4_fu_1634_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="296" filename="./cnn.h" linenumber="92" name="p_Val2_73_4_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_73_4_4_fu_1634_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="297" filename="./cnn.h" linenumber="92" name="tmp_189" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_189_fu_1639_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="298" filename="./cnn.h" linenumber="92" name="tmp_412_4_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_412_4_4_fu_1649_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="299" filename="./cnn.h" linenumber="92" name="p_Val2_74_4_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="p_Val2_74_4_4_fu_1657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="300" filename="./cnn.h" linenumber="92" name="sum_V_4_4" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="dst_val_V_d0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="301" filename="./cnn.h" linenumber="95" name="tmp_146" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_146_fu_724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="302" filename="./cnn.h" linenumber="95" name="tmp_147_cast" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_147_cast_fu_1674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="303" filename="./cnn.h" linenumber="95" name="tmp_190" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_190_fu_1677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="304" filename="./cnn.h" linenumber="95" name="tmp_206_cast" contextFuncName="Conv&lt;28, 28, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv8" rtlName="tmp_206_cast_fu_1682_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="35" filename="./cnn.h" linenumber="258" name="p_output_val_V" contextFuncName="ConvLayer&lt;1, 6, 28, 28, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="p_output_val_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="39" filename="./cnn.h" linenumber="259" name="exitcond3" contextFuncName="ConvLayer&lt;1, 6, 28, 28, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="exitcond3_fu_615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="41" filename="./cnn.h" linenumber="259" name="i_2" contextFuncName="ConvLayer&lt;1, 6, 28, 28, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="i_2_fu_621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="47" filename="./type.h" linenumber="187" name="exitcond7" contextFuncName="SetValue" moduleName="ConvLayer.1" rtlName="exitcond7_fu_627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="49" filename="./type.h" linenumber="187" name="i_5" contextFuncName="SetValue" moduleName="ConvLayer.1" rtlName="i_5_fu_633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="52" filename="./type.h" linenumber="187" name="tmp_94" contextFuncName="SetValue" moduleName="ConvLayer.1" rtlName="tmp_94_fu_639_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="53" filename="./type.h" linenumber="187" name="p_shl_cast" contextFuncName="SetValue" moduleName="ConvLayer.1" rtlName="p_shl_cast_fu_647_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="54" filename="./type.h" linenumber="187" name="tmp_95" contextFuncName="SetValue" moduleName="ConvLayer.1" rtlName="tmp_95_fu_651_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="55" filename="./type.h" linenumber="191" name="p_shl1_cast" contextFuncName="SetValue" moduleName="ConvLayer.1" rtlName="p_shl1_cast_fu_659_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="56" filename="./type.h" linenumber="191" name="tmp_96" contextFuncName="SetValue" moduleName="ConvLayer.1" rtlName="tmp_96_fu_663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="60" filename="./type.h" linenumber="188" name="exitcond6" contextFuncName="SetValue" moduleName="ConvLayer.1" rtlName="exitcond6_fu_675_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="62" filename="./type.h" linenumber="188" name="j" contextFuncName="SetValue" moduleName="ConvLayer.1" rtlName="j_fu_681_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="67" filename="./type.h" linenumber="191" name="tmp_69_cast" contextFuncName="SetValue" moduleName="ConvLayer.1" rtlName="tmp_69_cast_fu_687_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="68" filename="./type.h" linenumber="191" name="tmp_100" contextFuncName="SetValue" moduleName="ConvLayer.1" rtlName="tmp_100_fu_691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="69" filename="./type.h" linenumber="191" name="tmp_105_cast" contextFuncName="SetValue" moduleName="ConvLayer.1" rtlName="tmp_105_cast_fu_696_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="77" filename="./cnn.h" linenumber="262" name="tmp_s" contextFuncName="ConvLayer&lt;1, 6, 28, 28, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_s_fu_669_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="78" filename="./cnn.h" linenumber="259" name="tmp_cast" contextFuncName="ConvLayer&lt;1, 6, 28, 28, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_cast_fu_701_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="79" filename="./cnn.h" linenumber="259" name="tmp_77" contextFuncName="ConvLayer&lt;1, 6, 28, 28, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_77_fu_705_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="80" filename="./type.h" linenumber="177" name="p_shl4_cast" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="p_shl4_cast_fu_713_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="81" filename="./type.h" linenumber="177" name="tmp_81" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_81_fu_717_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="82" filename="./cnn.h" linenumber="259" name="tmp_82" contextFuncName="ConvLayer&lt;1, 6, 28, 28, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_82_fu_723_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="83" filename="./cnn.h" linenumber="259" name="p_shl2_cast" contextFuncName="ConvLayer&lt;1, 6, 28, 28, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="p_shl2_cast_fu_731_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="84" filename="./cnn.h" linenumber="259" name="tmp_84" contextFuncName="ConvLayer&lt;1, 6, 28, 28, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_84_fu_735_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="85" filename="./type.h" linenumber="177" name="p_shl3_cast" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="p_shl3_cast_fu_743_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="86" filename="./type.h" linenumber="177" name="tmp_86" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_86_fu_747_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="87" filename="./type.h" linenumber="177" name="tmp_98_cast" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_98_cast_fu_753_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="96" filename="./type.h" linenumber="173" name="exitcond1" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="exitcond1_fu_757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="97" filename="./type.h" linenumber="173" name="i_s" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="i_s_fu_762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="100" filename="./type.h" linenumber="177" name="tmp_66_cast" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_66_cast_fu_768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="101" filename="./type.h" linenumber="177" name="tmp_97" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_97_fu_772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="102" filename="./type.h" linenumber="177" name="tmp_102_cast" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_102_cast_fu_777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="103" filename="./type.h" linenumber="177" name="tmp_98" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_98_fu_781_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="104" filename="./type.h" linenumber="177" name="p_shl5_cast" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="p_shl5_cast_fu_789_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="105" filename="./type.h" linenumber="177" name="tmp_99" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_99_fu_793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="110" filename="./type.h" linenumber="174" name="exitcond" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="exitcond_fu_899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="111" filename="./type.h" linenumber="174" name="j_1" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="j_1_fu_904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="116" filename="./type.h" linenumber="177" name="tmp_72_cast" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_72_cast_fu_910_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="117" filename="./type.h" linenumber="177" name="tmp_104" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_104_fu_914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="118" filename="./type.h" linenumber="177" name="tmp_109_cast" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_109_cast_fu_919_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="121" filename="./type.h" linenumber="177" name="p_kernel_val_4_V_0_s" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="p_kernel_val_4_V_0_s_fu_924_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="239" filename="./cnn.h" linenumber="263" name="" contextFuncName="ConvLayer&lt;1, 6, 28, 28, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="grp_Conv8_fu_555" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="243" filename="./cnn.h" linenumber="123" name="exitcond8_i" contextFuncName="add&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="exitcond8_i_fu_1053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="245" filename="./cnn.h" linenumber="123" name="i_1" contextFuncName="add&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="i_1_fu_1059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="248" filename="./cnn.h" linenumber="123" name="tmp_101" contextFuncName="add&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_101_fu_1065_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="249" filename="./cnn.h" linenumber="123" name="p_shl6_cast" contextFuncName="add&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="p_shl6_cast_fu_1073_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="250" filename="./cnn.h" linenumber="123" name="tmp_102" contextFuncName="add&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_102_fu_1077_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="251" filename="./cnn.h" linenumber="127" name="p_shl7_cast" contextFuncName="add&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="p_shl7_cast_fu_1085_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="252" filename="./cnn.h" linenumber="127" name="tmp_103" contextFuncName="add&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_103_fu_1089_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="256" filename="./cnn.h" linenumber="124" name="exitcond_i" contextFuncName="add&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="exitcond_i_fu_1095_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="258" filename="./cnn.h" linenumber="124" name="j_s" contextFuncName="add&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="j_s_fu_1101_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="263" filename="./cnn.h" linenumber="127" name="tmp_74_cast" contextFuncName="add&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_74_cast_fu_1107_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="264" filename="./cnn.h" linenumber="127" name="tmp_108" contextFuncName="add&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_108_fu_1111_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="265" filename="./cnn.h" linenumber="127" name="tmp_113_cast" contextFuncName="add&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_113_cast_fu_1116_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="270" filename="./cnn.h" linenumber="127" name="p_Val2_s" contextFuncName="add&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="p_output_val_V_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="279" filename="./cnn.h" linenumber="139" name="tmp_70" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_70_fu_1129_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="280" filename="./cnn.h" linenumber="266" name="tmp_67" contextFuncName="ConvLayer&lt;1, 6, 28, 28, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_67_fu_1133_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="284" filename="./cnn.h" linenumber="151" name="exitcond2_i" contextFuncName="sigm&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="exitcond2_i_fu_1137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="286" filename="./cnn.h" linenumber="151" name="i_3" contextFuncName="sigm&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="i_3_fu_1143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="289" filename="./cnn.h" linenumber="151" name="tmp_105" contextFuncName="sigm&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_105_fu_1149_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="290" filename="./cnn.h" linenumber="151" name="p_shl8_cast" contextFuncName="sigm&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="p_shl8_cast_fu_1157_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="291" filename="./cnn.h" linenumber="151" name="tmp_106" contextFuncName="sigm&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_106_fu_1161_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="292" filename="./cnn.h" linenumber="155" name="p_shl9_cast" contextFuncName="sigm&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="p_shl9_cast_fu_1169_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="293" filename="./cnn.h" linenumber="155" name="tmp_107" contextFuncName="sigm&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_107_fu_1173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="297" filename="./cnn.h" linenumber="152" name="exitcond_i2" contextFuncName="sigm&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="exitcond_i2_fu_1179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="299" filename="./cnn.h" linenumber="152" name="j_3" contextFuncName="sigm&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="j_3_fu_1185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="304" filename="./cnn.h" linenumber="155" name="tmp_77_cast" contextFuncName="sigm&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_77_cast_fu_1191_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="305" filename="./cnn.h" linenumber="155" name="tmp_115" contextFuncName="sigm&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_115_fu_1195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="306" filename="./cnn.h" linenumber="155" name="tmp_121_cast" contextFuncName="sigm&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_121_cast_fu_1200_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="309" filename="./cnn.h" linenumber="139" name="tmp_78" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_78_fu_1205_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="310" filename="./cnn.h" linenumber="139" name="p_Val2_34" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="p_Val2_34_fu_1209_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="311" filename="./cnn.h" linenumber="139" name="p_Val2_38_cast" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="p_Val2_38_cast_fu_1214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="312" filename="./cnn.h" linenumber="139" name="tmp_79" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_79_fu_1219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="313" filename="./cnn.h" linenumber="139" name="is_neg" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="is_neg_reg_2313" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="314" filename="./cnn.h" linenumber="139" name="tmp_176_cast" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_176_cast_fu_1233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="315" filename="./cnn.h" linenumber="139" name="p_Val2_38" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="p_Val2_38_fu_1239_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="316" filename="./cnn.h" linenumber="139" name="p_Val2_40_cast" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="p_Val2_40_cast_fu_1247_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="317" filename="./cnn.h" linenumber="139" name="p_Result_s" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="p_Result_s_fu_1251_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="318" filename="./cnn.h" linenumber="139" name="p_Result_2" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="p_Result_2_fu_1261_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="319" filename="./cnn.h" linenumber="139" name="tmp_80" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_80_fu_1269_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="320" filename="./cnn.h" linenumber="139" name="num_zeros" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="num_zeros_fu_1277_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="321" filename="./cnn.h" linenumber="139" name="msb_idx" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="msb_idx_fu_1281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="322" filename="./cnn.h" linenumber="139" name="tmp_118" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_118_fu_1286_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="323" filename="./cnn.h" linenumber="139" name="tmp_119" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_119_fu_1290_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="324" filename="./cnn.h" linenumber="139" name="msb_idx_1" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="msb_idx_1_fu_1298_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="325" filename="./cnn.h" linenumber="139" name="tmp_120" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_120_fu_1306_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="326" filename="./cnn.h" linenumber="139" name="icmp" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="icmp_fu_1316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="327" filename="./cnn.h" linenumber="139" name="tmp_83" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_83_fu_1322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="328" filename="./cnn.h" linenumber="139" name="tmp_181_cast" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_181_cast_fu_1328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="329" filename="./cnn.h" linenumber="139" name="tmp32_V_4" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp32_V_4_fu_1332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="85" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="330" filename="./cnn.h" linenumber="139" name="tmp_121" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_121_fu_1337_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="331" filename="./cnn.h" linenumber="139" name="tmp_126" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_126_fu_1341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="332" filename="./cnn.h" linenumber="139" name="tmp_128" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_128_fu_1347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="333" filename="./cnn.h" linenumber="139" name="tmp_131" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_131_fu_1353_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="334" filename="./cnn.h" linenumber="139" name="tmp_134" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_134_fu_1362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="335" filename="./cnn.h" linenumber="139" name="tmp_137" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_137_fu_1368_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="33" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="336" filename="./cnn.h" linenumber="139" name="tmp_138" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_138_fu_1375_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="337" filename="./cnn.h" linenumber="139" name="tmp_139" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_139_fu_1383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="338" filename="./cnn.h" linenumber="139" name="tmp_140" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_140_fu_1387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="91" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="339" filename="./cnn.h" linenumber="139" name="tmp32_V" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp32_V_fu_1393_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="340" filename="./cnn.h" linenumber="139" name="tmp32_V_5" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp32_V_5_fu_1397_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="341" filename="./cnn.h" linenumber="139" name="f" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="CNN_Core_uitofp_3qcK_U80" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="342" filename="./cnn.h" linenumber="139" name="tmp32_V_8" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp32_V_8_fu_1405_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="343" filename="./cnn.h" linenumber="139" name="p_Result_s_197" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="p_Result_s_197_reg_2349" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="344" filename="./cnn.h" linenumber="139" name="tmp_85" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_85_fu_1419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="345" filename="./cnn.h" linenumber="139" name="tmp_142" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_142_fu_1424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="346" filename="./cnn.h" linenumber="139" name="tmp24_cast_cast" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp24_cast_cast_fu_1427_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="347" filename="./cnn.h" linenumber="139" name="p_Repl2_3_trunc" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="p_Repl2_3_trunc_fu_1435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="348" filename="./cnn.h" linenumber="139" name="tmp_87" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_87_fu_1441_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="349" filename="./cnn.h" linenumber="139" name="p_Result_3" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="p_Result_3_fu_1448_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="350" filename="./cnn.h" linenumber="140" name="p_Result_12_op" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="p_Result_12_op_fu_1459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="33" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="351" filename="./cnn.h" linenumber="140" name="tmp_68" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_68_fu_1465_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="352" filename="./cnn.h" linenumber="140" name="x_assign" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="x_assign_fu_1469_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="33" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="353" filename="r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp" linenumber="15" name="tmp_i_i" contextFuncName="exp" moduleName="ConvLayer.1" rtlName="CNN_Core_fexp_32ntde_U84" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.2\continuous\2018_06_14_2258646\src\products"&gt;&lt;\/item&gt;
<item  id="354" filename="./cnn.h" linenumber="140" name="tmp_88" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="CNN_Core_fpext_32sc4_U82" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="355" filename="./cnn.h" linenumber="140" name="tmp_89" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="CNN_Core_dadd_64nudo_U85" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="356" filename="./cnn.h" linenumber="140" name="tmp_90" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="CNN_Core_ddiv_64nvdy_U86" latency="14" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="357" filename="./cnn.h" linenumber="140" name="res" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="CNN_Core_fptrunc_rcU_U81" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="358" filename="./cnn.h" linenumber="141" name="d_assign" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="CNN_Core_fpext_32sc4_U83" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="359" filename="./cnn.h" linenumber="141" name="ireg_V" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="ireg_V_fu_1476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="360" filename="./cnn.h" linenumber="141" name="tmp_143" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_143_fu_1480_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="361" filename="./cnn.h" linenumber="141" name="isneg" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="isneg_reg_2379" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="362" filename="./cnn.h" linenumber="141" name="exp_tmp_V" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="exp_tmp_V_fu_1492_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="363" filename="./cnn.h" linenumber="141" name="tmp_91" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_91_fu_1502_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="364" filename="./cnn.h" linenumber="141" name="tmp_145" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_145_fu_1506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="365" filename="./cnn.h" linenumber="141" name="tmp_92" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_92_fu_1546_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="366" filename="./cnn.h" linenumber="141" name="p_Result_4" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="p_Result_4_fu_1553_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="367" filename="./cnn.h" linenumber="141" name="man_V_1" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="man_V_1_fu_1557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="368" filename="./cnn.h" linenumber="141" name="man_V_2" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="man_V_2_fu_1563_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="369" filename="./cnn.h" linenumber="141" name="tmp_93" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_93_fu_1510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="370" filename="./cnn.h" linenumber="141" name="F2" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="F2_fu_1516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="371" filename="./cnn.h" linenumber="141" name="tmp_116" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_116_fu_1522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="372" filename="./cnn.h" linenumber="141" name="tmp_117" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_117_fu_1528_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="373" filename="./cnn.h" linenumber="141" name="tmp_122" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_122_fu_1534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="374" filename="./cnn.h" linenumber="141" name="sh_amt" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="sh_amt_fu_1570_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="375" filename="./cnn.h" linenumber="141" name="sh_amt_cast" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="sh_amt_cast_fu_1575_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="376" filename="./cnn.h" linenumber="141" name="tmp_123" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_123_fu_1540_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="377" filename="./cnn.h" linenumber="141" name="tmp_146" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_146_fu_1579_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="378" filename="./cnn.h" linenumber="141" name="tmp_124" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_124_fu_1583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="379" filename="./cnn.h" linenumber="141" name="tmp_147" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_147_fu_1589_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="380" filename="./cnn.h" linenumber="141" name="icmp6" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="icmp6_fu_1599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="381" filename="./cnn.h" linenumber="141" name="tmp_125" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_125_fu_1605_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="382" filename="./cnn.h" linenumber="141" name="tmp_127" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_127_fu_1609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="162" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="383" filename="./cnn.h" linenumber="141" name="tmp_148" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_148_fu_1615_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="384" filename="./cnn.h" linenumber="141" name="this_assign" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="this_assign_fu_1619_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="385" filename="./cnn.h" linenumber="141" name="tmp_129" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="tmp_129_fu_1626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="85" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="386" filename="./cnn.h" linenumber="141" name="sel_tmp1" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="sel_tmp1_fu_1632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="387" filename="./cnn.h" linenumber="141" name="sel_tmp2" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="sel_tmp2_fu_1637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="388" filename="./cnn.h" linenumber="141" name="sel_tmp6_demorgan" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="sel_tmp6_demorgan_fu_1642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="389" filename="./cnn.h" linenumber="141" name="sel_tmp6" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="sel_tmp6_fu_1646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="390" filename="./cnn.h" linenumber="141" name="sel_tmp7" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="sel_tmp7_fu_1652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="391" filename="./cnn.h" linenumber="141" name="sel_tmp8" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="sel_tmp8_fu_1657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="392" filename="./cnn.h" linenumber="141" name="sel_tmp" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="sel_tmp_fu_1663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="393" filename="./cnn.h" linenumber="141" name="sel_tmp9" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="sel_tmp9_fu_1669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="394" filename="./cnn.h" linenumber="141" name="sel_tmp21_demorgan" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="sel_tmp21_demorgan_fu_1675_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="395" filename="./cnn.h" linenumber="141" name="sel_tmp3" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="sel_tmp3_fu_1680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="396" filename="./cnn.h" linenumber="141" name="sel_tmp4" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="sel_tmp4_fu_1686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="397" filename="./cnn.h" linenumber="141" name="newSel" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="newSel_fu_1692_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="398" filename="./cnn.h" linenumber="141" name="or_cond" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="or_cond_fu_1700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="399" filename="./cnn.h" linenumber="141" name="newSel4" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="newSel4_fu_1706_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="400" filename="./cnn.h" linenumber="141" name="or_cond3" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="or_cond3_fu_1714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="401" filename="./cnn.h" linenumber="141" name="newSel5" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="newSel5_fu_1720_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="402" filename="./cnn.h" linenumber="141" name="or_cond4" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="or_cond4_fu_1728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="403" filename="./cnn.h" linenumber="141" name="newSel6" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer.1" rtlName="newSel6_fu_1734_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="417" filename="./type.h" linenumber="173" name="exitcond5" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="exitcond5_fu_1743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="419" filename="./type.h" linenumber="173" name="i_4" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="i_4_fu_1749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="422" filename="./type.h" linenumber="177" name="tmp_75_cast" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_75_cast_fu_1755_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="423" filename="./type.h" linenumber="177" name="tmp_109" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_109_fu_1759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="424" filename="./type.h" linenumber="177" name="tmp_110" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_110_fu_1764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="425" filename="./type.h" linenumber="177" name="p_shl12_cast" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="p_shl12_cast_fu_1768_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="426" filename="./type.h" linenumber="177" name="p_shl13_cast" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="p_shl13_cast_fu_1776_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="427" filename="./type.h" linenumber="177" name="tmp_111" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_111_fu_1784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="428" filename="./type.h" linenumber="173" name="tmp_112" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_112_fu_1790_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="429" filename="./type.h" linenumber="173" name="p_shl10_cast" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="p_shl10_cast_fu_1798_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="430" filename="./type.h" linenumber="173" name="tmp_113" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_113_fu_1802_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="431" filename="./type.h" linenumber="177" name="p_shl11_cast" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="p_shl11_cast_fu_1810_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="432" filename="./type.h" linenumber="177" name="tmp_114" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_114_fu_1814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="436" filename="./type.h" linenumber="174" name="exitcond4" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="exitcond4_fu_1820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="438" filename="./type.h" linenumber="174" name="j_2" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="j_2_fu_1826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="443" filename="./type.h" linenumber="177" name="tmp_134_cast1" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_134_cast1_fu_1832_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="444" filename="./type.h" linenumber="177" name="tmp_134_cast" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_134_cast_fu_1846_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="445" filename="./type.h" linenumber="177" name="tmp_132" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_132_fu_1850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="446" filename="./type.h" linenumber="177" name="tmp_135_cast" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_135_cast_fu_1855_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="448" filename="./type.h" linenumber="177" name="tmp_133" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_133_fu_1836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="449" filename="./type.h" linenumber="177" name="tmp_136_cast" contextFuncName="operator=" moduleName="ConvLayer.1" rtlName="tmp_136_cast_fu_1841_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="10" filename="./cnn.h" linenumber="70" name="p_shl1_cast" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="p_shl1_cast_fu_183_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="11" filename="./cnn.h" linenumber="70" name="tmp_152" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_152_fu_187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="12" filename="./cnn.h" linenumber="70" name="tmp_164_cast" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_164_cast_fu_193_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="13" filename="./cnn.h" linenumber="51" name="LineBuffer_val_1_V" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="LineBuffer_val_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="17" filename="./cnn.h" linenumber="59" name="i_cast" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="grp_fu_458_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="18" filename="./cnn.h" linenumber="59" name="exitcond" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="exitcond_fu_201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="20" filename="./cnn.h" linenumber="59" name="i_12" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="i_12_fu_207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="23" filename="./cnn.h" linenumber="70" name="tmp_cast" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_cast_fu_213_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="24" filename="./cnn.h" linenumber="70" name="tmp_153" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_153_fu_217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="25" filename="./cnn.h" linenumber="70" name="tmp" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_fu_222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="26" filename="./cnn.h" linenumber="70" name="p_shl2_cast" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="p_shl2_cast_fu_226_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="27" filename="./cnn.h" linenumber="70" name="p_shl3_cast" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="p_shl3_cast_fu_234_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="28" filename="./cnn.h" linenumber="70" name="tmp_154" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_154_fu_242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="29" filename="./cnn.h" linenumber="88" name="tmp_s" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_s_fu_248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="30" filename="./cnn.h" linenumber="95" name="tmp_135" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="CNN_Core_am_addmuxdS_U102" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="31" filename="./cnn.h" linenumber="95" name="tmp_136_cast" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="CNN_Core_am_addmuxdS_U102" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="32" filename="./cnn.h" linenumber="95" name="tmp_155" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="CNN_Core_am_addmuxdS_U102" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="36" filename="./cnn.h" linenumber="60" name="exitcond2" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="exitcond2_fu_254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="38" filename="./cnn.h" linenumber="60" name="j_10" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="j_10_fu_260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="43" filename="./cnn.h" linenumber="67" name="tmp_138" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_138_fu_266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="44" filename="./cnn.h" linenumber="70" name="tmp_138_cast" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_138_cast_fu_271_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="45" filename="./cnn.h" linenumber="70" name="tmp_156" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_156_fu_275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="46" filename="./cnn.h" linenumber="70" name="tmp_171_cast" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_171_cast_fu_280_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="52" filename="./cnn.h" linenumber="88" name="tmp_139" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_139_fu_285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="53" filename="./cnn.h" linenumber="88" name="or_cond" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="or_cond_fu_291_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="58" filename="./cnn.h" linenumber="92" name="p_Val2_75_0_1" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="p_Val2_75_0_1_fu_308_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="60" filename="./cnn.h" linenumber="92" name="tmp_436_0_1" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_436_0_1_fu_326_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="61" filename="./cnn.h" linenumber="92" name="tmp_436_0_1_cast_cas" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_436_0_1_cast_cas_fu_334_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="62" filename="./cnn.h" linenumber="92" name="tmp_4373_0_1_cast_ca" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_4373_0_1_cast_ca_fu_338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="63" filename="./cnn.h" linenumber="92" name="p_Val2_76_0_1" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="p_Val2_76_0_1_fu_342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="64" filename="./cnn.h" linenumber="92" name="tmp_73" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_73_fu_348_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="65" filename="./cnn.h" linenumber="92" name="p_Val2_75_1" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="p_Val2_75_1_fu_358_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="66" filename="./cnn.h" linenumber="92" name="tmp_158" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_158_fu_366_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="67" filename="./cnn.h" linenumber="92" name="tmp_436_1" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_436_1_fu_374_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="68" filename="./cnn.h" linenumber="92" name="tmp_4373_1_cast" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_4373_1_cast_fu_378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="69" filename="./cnn.h" linenumber="92" name="p_Val2_76_1" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="p_Val2_76_1_fu_382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="70" filename="./cnn.h" linenumber="92" name="p_Val2_75_1_1" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="p_Val2_75_1_1_fu_388_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="71" filename="./cnn.h" linenumber="92" name="tmp_159" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_159_fu_396_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="72" filename="./cnn.h" linenumber="92" name="tmp_436_1_1" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_436_1_1_fu_406_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="73" filename="./cnn.h" linenumber="92" name="tmp_4373_1_1_cast" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_4373_1_1_cast_fu_414_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="74" filename="./cnn.h" linenumber="92" name="p_Val2_76_1_1" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="p_Val2_76_1_1_fu_418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="75" filename="./cnn.h" linenumber="92" name="sum_V_1_1" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="dst_val_V_d0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="76" filename="./cnn.h" linenumber="95" name="tmp_140" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_140_fu_296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="77" filename="./cnn.h" linenumber="95" name="tmp_141_cast" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_141_cast_fu_435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="78" filename="./cnn.h" linenumber="95" name="tmp_160" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_160_fu_438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="79" filename="./cnn.h" linenumber="95" name="tmp_175_cast" contextFuncName="Conv&lt;24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv9" rtlName="tmp_175_cast_fu_443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="7" filename="./type.h" linenumber="187" name="exitcond3" contextFuncName="SetValue" moduleName="PoolLayer" rtlName="exitcond3_fu_164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="9" filename="./type.h" linenumber="187" name="i_2" contextFuncName="SetValue" moduleName="PoolLayer" rtlName="i_2_fu_170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="15" filename="./type.h" linenumber="188" name="exitcond2" contextFuncName="SetValue" moduleName="PoolLayer" rtlName="exitcond2_fu_176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="17" filename="./type.h" linenumber="188" name="j" contextFuncName="SetValue" moduleName="PoolLayer" rtlName="j_fu_182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="30" filename="./cnn.h" linenumber="280" name="exitcond" contextFuncName="PoolLayer&lt;6, 24, 24, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="exitcond_fu_188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="32" filename="./cnn.h" linenumber="280" name="i_3" contextFuncName="PoolLayer&lt;6, 24, 24, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="i_3_fu_194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="35" filename="./cnn.h" linenumber="280" name="tmp_s" contextFuncName="PoolLayer&lt;6, 24, 24, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="tmp_s_fu_200_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="36" filename="./cnn.h" linenumber="280" name="p_shl_cast" contextFuncName="PoolLayer&lt;6, 24, 24, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="p_shl_cast_fu_208_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="37" filename="./cnn.h" linenumber="280" name="tmp_66" contextFuncName="PoolLayer&lt;6, 24, 24, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="tmp_66_fu_212_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="38" filename="./cnn.h" linenumber="111" name="p_shl1_cast" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="p_shl1_cast_fu_220_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="39" filename="./cnn.h" linenumber="111" name="tmp_67" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="tmp_67_fu_224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="40" filename="./cnn.h" linenumber="111" name="tmp_82_cast" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="tmp_82_cast_fu_230_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="41" filename="./cnn.h" linenumber="281" name="" contextFuncName="PoolLayer&lt;6, 24, 24, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="grp_Conv9_fu_155" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="45" filename="./cnn.h" linenumber="107" name="tmp_i" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="tmp_i_fu_234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="49" filename="./cnn.h" linenumber="111" name="tmp_82" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="tmp_82_fu_240_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="50" filename="./cnn.h" linenumber="111" name="tmp_i_cast" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="tmp_i_cast_fu_250_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="51" filename="./cnn.h" linenumber="111" name="tmp_68" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="tmp_68_fu_254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="52" filename="./cnn.h" linenumber="111" name="tmp_83" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="tmp_83_fu_259_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="53" filename="./cnn.h" linenumber="111" name="p_shl2_cast" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="p_shl2_cast_fu_263_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="54" filename="./cnn.h" linenumber="111" name="p_shl3_cast" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="p_shl3_cast_fu_271_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="55" filename="./cnn.h" linenumber="111" name="tmp_69" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="tmp_69_fu_279_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="56" filename="./cnn.h" linenumber="111" name="tmp_105_i_cast" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="tmp_70_fu_289_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="57" filename="./cnn.h" linenumber="111" name="tmp_70" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="tmp_70_fu_289_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="61" filename="./cnn.h" linenumber="108" name="tmp_106_i" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="tmp_106_i_fu_295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="67" filename="./cnn.h" linenumber="111" name="tmp_84" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="tmp_84_reg_398" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="68" filename="./cnn.h" linenumber="111" name="tmp_108_i_cast" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="tmp_108_i_cast_fu_331_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="69" filename="./cnn.h" linenumber="111" name="tmp_71" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="tmp_71_fu_334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="70" filename="./cnn.h" linenumber="111" name="tmp_88_cast" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="tmp_88_cast_fu_339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="72" filename="./cnn.h" linenumber="111" name="tmp_109_i_cast" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="tmp_109_i_cast_fu_311_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="73" filename="./cnn.h" linenumber="111" name="tmp_72" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="tmp_72_fu_315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="74" filename="./cnn.h" linenumber="111" name="tmp_89_cast" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="tmp_89_cast_fu_320_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="79" filename="./cnn.h" linenumber="108" name="j_2" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="j_2_fu_325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="82" filename="./cnn.h" linenumber="107" name="i_4" contextFuncName="Pooling&lt;2, 24, 24, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer" rtlName="i_4_fu_344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="78" filename="./cnn.h" linenumber="70" name="p_shl1_cast" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_shl1_cast_fu_506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="79" filename="./cnn.h" linenumber="70" name="tmp_201" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_201_fu_510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="80" filename="./cnn.h" linenumber="70" name="tmp_221_cast" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_221_cast_fu_516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="81" filename="./cnn.h" linenumber="51" name="LineBuffer_val_1_V" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="LineBuffer_val_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="82" filename="./cnn.h" linenumber="51" name="LineBuffer_val_2_V" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="LineBuffer_val_2_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="83" filename="./cnn.h" linenumber="51" name="LineBuffer_val_3_V" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="LineBuffer_val_3_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="84" filename="./cnn.h" linenumber="51" name="LineBuffer_val_4_V" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="LineBuffer_val_4_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="85" filename="./cnn.h" linenumber="92" name="OP2_V_0_cast" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_0_cast_fu_520_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="86" filename="./cnn.h" linenumber="92" name="OP2_V_0_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_0_1_fu_524_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="87" filename="./cnn.h" linenumber="92" name="OP2_V_0_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_0_2_fu_528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="88" filename="./cnn.h" linenumber="92" name="OP2_V_0_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_0_3_fu_532_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="89" filename="./cnn.h" linenumber="92" name="OP2_V_0_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_0_4_fu_536_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="90" filename="./cnn.h" linenumber="92" name="OP2_V_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_1_fu_540_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="91" filename="./cnn.h" linenumber="92" name="OP2_V_1_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_1_1_fu_544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="92" filename="./cnn.h" linenumber="92" name="OP2_V_1_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_1_2_fu_548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="93" filename="./cnn.h" linenumber="92" name="OP2_V_1_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_1_3_fu_552_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="94" filename="./cnn.h" linenumber="92" name="OP2_V_1_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_1_4_fu_556_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="95" filename="./cnn.h" linenumber="92" name="OP2_V_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_2_fu_560_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="96" filename="./cnn.h" linenumber="92" name="OP2_V_2_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_2_1_fu_564_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="97" filename="./cnn.h" linenumber="92" name="OP2_V_2_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_2_2_fu_568_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="98" filename="./cnn.h" linenumber="92" name="OP2_V_2_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_2_3_fu_572_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="99" filename="./cnn.h" linenumber="92" name="OP2_V_2_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_2_4_fu_576_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="100" filename="./cnn.h" linenumber="92" name="OP2_V_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_3_fu_580_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="101" filename="./cnn.h" linenumber="92" name="OP2_V_3_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_3_1_fu_584_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="102" filename="./cnn.h" linenumber="92" name="OP2_V_3_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_3_2_fu_588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="103" filename="./cnn.h" linenumber="92" name="OP2_V_3_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_3_3_fu_592_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="104" filename="./cnn.h" linenumber="92" name="OP2_V_3_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_3_4_fu_596_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="105" filename="./cnn.h" linenumber="92" name="OP2_V_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_4_fu_600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="106" filename="./cnn.h" linenumber="92" name="OP2_V_4_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_4_1_fu_604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="107" filename="./cnn.h" linenumber="92" name="OP2_V_4_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_4_2_fu_608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="108" filename="./cnn.h" linenumber="92" name="OP2_V_4_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_4_3_fu_612_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="109" filename="./cnn.h" linenumber="92" name="OP2_V_4_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="OP2_V_4_4_fu_616_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="113" filename="./cnn.h" linenumber="59" name="exitcond" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="exitcond_fu_620_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="115" filename="./cnn.h" linenumber="59" name="i_15" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="i_15_fu_626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="118" filename="./cnn.h" linenumber="70" name="tmp_cast" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_cast_fu_632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="119" filename="./cnn.h" linenumber="70" name="tmp_202" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_202_fu_636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="120" filename="./cnn.h" linenumber="70" name="tmp" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_fu_641_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="121" filename="./cnn.h" linenumber="70" name="p_shl2_cast" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_shl2_cast_fu_645_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="122" filename="./cnn.h" linenumber="70" name="p_shl3_cast" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_shl3_cast_fu_653_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="123" filename="./cnn.h" linenumber="70" name="tmp_203" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_203_fu_661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="124" filename="./cnn.h" linenumber="88" name="tmp_209" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_209_fu_667_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="125" filename="./cnn.h" linenumber="88" name="icmp" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="icmp_fu_677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="126" filename="./cnn.h" linenumber="95" name="tmp_155" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_155_fu_683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="127" filename="./cnn.h" linenumber="95" name="tmp_204" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_204_fu_689_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="128" filename="./cnn.h" linenumber="60" name="tmp_227_cast" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_227_cast_fu_697_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="147" filename="./cnn.h" linenumber="60" name="exitcond3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="exitcond3_fu_701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="149" filename="./cnn.h" linenumber="60" name="j_13" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="j_13_fu_707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="154" filename="./cnn.h" linenumber="67" name="tmp_157" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_157_fu_713_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="155" filename="./cnn.h" linenumber="70" name="tmp_157_cast" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_157_cast_fu_721_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="156" filename="./cnn.h" linenumber="70" name="tmp_205" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_205_fu_725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="157" filename="./cnn.h" linenumber="70" name="tmp_228_cast" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_228_cast_fu_730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="172" filename="./cnn.h" linenumber="88" name="tmp_210" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_210_fu_735_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="173" filename="./cnn.h" linenumber="88" name="icmp3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="icmp3_fu_745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="174" filename="./cnn.h" linenumber="88" name="or_cond" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="or_cond_fu_751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="183" filename="./cnn.h" linenumber="92" name="p_Val2_s" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_s_fu_817_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="185" filename="./cnn.h" linenumber="92" name="p_Val2_77_0_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_0_1_fu_826_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="186" filename="./cnn.h" linenumber="92" name="tmp_206" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_206_fu_831_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="187" filename="./cnn.h" linenumber="92" name="tmp_460_0_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_0_1_fu_841_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="188" filename="./cnn.h" linenumber="92" name="p_Val2_78_0_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_0_1_fu_849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="190" filename="./cnn.h" linenumber="92" name="p_Val2_77_0_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_0_2_fu_859_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="191" filename="./cnn.h" linenumber="92" name="tmp_207" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_207_fu_864_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="192" filename="./cnn.h" linenumber="92" name="tmp_460_0_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_0_2_fu_874_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="193" filename="./cnn.h" linenumber="92" name="p_Val2_78_0_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_0_2_fu_882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="195" filename="./cnn.h" linenumber="92" name="p_Val2_77_0_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_0_3_fu_892_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="196" filename="./cnn.h" linenumber="92" name="tmp_208" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_208_reg_2119" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="197" filename="./cnn.h" linenumber="92" name="tmp_460_0_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_0_3_fu_1013_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="198" filename="./cnn.h" linenumber="92" name="p_Val2_78_0_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_0_3_fu_1020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="200" filename="./cnn.h" linenumber="92" name="p_Val2_77_0_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_0_4_fu_911_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="201" filename="./cnn.h" linenumber="92" name="tmp_211" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_211_fu_1025_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="202" filename="./cnn.h" linenumber="92" name="tmp_460_0_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_0_4_fu_1035_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="203" filename="./cnn.h" linenumber="92" name="p_Val2_78_0_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_0_4_fu_1043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="205" filename="./cnn.h" linenumber="92" name="p_Val2_77_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_1_fu_920_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="206" filename="./cnn.h" linenumber="92" name="tmp_212" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_212_fu_1048_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="207" filename="./cnn.h" linenumber="92" name="tmp_460_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_1_fu_1058_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="208" filename="./cnn.h" linenumber="92" name="p_Val2_78_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_1_fu_1066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="210" filename="./cnn.h" linenumber="92" name="p_Val2_77_1_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_1_1_fu_1074_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="211" filename="./cnn.h" linenumber="92" name="tmp_213" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_213_fu_1079_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="212" filename="./cnn.h" linenumber="92" name="tmp_460_1_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_1_1_fu_1089_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="213" filename="./cnn.h" linenumber="92" name="p_Val2_78_1_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_1_1_fu_1097_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="215" filename="./cnn.h" linenumber="92" name="p_Val2_77_1_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_1_2_fu_1106_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="216" filename="./cnn.h" linenumber="92" name="tmp_214" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_214_fu_1111_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="217" filename="./cnn.h" linenumber="92" name="tmp_460_1_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_1_2_fu_1121_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="218" filename="./cnn.h" linenumber="92" name="p_Val2_78_1_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_1_2_fu_1129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="220" filename="./cnn.h" linenumber="92" name="p_Val2_77_1_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_1_3_fu_1138_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="221" filename="./cnn.h" linenumber="92" name="tmp_215" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_215_reg_2139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="222" filename="./cnn.h" linenumber="92" name="tmp_460_1_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_1_3_fu_1177_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="223" filename="./cnn.h" linenumber="92" name="p_Val2_78_1_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_1_3_fu_1184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="225" filename="./cnn.h" linenumber="92" name="p_Val2_77_1_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_1_4_fu_1156_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="226" filename="./cnn.h" linenumber="92" name="tmp_216" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_216_fu_1189_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="227" filename="./cnn.h" linenumber="92" name="tmp_460_1_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_1_4_fu_1199_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="228" filename="./cnn.h" linenumber="92" name="p_Val2_78_1_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_1_4_fu_1207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="230" filename="./cnn.h" linenumber="92" name="p_Val2_77_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_2_fu_1165_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="231" filename="./cnn.h" linenumber="92" name="tmp_217" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_217_fu_1212_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="232" filename="./cnn.h" linenumber="92" name="tmp_460_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_2_fu_1222_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="233" filename="./cnn.h" linenumber="92" name="p_Val2_78_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_2_fu_1230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="235" filename="./cnn.h" linenumber="92" name="p_Val2_77_2_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_2_1_fu_1238_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="236" filename="./cnn.h" linenumber="92" name="tmp_218" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_218_fu_1243_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="237" filename="./cnn.h" linenumber="92" name="tmp_460_2_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_2_1_fu_1253_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="238" filename="./cnn.h" linenumber="92" name="p_Val2_78_2_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_2_1_fu_1261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="240" filename="./cnn.h" linenumber="92" name="p_Val2_77_2_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_2_2_fu_1270_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="241" filename="./cnn.h" linenumber="92" name="tmp_219" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_219_fu_1275_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="242" filename="./cnn.h" linenumber="92" name="tmp_460_2_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_2_2_fu_1285_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="243" filename="./cnn.h" linenumber="92" name="p_Val2_78_2_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_2_2_fu_1293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="245" filename="./cnn.h" linenumber="92" name="p_Val2_77_2_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_2_3_fu_1302_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="246" filename="./cnn.h" linenumber="92" name="tmp_220" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_220_reg_2159" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="247" filename="./cnn.h" linenumber="92" name="tmp_460_2_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_2_3_fu_1341_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="248" filename="./cnn.h" linenumber="92" name="p_Val2_78_2_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_2_3_fu_1348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="250" filename="./cnn.h" linenumber="92" name="p_Val2_77_2_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_2_4_fu_1320_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="251" filename="./cnn.h" linenumber="92" name="tmp_221" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_221_fu_1353_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="252" filename="./cnn.h" linenumber="92" name="tmp_460_2_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_2_4_fu_1363_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="253" filename="./cnn.h" linenumber="92" name="p_Val2_78_2_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_2_4_fu_1371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="255" filename="./cnn.h" linenumber="92" name="p_Val2_77_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_3_fu_1329_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="256" filename="./cnn.h" linenumber="92" name="tmp_222" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_222_fu_1376_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="257" filename="./cnn.h" linenumber="92" name="tmp_460_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_3_fu_1386_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="258" filename="./cnn.h" linenumber="92" name="p_Val2_78_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_3_fu_1394_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="260" filename="./cnn.h" linenumber="92" name="p_Val2_77_3_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_3_1_fu_1402_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="261" filename="./cnn.h" linenumber="92" name="tmp_223" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_223_fu_1407_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="262" filename="./cnn.h" linenumber="92" name="tmp_460_3_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_3_1_fu_1417_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="263" filename="./cnn.h" linenumber="92" name="p_Val2_78_3_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_3_1_fu_1425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="265" filename="./cnn.h" linenumber="92" name="p_Val2_77_3_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_3_2_fu_1434_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="266" filename="./cnn.h" linenumber="92" name="tmp_224" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_224_fu_1439_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="267" filename="./cnn.h" linenumber="92" name="tmp_460_3_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_3_2_fu_1449_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="268" filename="./cnn.h" linenumber="92" name="p_Val2_78_3_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_3_2_fu_1457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="270" filename="./cnn.h" linenumber="92" name="p_Val2_77_3_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_3_3_fu_1466_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="271" filename="./cnn.h" linenumber="92" name="tmp_225" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_225_reg_2179" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="272" filename="./cnn.h" linenumber="92" name="tmp_460_3_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_3_3_fu_1502_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="273" filename="./cnn.h" linenumber="92" name="p_Val2_78_3_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_3_3_fu_1509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="275" filename="./cnn.h" linenumber="92" name="p_Val2_77_3_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_3_4_fu_1484_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="276" filename="./cnn.h" linenumber="92" name="tmp_226" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_226_fu_1514_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="277" filename="./cnn.h" linenumber="92" name="tmp_460_3_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_3_4_fu_1524_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="278" filename="./cnn.h" linenumber="92" name="p_Val2_78_3_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_3_4_fu_1532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="280" filename="./cnn.h" linenumber="92" name="p_Val2_77_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_4_fu_1493_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="281" filename="./cnn.h" linenumber="92" name="tmp_227" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_227_fu_1537_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="282" filename="./cnn.h" linenumber="92" name="tmp_460_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_4_fu_1547_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="283" filename="./cnn.h" linenumber="92" name="p_Val2_78_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_4_fu_1555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="285" filename="./cnn.h" linenumber="92" name="p_Val2_77_4_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_4_1_fu_1563_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="286" filename="./cnn.h" linenumber="92" name="tmp_228" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_228_fu_1568_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="287" filename="./cnn.h" linenumber="92" name="tmp_460_4_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_4_1_fu_1578_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="288" filename="./cnn.h" linenumber="92" name="p_Val2_78_4_1" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_4_1_fu_1586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="290" filename="./cnn.h" linenumber="92" name="p_Val2_77_4_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_4_2_fu_1595_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="291" filename="./cnn.h" linenumber="92" name="tmp_229" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_229_fu_1600_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="292" filename="./cnn.h" linenumber="92" name="tmp_460_4_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_4_2_fu_1610_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="293" filename="./cnn.h" linenumber="92" name="p_Val2_78_4_2" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_4_2_fu_1618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="295" filename="./cnn.h" linenumber="92" name="p_Val2_77_4_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_4_3_fu_1627_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="296" filename="./cnn.h" linenumber="92" name="tmp_230" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_230_reg_2199" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="297" filename="./cnn.h" linenumber="92" name="tmp_460_4_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_4_3_fu_1642_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="298" filename="./cnn.h" linenumber="92" name="p_Val2_78_4_3" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_4_3_fu_1649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="300" filename="./cnn.h" linenumber="92" name="p_Val2_77_4_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_77_4_4_fu_1657_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="301" filename="./cnn.h" linenumber="92" name="tmp_231" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_231_fu_1662_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="302" filename="./cnn.h" linenumber="92" name="tmp_460_4_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_460_4_4_fu_1672_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="303" filename="./cnn.h" linenumber="92" name="p_Val2_78_4_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="p_Val2_78_4_4_fu_1680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="304" filename="./cnn.h" linenumber="92" name="sum_V_4_4" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="dst_val_V_d0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="305" filename="./cnn.h" linenumber="95" name="tmp_159" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_159_fu_756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="306" filename="./cnn.h" linenumber="95" name="tmp_160_cast" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_160_cast_fu_1697_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="307" filename="./cnn.h" linenumber="95" name="tmp_232" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_232_fu_1700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="308" filename="./cnn.h" linenumber="95" name="tmp_253_cast" contextFuncName="Conv&lt;12, 12, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 5, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv10" rtlName="tmp_253_cast_fu_1705_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="35" filename="./cnn.h" linenumber="258" name="p_output_val_V" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="p_output_val_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="39" filename="./cnn.h" linenumber="259" name="i_cast" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="i_cast_fu_629_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="40" filename="./cnn.h" linenumber="259" name="exitcond2" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="exitcond2_fu_633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="42" filename="./cnn.h" linenumber="259" name="i_7" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="i_7_fu_639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="48" filename="./type.h" linenumber="187" name="exitcond7" contextFuncName="SetValue" moduleName="ConvLayer" rtlName="exitcond7_fu_645_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="50" filename="./type.h" linenumber="187" name="i_6" contextFuncName="SetValue" moduleName="ConvLayer" rtlName="i_6_fu_651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="53" filename="./type.h" linenumber="187" name="tmp_s" contextFuncName="SetValue" moduleName="ConvLayer" rtlName="tmp_s_fu_657_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="54" filename="./type.h" linenumber="188" name="tmp_138_cast" contextFuncName="SetValue" moduleName="ConvLayer" rtlName="tmp_138_cast_fu_665_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="58" filename="./type.h" linenumber="188" name="exitcond6" contextFuncName="SetValue" moduleName="ConvLayer" rtlName="exitcond6_fu_669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="60" filename="./type.h" linenumber="188" name="j_4" contextFuncName="SetValue" moduleName="ConvLayer" rtlName="j_4_fu_675_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="65" filename="./type.h" linenumber="191" name="tmp_75_cast" contextFuncName="SetValue" moduleName="ConvLayer" rtlName="tmp_75_cast_fu_681_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="66" filename="./type.h" linenumber="191" name="tmp_138" contextFuncName="SetValue" moduleName="ConvLayer" rtlName="tmp_138_fu_685_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="67" filename="./type.h" linenumber="191" name="tmp_144_cast" contextFuncName="SetValue" moduleName="ConvLayer" rtlName="tmp_144_cast_fu_690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="78" filename="./cnn.h" linenumber="261" name="exitcond" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="exitcond_fu_695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="80" filename="./cnn.h" linenumber="261" name="j_5" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="j_5_fu_701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="83" filename="./cnn.h" linenumber="262" name="p_shl" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="p_shl_fu_707_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="84" filename="./cnn.h" linenumber="262" name="p_shl_cast" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="p_shl_cast_fu_715_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="85" filename="./cnn.h" linenumber="262" name="p_shl8" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="p_shl8_fu_719_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="86" filename="./cnn.h" linenumber="262" name="p_shl8_cast" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="p_shl8_cast_fu_727_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="87" filename="./cnn.h" linenumber="262" name="tmp_72" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_72_fu_731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="88" filename="./cnn.h" linenumber="262" name="tmp_73" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_73_fu_737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="89" filename="./cnn.h" linenumber="262" name="tmp_121_cast" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_121_cast_fu_742_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="90" filename="./cnn.h" linenumber="262" name="tmp_74" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_74_fu_746_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="91" filename="./cnn.h" linenumber="262" name="tmp_74_cast" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_74_cast_fu_752_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="92" filename="./cnn.h" linenumber="262" name="tmp_135" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_135_fu_756_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="93" filename="./cnn.h" linenumber="262" name="tmp_136" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_136_fu_764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="94" filename="./type.h" linenumber="177" name="p_shl1_cast" contextFuncName="operator=" moduleName="ConvLayer" rtlName="p_shl1_cast_fu_768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="95" filename="./type.h" linenumber="177" name="tmp_137" contextFuncName="operator=" moduleName="ConvLayer" rtlName="tmp_137_fu_772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="42" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="104" filename="./type.h" linenumber="173" name="exitcond3" contextFuncName="operator=" moduleName="ConvLayer" rtlName="exitcond3_fu_783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="105" filename="./type.h" linenumber="173" name="i_9" contextFuncName="operator=" moduleName="ConvLayer" rtlName="i_9_fu_788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="108" filename="./type.h" linenumber="177" name="tmp_77_cast" contextFuncName="operator=" moduleName="ConvLayer" rtlName="tmp_77_cast_fu_794_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="109" filename="./type.h" linenumber="177" name="tmp_140" contextFuncName="operator=" moduleName="ConvLayer" rtlName="tmp_140_fu_798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="42" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="110" filename="./type.h" linenumber="177" name="tmp_151" contextFuncName="operator=" moduleName="ConvLayer" rtlName="tmp_151_fu_803_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="111" filename="./type.h" linenumber="177" name="tmp_152" contextFuncName="operator=" moduleName="ConvLayer" rtlName="tmp_152_fu_807_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="112" filename="./type.h" linenumber="177" name="p_shl2_cast" contextFuncName="operator=" moduleName="ConvLayer" rtlName="p_shl2_cast_fu_811_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="113" filename="./type.h" linenumber="177" name="tmp_141" contextFuncName="operator=" moduleName="ConvLayer" rtlName="tmp_141_fu_819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="118" filename="./type.h" linenumber="174" name="exitcond1" contextFuncName="operator=" moduleName="ConvLayer" rtlName="exitcond1_fu_925_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="119" filename="./type.h" linenumber="174" name="j_8" contextFuncName="operator=" moduleName="ConvLayer" rtlName="j_8_fu_930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="124" filename="./type.h" linenumber="177" name="tmp_89_cast" contextFuncName="operator=" moduleName="ConvLayer" rtlName="tmp_89_cast_fu_936_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="125" filename="./type.h" linenumber="177" name="tmp_146" contextFuncName="operator=" moduleName="ConvLayer" rtlName="tmp_146_fu_940_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="126" filename="./type.h" linenumber="177" name="tmp_158_cast" contextFuncName="operator=" moduleName="ConvLayer" rtlName="tmp_158_cast_fu_945_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="129" filename="./type.h" linenumber="177" name="p_kernel_val_4_V_0_s" contextFuncName="operator=" moduleName="ConvLayer" rtlName="p_kernel_val_4_V_0_s_fu_950_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="247" filename="./cnn.h" linenumber="263" name="" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="grp_Conv10_fu_567" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="251" filename="./cnn.h" linenumber="123" name="exitcond8_i" contextFuncName="add&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="exitcond8_i_fu_1079_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="253" filename="./cnn.h" linenumber="123" name="i_11" contextFuncName="add&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="i_11_fu_1085_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="256" filename="./cnn.h" linenumber="123" name="tmp_145" contextFuncName="add&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_145_fu_1091_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="257" filename="./cnn.h" linenumber="124" name="tmp_157_cast" contextFuncName="add&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_157_cast_fu_1099_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="261" filename="./cnn.h" linenumber="124" name="exitcond_i" contextFuncName="add&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="exitcond_i_fu_1103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="263" filename="./cnn.h" linenumber="124" name="j_7" contextFuncName="add&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="j_7_fu_1109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="268" filename="./cnn.h" linenumber="127" name="tmp_98_cast" contextFuncName="add&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_98_cast_fu_1115_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="269" filename="./cnn.h" linenumber="127" name="tmp_149" contextFuncName="add&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_149_fu_1119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="270" filename="./cnn.h" linenumber="127" name="tmp_161_cast" contextFuncName="add&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_161_cast_fu_1124_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="275" filename="./cnn.h" linenumber="127" name="p_Val2_s" contextFuncName="add&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="p_output_val_V_d1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="284" filename="./cnn.h" linenumber="266" name="tmp_70" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_70_fu_778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="285" filename="./cnn.h" linenumber="259" name="tmp_134" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_134_fu_1137_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="286" filename="./cnn.h" linenumber="266" name="tmp_140_cast" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_140_cast_fu_1145_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="289" filename="./cnn.h" linenumber="139" name="tmp_71" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_71_fu_1149_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="290" filename="./cnn.h" linenumber="266" name="tmp_65" contextFuncName="ConvLayer&lt;6, 12, 12, 12, 5, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_65_fu_1153_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="294" filename="./cnn.h" linenumber="151" name="exitcond2_i" contextFuncName="sigm&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="exitcond2_i_fu_1157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="296" filename="./cnn.h" linenumber="151" name="i_8" contextFuncName="sigm&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="i_8_fu_1163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="299" filename="./cnn.h" linenumber="151" name="tmp_139" contextFuncName="sigm&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_139_fu_1169_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="300" filename="./cnn.h" linenumber="152" name="tmp_146_cast" contextFuncName="sigm&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_146_cast_fu_1177_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="304" filename="./cnn.h" linenumber="152" name="exitcond_i1" contextFuncName="sigm&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="exitcond_i1_fu_1181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="306" filename="./cnn.h" linenumber="152" name="j_9" contextFuncName="sigm&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="j_9_fu_1187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="311" filename="./cnn.h" linenumber="155" name="tmp_80_cast" contextFuncName="sigm&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_80_cast_fu_1193_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="312" filename="./cnn.h" linenumber="155" name="tmp_144" contextFuncName="sigm&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_144_fu_1197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="313" filename="./cnn.h" linenumber="155" name="tmp_155_cast" contextFuncName="sigm&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_155_cast_fu_1202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="316" filename="./cnn.h" linenumber="139" name="tmp_81" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_81_fu_1207_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="317" filename="./cnn.h" linenumber="139" name="p_Val2_30" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="p_Val2_30_fu_1211_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="318" filename="./cnn.h" linenumber="139" name="p_Val2_30_cast" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="p_Val2_30_cast_fu_1216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="319" filename="./cnn.h" linenumber="139" name="tmp_82" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_82_fu_1221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="320" filename="./cnn.h" linenumber="139" name="is_neg" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="is_neg_reg_2291" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="321" filename="./cnn.h" linenumber="139" name="tmp_136_cast" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_136_cast_fu_1235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="322" filename="./cnn.h" linenumber="139" name="p_Val2_43" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="p_Val2_43_fu_1241_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="323" filename="./cnn.h" linenumber="139" name="p_Val2_32_cast" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="p_Val2_32_cast_fu_1249_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="324" filename="./cnn.h" linenumber="139" name="p_Result_s" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="p_Result_s_fu_1253_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="325" filename="./cnn.h" linenumber="139" name="p_Result_5" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="p_Result_5_fu_1263_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="326" filename="./cnn.h" linenumber="139" name="tmp_83" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_83_fu_1271_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="327" filename="./cnn.h" linenumber="139" name="num_zeros" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="num_zeros_fu_1279_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="328" filename="./cnn.h" linenumber="139" name="msb_idx" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="msb_idx_fu_1283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="329" filename="./cnn.h" linenumber="139" name="tmp_155" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_155_fu_1288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="330" filename="./cnn.h" linenumber="139" name="tmp_157" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_157_fu_1292_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="331" filename="./cnn.h" linenumber="139" name="msb_idx_1" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="msb_idx_1_fu_1300_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="332" filename="./cnn.h" linenumber="139" name="tmp_162" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_162_fu_1308_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="333" filename="./cnn.h" linenumber="139" name="icmp" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="icmp_fu_1318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="334" filename="./cnn.h" linenumber="139" name="tmp_86" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_86_fu_1324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="335" filename="./cnn.h" linenumber="139" name="tmp_141_cast" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_141_cast_fu_1330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="336" filename="./cnn.h" linenumber="139" name="tmp32_V_1" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp32_V_1_fu_1334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="85" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="337" filename="./cnn.h" linenumber="139" name="tmp_163" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_163_fu_1339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="338" filename="./cnn.h" linenumber="139" name="tmp_164" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_164_fu_1343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="339" filename="./cnn.h" linenumber="139" name="tmp_165" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_165_fu_1349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="340" filename="./cnn.h" linenumber="139" name="tmp_166" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_166_fu_1355_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="341" filename="./cnn.h" linenumber="139" name="tmp_167" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_167_fu_1364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="342" filename="./cnn.h" linenumber="139" name="tmp_168" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_168_fu_1370_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="33" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="343" filename="./cnn.h" linenumber="139" name="tmp_169" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_169_fu_1377_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="344" filename="./cnn.h" linenumber="139" name="tmp_170" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_170_fu_1385_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="345" filename="./cnn.h" linenumber="139" name="tmp_171" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_171_fu_1389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="91" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="346" filename="./cnn.h" linenumber="139" name="tmp32_V" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp32_V_fu_1395_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="347" filename="./cnn.h" linenumber="139" name="tmp32_V_3" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp32_V_3_fu_1399_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="348" filename="./cnn.h" linenumber="139" name="f" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="CNN_Core_uitofp_3qcK_U140" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="349" filename="./cnn.h" linenumber="139" name="tmp32_V_11" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp32_V_11_fu_1407_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="350" filename="./cnn.h" linenumber="139" name="p_Result_s_203" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="p_Result_s_203_reg_2327" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="351" filename="./cnn.h" linenumber="139" name="tmp_91" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_91_fu_1421_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="352" filename="./cnn.h" linenumber="139" name="tmp_173" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_173_fu_1426_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="353" filename="./cnn.h" linenumber="139" name="tmp24_cast_cast" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp24_cast_cast_fu_1429_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="354" filename="./cnn.h" linenumber="139" name="p_Repl2_1_trunc" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="p_Repl2_1_trunc_fu_1437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="355" filename="./cnn.h" linenumber="139" name="tmp_95" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_95_fu_1443_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="356" filename="./cnn.h" linenumber="139" name="p_Result_6" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="p_Result_6_fu_1450_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="357" filename="./cnn.h" linenumber="140" name="p_Result_7_op" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="p_Result_7_op_fu_1461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="33" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="358" filename="./cnn.h" linenumber="140" name="tmp_66" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_66_fu_1467_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="359" filename="./cnn.h" linenumber="140" name="x_assign" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="x_assign_fu_1471_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="33" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="360" filename="r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp" linenumber="15" name="tmp_i_i" contextFuncName="exp" moduleName="ConvLayer" rtlName="CNN_Core_fexp_32ntde_U144" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.2\continuous\2018_06_14_2258646\src\products"&gt;&lt;\/item&gt;
<item  id="361" filename="./cnn.h" linenumber="140" name="tmp_96" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="CNN_Core_fpext_32sc4_U142" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="362" filename="./cnn.h" linenumber="140" name="tmp_99" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="CNN_Core_dadd_64nudo_U145" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="363" filename="./cnn.h" linenumber="140" name="tmp_100" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="CNN_Core_ddiv_64nvdy_U146" latency="14" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="364" filename="./cnn.h" linenumber="140" name="res" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="CNN_Core_fptrunc_rcU_U141" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="365" filename="./cnn.h" linenumber="141" name="d_assign" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="CNN_Core_fpext_32sc4_U143" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="366" filename="./cnn.h" linenumber="141" name="ireg_V" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="ireg_V_fu_1478_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="367" filename="./cnn.h" linenumber="141" name="tmp_174" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_174_fu_1482_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="368" filename="./cnn.h" linenumber="141" name="isneg" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="isneg_reg_2357" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="369" filename="./cnn.h" linenumber="141" name="exp_tmp_V" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="exp_tmp_V_fu_1494_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="370" filename="./cnn.h" linenumber="141" name="tmp_101" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_101_fu_1504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="371" filename="./cnn.h" linenumber="141" name="tmp_176" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_176_fu_1508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="372" filename="./cnn.h" linenumber="141" name="tmp_102" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_102_fu_1548_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="373" filename="./cnn.h" linenumber="141" name="p_Result_7" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="p_Result_7_fu_1555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="374" filename="./cnn.h" linenumber="141" name="man_V_1" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="man_V_1_fu_1559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="375" filename="./cnn.h" linenumber="141" name="man_V_2" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="man_V_2_fu_1565_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="376" filename="./cnn.h" linenumber="141" name="tmp_103" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_103_fu_1512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="377" filename="./cnn.h" linenumber="141" name="F2" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="F2_fu_1518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="378" filename="./cnn.h" linenumber="141" name="tmp_104" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_104_fu_1524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="379" filename="./cnn.h" linenumber="141" name="tmp_105" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_105_fu_1530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="380" filename="./cnn.h" linenumber="141" name="tmp_106" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_106_fu_1536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="381" filename="./cnn.h" linenumber="141" name="sh_amt" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="sh_amt_fu_1572_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="382" filename="./cnn.h" linenumber="141" name="sh_amt_cast" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="sh_amt_cast_fu_1577_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="383" filename="./cnn.h" linenumber="141" name="tmp_107" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_107_fu_1542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="384" filename="./cnn.h" linenumber="141" name="tmp_177" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_177_fu_1581_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="385" filename="./cnn.h" linenumber="141" name="tmp_109" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_109_fu_1585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="386" filename="./cnn.h" linenumber="141" name="tmp_178" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_178_fu_1591_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="387" filename="./cnn.h" linenumber="141" name="icmp1" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="icmp1_fu_1601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="388" filename="./cnn.h" linenumber="141" name="tmp_111" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_111_fu_1607_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="389" filename="./cnn.h" linenumber="141" name="tmp_112" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_112_fu_1611_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="162" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="390" filename="./cnn.h" linenumber="141" name="tmp_179" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_179_fu_1617_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="391" filename="./cnn.h" linenumber="141" name="this_assign" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="this_assign_fu_1621_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="392" filename="./cnn.h" linenumber="141" name="tmp_114" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="tmp_114_fu_1628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="85" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="393" filename="./cnn.h" linenumber="141" name="sel_tmp1" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="sel_tmp1_fu_1634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="394" filename="./cnn.h" linenumber="141" name="sel_tmp2" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="sel_tmp2_fu_1639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="395" filename="./cnn.h" linenumber="141" name="sel_tmp6_demorgan" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="sel_tmp6_demorgan_fu_1644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="396" filename="./cnn.h" linenumber="141" name="sel_tmp6" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="sel_tmp6_fu_1648_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="397" filename="./cnn.h" linenumber="141" name="sel_tmp7" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="sel_tmp7_fu_1654_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="398" filename="./cnn.h" linenumber="141" name="sel_tmp8" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="sel_tmp8_fu_1659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="399" filename="./cnn.h" linenumber="141" name="sel_tmp" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="sel_tmp_fu_1665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="400" filename="./cnn.h" linenumber="141" name="sel_tmp3" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="sel_tmp3_fu_1671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="401" filename="./cnn.h" linenumber="141" name="sel_tmp21_demorgan" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="sel_tmp21_demorgan_fu_1677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="402" filename="./cnn.h" linenumber="141" name="sel_tmp4" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="sel_tmp4_fu_1682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="403" filename="./cnn.h" linenumber="141" name="sel_tmp5" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="sel_tmp5_fu_1688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="404" filename="./cnn.h" linenumber="141" name="newSel" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="newSel_fu_1694_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="405" filename="./cnn.h" linenumber="141" name="or_cond" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="or_cond_fu_1702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="406" filename="./cnn.h" linenumber="141" name="newSel1" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="newSel1_fu_1708_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="407" filename="./cnn.h" linenumber="141" name="or_cond1" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="or_cond1_fu_1716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="408" filename="./cnn.h" linenumber="141" name="newSel2" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="newSel2_fu_1722_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="409" filename="./cnn.h" linenumber="141" name="or_cond2" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="or_cond2_fu_1730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="410" filename="./cnn.h" linenumber="141" name="newSel3" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="ConvLayer" rtlName="newSel3_fu_1736_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="424" filename="./type.h" linenumber="173" name="exitcond5" contextFuncName="operator=" moduleName="ConvLayer" rtlName="exitcond5_fu_1745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="426" filename="./type.h" linenumber="173" name="i_10" contextFuncName="operator=" moduleName="ConvLayer" rtlName="i_10_fu_1751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="429" filename="./type.h" linenumber="177" name="tmp_78_cast" contextFuncName="operator=" moduleName="ConvLayer" rtlName="tmp_78_cast_fu_1757_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="430" filename="./type.h" linenumber="177" name="tmp_142" contextFuncName="operator=" moduleName="ConvLayer" rtlName="tmp_142_fu_1761_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="431" filename="./type.h" linenumber="177" name="tmp_152_cast" contextFuncName="operator=" moduleName="ConvLayer" rtlName="tmp_152_cast_fu_1766_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="432" filename="./type.h" linenumber="173" name="tmp_143" contextFuncName="operator=" moduleName="ConvLayer" rtlName="tmp_143_fu_1774_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="433" filename="./type.h" linenumber="174" name="tmp_154_cast" contextFuncName="operator=" moduleName="ConvLayer" rtlName="tmp_154_cast_fu_1782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="437" filename="./type.h" linenumber="174" name="exitcond4" contextFuncName="operator=" moduleName="ConvLayer" rtlName="exitcond4_fu_1786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="439" filename="./type.h" linenumber="174" name="j_6" contextFuncName="operator=" moduleName="ConvLayer" rtlName="j_6_fu_1792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="444" filename="./type.h" linenumber="177" name="tmp_94_cast1" contextFuncName="operator=" moduleName="ConvLayer" rtlName="tmp_94_cast1_fu_1798_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="445" filename="./type.h" linenumber="177" name="tmp_94_cast" contextFuncName="operator=" moduleName="ConvLayer" rtlName="tmp_94_cast_fu_1812_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="446" filename="./type.h" linenumber="177" name="tmp_147" contextFuncName="operator=" moduleName="ConvLayer" rtlName="tmp_147_fu_1816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="447" filename="./type.h" linenumber="177" name="tmp_159_cast" contextFuncName="operator=" moduleName="ConvLayer" rtlName="tmp_159_cast_fu_1821_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="449" filename="./type.h" linenumber="177" name="tmp_148" contextFuncName="operator=" moduleName="ConvLayer" rtlName="tmp_148_fu_1802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="450" filename="./type.h" linenumber="177" name="tmp_160_cast" contextFuncName="operator=" moduleName="ConvLayer" rtlName="tmp_160_cast_fu_1807_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="9" filename="./cnn.h" linenumber="51" name="LineBuffer_val_1_V" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="LineBuffer_val_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="13" filename="./cnn.h" linenumber="59" name="exitcond4" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="exitcond4_fu_167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="15" filename="./cnn.h" linenumber="59" name="i_14" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="i_14_fu_173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="18" filename="./cnn.h" linenumber="70" name="tmp_cast" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_cast_fu_179_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="19" filename="./cnn.h" linenumber="70" name="tmp_192" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_192_fu_183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="20" filename="./cnn.h" linenumber="88" name="tmp_211_cast" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_211_cast_fu_188_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="21" filename="./cnn.h" linenumber="88" name="tmp_s" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_s_fu_196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="22" filename="./cnn.h" linenumber="95" name="tmp_148" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_148_fu_202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="23" filename="./cnn.h" linenumber="95" name="tmp_149_cast" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_149_cast_fu_208_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="24" filename="./cnn.h" linenumber="95" name="tmp_193" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_193_fu_212_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="25" filename="./cnn.h" linenumber="95" name="tmp_194" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_194_fu_220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="29" filename="./cnn.h" linenumber="60" name="exitcond5" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="exitcond5_fu_226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="31" filename="./cnn.h" linenumber="60" name="j_12" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="j_12_fu_232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="36" filename="./cnn.h" linenumber="67" name="tmp_151" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_151_fu_238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="37" filename="./cnn.h" linenumber="70" name="tmp_151_cast" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_151_cast_fu_243_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="38" filename="./cnn.h" linenumber="70" name="tmp_195" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_195_fu_247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="39" filename="./cnn.h" linenumber="70" name="tmp_214_cast" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_214_cast_fu_252_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="45" filename="./cnn.h" linenumber="88" name="tmp_152" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_152_fu_257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="46" filename="./cnn.h" linenumber="88" name="or_cond" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="or_cond_fu_263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="51" filename="./cnn.h" linenumber="92" name="p_Val2_71_0_1" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="p_Val2_71_0_1_fu_280_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="53" filename="./cnn.h" linenumber="92" name="tmp_388_0_1" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_388_0_1_fu_298_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="54" filename="./cnn.h" linenumber="92" name="tmp_388_0_1_cast_cas" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_388_0_1_cast_cas_fu_306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="55" filename="./cnn.h" linenumber="92" name="tmp_3893_0_1_cast_ca" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_3893_0_1_cast_ca_fu_310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="56" filename="./cnn.h" linenumber="92" name="p_Val2_72_0_1" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="p_Val2_72_0_1_fu_314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="57" filename="./cnn.h" linenumber="92" name="tmp_70" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_70_fu_320_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="58" filename="./cnn.h" linenumber="92" name="p_Val2_71_1" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="p_Val2_71_1_fu_330_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="59" filename="./cnn.h" linenumber="92" name="tmp_197" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_197_fu_338_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="60" filename="./cnn.h" linenumber="92" name="tmp_388_1" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_388_1_fu_346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="61" filename="./cnn.h" linenumber="92" name="tmp_3893_1_cast" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_3893_1_cast_fu_350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="62" filename="./cnn.h" linenumber="92" name="p_Val2_72_1" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="p_Val2_72_1_fu_354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="63" filename="./cnn.h" linenumber="92" name="p_Val2_71_1_1" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="p_Val2_71_1_1_fu_360_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="64" filename="./cnn.h" linenumber="92" name="tmp_198" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_198_fu_368_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="65" filename="./cnn.h" linenumber="92" name="tmp_388_1_1" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_388_1_1_fu_378_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="66" filename="./cnn.h" linenumber="92" name="tmp_3893_1_1_cast" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_3893_1_1_cast_fu_386_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="67" filename="./cnn.h" linenumber="92" name="p_Val2_72_1_1" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="p_Val2_72_1_1_fu_390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="68" filename="./cnn.h" linenumber="92" name="sum_V_1_1" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="dst_val_V_d0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="69" filename="./cnn.h" linenumber="95" name="tmp_153" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_153_fu_268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="70" filename="./cnn.h" linenumber="95" name="tmp_154_cast" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_154_cast_fu_407_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="71" filename="./cnn.h" linenumber="95" name="tmp_199" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_199_fu_410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="72" filename="./cnn.h" linenumber="95" name="tmp_218_cast" contextFuncName="Conv&lt;8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt;, 2, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Conv11" rtlName="tmp_218_cast_fu_415_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="7" filename="./type.h" linenumber="187" name="exitcond3" contextFuncName="SetValue" moduleName="PoolLayer.1" rtlName="exitcond3_fu_158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="9" filename="./type.h" linenumber="187" name="i_2" contextFuncName="SetValue" moduleName="PoolLayer.1" rtlName="i_2_fu_164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="15" filename="./type.h" linenumber="188" name="exitcond2" contextFuncName="SetValue" moduleName="PoolLayer.1" rtlName="exitcond2_fu_170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="17" filename="./type.h" linenumber="188" name="j" contextFuncName="SetValue" moduleName="PoolLayer.1" rtlName="j_fu_176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="30" filename="./cnn.h" linenumber="280" name="exitcond" contextFuncName="PoolLayer&lt;12, 8, 8, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer.1" rtlName="exitcond_fu_182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="32" filename="./cnn.h" linenumber="280" name="i_3" contextFuncName="PoolLayer&lt;12, 8, 8, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer.1" rtlName="i_3_fu_188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="35" filename="./cnn.h" linenumber="281" name="" contextFuncName="PoolLayer&lt;12, 8, 8, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer.1" rtlName="grp_Conv11_fu_149" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="39" filename="./cnn.h" linenumber="107" name="tmp_80" contextFuncName="Pooling&lt;2, 8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer.1" rtlName="tmp_80_fu_194_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="43" filename="./cnn.h" linenumber="111" name="p_lshr_f_i_cast" contextFuncName="Pooling&lt;2, 8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer.1" rtlName="p_lshr_f_i_cast_reg_316" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="44" filename="./cnn.h" linenumber="107" name="tmp_99_i_cast" contextFuncName="Pooling&lt;2, 8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer.1" rtlName="tmp_99_i_cast_fu_212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="45" filename="./cnn.h" linenumber="107" name="tmp_s" contextFuncName="Pooling&lt;2, 8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer.1" rtlName="tmp_s_fu_216_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="46" filename="./cnn.h" linenumber="111" name="tmp_62" contextFuncName="Pooling&lt;2, 8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer.1" rtlName="tmp_62_fu_224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="50" filename="./cnn.h" linenumber="108" name="tmp_81" contextFuncName="Pooling&lt;2, 8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer.1" rtlName="tmp_81_reg_326" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="56" filename="./cnn.h" linenumber="111" name="p_lshr_f7_i_cast" contextFuncName="Pooling&lt;2, 8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer.1" rtlName="p_lshr_f7_i_cast_reg_330" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="57" filename="./cnn.h" linenumber="280" name="tmp_63" contextFuncName="PoolLayer&lt;12, 8, 8, 2, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer.1" rtlName="tmp_63_fu_268_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="58" filename="./cnn.h" linenumber="111" name="tmp_64" contextFuncName="Pooling&lt;2, 8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer.1" rtlName="tmp_64_fu_276_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="60" filename="./cnn.h" linenumber="111" name="tmp_104_i_cast" contextFuncName="Pooling&lt;2, 8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer.1" rtlName="tmp_104_i_cast_fu_248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="61" filename="./cnn.h" linenumber="111" name="tmp_65" contextFuncName="Pooling&lt;2, 8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer.1" rtlName="tmp_65_fu_252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="62" filename="./cnn.h" linenumber="111" name="tmp_79_cast" contextFuncName="Pooling&lt;2, 8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer.1" rtlName="tmp_79_cast_fu_257_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="67" filename="./cnn.h" linenumber="108" name="j_2" contextFuncName="Pooling&lt;2, 8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer.1" rtlName="j_2_fu_262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="70" filename="./cnn.h" linenumber="107" name="i_4" contextFuncName="Pooling&lt;2, 8, 8, ap_fixed&lt;32, 16, 5, 3, 0&gt;, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="PoolLayer.1" rtlName="i_4_fu_281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="6" filename="./cnn.h" linenumber="167" name="exitcond3" contextFuncName="Reshape&lt;12, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Reshape" rtlName="exitcond3_fu_106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="8" filename="./cnn.h" linenumber="167" name="n_1" contextFuncName="Reshape&lt;12, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Reshape" rtlName="n_1_fu_112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="11" filename="./cnn.h" linenumber="167" name="tmp" contextFuncName="Reshape&lt;12, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Reshape" rtlName="tmp_fu_118_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="12" filename="./cnn.h" linenumber="168" name="tmp_70_cast" contextFuncName="Reshape&lt;12, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Reshape" rtlName="tmp_70_cast_fu_126_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="16" filename="./cnn.h" linenumber="168" name="exitcond2" contextFuncName="Reshape&lt;12, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Reshape" rtlName="exitcond2_fu_130_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="18" filename="./cnn.h" linenumber="168" name="j_1" contextFuncName="Reshape&lt;12, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Reshape" rtlName="j_1_fu_136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="21" filename="./cnn.h" linenumber="172" name="tmp_95_cast" contextFuncName="Reshape&lt;12, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Reshape" rtlName="tmp_95_cast_fu_142_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="22" filename="./cnn.h" linenumber="172" name="tmp_s" contextFuncName="Reshape&lt;12, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Reshape" rtlName="tmp_s_fu_146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="23" filename="./cnn.h" linenumber="172" name="tmp_57" contextFuncName="Reshape&lt;12, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Reshape" rtlName="tmp_57_fu_151_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="24" filename="./cnn.h" linenumber="169" name="tmp_62_cast" contextFuncName="Reshape&lt;12, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Reshape" rtlName="tmp_62_cast_fu_159_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="28" filename="./cnn.h" linenumber="169" name="i_cast8" contextFuncName="Reshape&lt;12, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Reshape" rtlName="i_cast8_fu_163_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="29" filename="./cnn.h" linenumber="169" name="exitcond" contextFuncName="Reshape&lt;12, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Reshape" rtlName="exitcond_fu_167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="31" filename="./cnn.h" linenumber="169" name="i_1" contextFuncName="Reshape&lt;12, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Reshape" rtlName="i_1_fu_173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="36" filename="./cnn.h" linenumber="172" name="index" contextFuncName="Reshape&lt;12, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Reshape" rtlName="index_fu_179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="37" filename="./cnn.h" linenumber="173" name="tmp_59" contextFuncName="Reshape&lt;12, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Reshape" rtlName="tmp_59_fu_211_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="38" filename="./cnn.h" linenumber="173" name="tmp_65_cast" contextFuncName="Reshape&lt;12, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Reshape" rtlName="tmp_65_cast_fu_184_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="39" filename="./cnn.h" linenumber="173" name="tmp_60" contextFuncName="Reshape&lt;12, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Reshape" rtlName="tmp_60_fu_188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="40" filename="./cnn.h" linenumber="173" name="tmp_73_cast" contextFuncName="Reshape&lt;12, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Reshape" rtlName="tmp_73_cast_fu_193_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="41" filename="./cnn.h" linenumber="173" name="tmp_61" contextFuncName="Reshape&lt;12, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Reshape" rtlName="tmp_61_fu_201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="42" filename="./cnn.h" linenumber="173" name="tmp_74_cast" contextFuncName="Reshape&lt;12, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="Reshape" rtlName="tmp_74_cast_fu_206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="6" filename="./cnn.h" linenumber="294" name="" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="grp_Reshape_fu_242" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="10" filename="./cnn.h" linenumber="295" name="exitcond4" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="exitcond4_fu_275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="12" filename="./cnn.h" linenumber="295" name="i_16" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="i_16_fu_281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="15" filename="./cnn.h" linenumber="300" name="p_shl" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="p_shl_fu_287_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="16" filename="./cnn.h" linenumber="300" name="p_shl_cast" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="p_shl_cast_fu_295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="17" filename="./cnn.h" linenumber="300" name="p_shl2" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="p_shl2_fu_299_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="18" filename="./cnn.h" linenumber="300" name="p_shl2_cast" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="p_shl2_cast_fu_307_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="19" filename="./cnn.h" linenumber="300" name="tmp" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_fu_311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="24" filename="./cnn.h" linenumber="297" name="j_cast2" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="j_cast2_fu_317_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="25" filename="./cnn.h" linenumber="297" name="exitcond" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="exitcond_fu_321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="27" filename="./cnn.h" linenumber="297" name="j_14" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="j_14_fu_327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="32" filename="./cnn.h" linenumber="300" name="tmp_190" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_190_fu_333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="33" filename="./cnn.h" linenumber="300" name="tmp_232_cast" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_232_cast_fu_338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="34" filename="./cnn.h" linenumber="300" name="tmp_191" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_191_fu_342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="35" filename="./cnn.h" linenumber="300" name="tmp_192" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_192_fu_347_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="42" filename="./cnn.h" linenumber="300" name="p_Val2_17" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="p_Val2_17_fu_360_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="43" filename="./cnn.h" linenumber="300" name="tmp_193" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_193_fu_366_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="44" filename="./cnn.h" linenumber="300" name="p_Val2_18" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="p_Val2_18_fu_374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="45" filename="./cnn.h" linenumber="300" name="sum_V" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="p_Val2_s_reg_219" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="49" filename="./cnn.h" linenumber="302" name="tmp_s" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_s_fu_390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="52" filename="./cnn.h" linenumber="139" name="tmp_161" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_161_fu_395_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="53" filename="./cnn.h" linenumber="139" name="tmp_162" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_162_fu_399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="54" filename="./cnn.h" linenumber="302" name="tmp_75" contextFuncName="CconLayer&lt;12, 10, 4, 4, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_75_fu_403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="55" filename="./cnn.h" linenumber="139" name="p_Val2_49" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="p_Val2_49_fu_407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="56" filename="./cnn.h" linenumber="139" name="p_Val2_46_cast" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="p_Val2_46_cast_fu_413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="57" filename="./cnn.h" linenumber="139" name="tmp_163" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_163_fu_419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="58" filename="./cnn.h" linenumber="139" name="is_neg" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="is_neg_reg_995" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="59" filename="./cnn.h" linenumber="139" name="tmp_239_cast" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_239_cast_fu_433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="60" filename="./cnn.h" linenumber="139" name="p_Val2_52" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="p_Val2_52_fu_439_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="61" filename="./cnn.h" linenumber="139" name="p_Val2_48_cast" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="p_Val2_48_cast_fu_447_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="62" filename="./cnn.h" linenumber="139" name="p_Result_s" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="p_Result_s_fu_450_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="63" filename="./cnn.h" linenumber="139" name="p_Result_8" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="p_Result_8_fu_460_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="64" filename="./cnn.h" linenumber="139" name="tmp_164" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_164_fu_468_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="65" filename="./cnn.h" linenumber="139" name="num_zeros" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="num_zeros_fu_476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="66" filename="./cnn.h" linenumber="139" name="msb_idx" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="msb_idx_fu_480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="67" filename="./cnn.h" linenumber="139" name="tmp_213" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_213_fu_486_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="68" filename="./cnn.h" linenumber="139" name="tmp_214" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_214_fu_490_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="69" filename="./cnn.h" linenumber="139" name="msb_idx_2" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="msb_idx_2_fu_498_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="70" filename="./cnn.h" linenumber="139" name="tmp_215" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_215_fu_506_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="71" filename="./cnn.h" linenumber="139" name="icmp" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="icmp_fu_516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="72" filename="./cnn.h" linenumber="139" name="tmp_167" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_167_fu_584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="73" filename="./cnn.h" linenumber="139" name="tmp_243_cast" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_243_cast_fu_589_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="74" filename="./cnn.h" linenumber="139" name="tmp32_V_9" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp32_V_9_fu_593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="85" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="75" filename="./cnn.h" linenumber="139" name="tmp_216" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_216_fu_522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="76" filename="./cnn.h" linenumber="139" name="tmp_217" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_217_fu_526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="77" filename="./cnn.h" linenumber="139" name="tmp_218" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_218_fu_532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="78" filename="./cnn.h" linenumber="139" name="tmp_219" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_219_fu_538_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="79" filename="./cnn.h" linenumber="139" name="tmp_220" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_220_fu_548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="80" filename="./cnn.h" linenumber="139" name="tmp_221" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_221_fu_554_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="33" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="81" filename="./cnn.h" linenumber="139" name="tmp_222" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_222_fu_562_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="82" filename="./cnn.h" linenumber="139" name="tmp_223" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_223_fu_570_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="83" filename="./cnn.h" linenumber="139" name="tmp_224" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_224_fu_574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="91" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="84" filename="./cnn.h" linenumber="139" name="tmp32_V" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp32_V_fu_580_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="85" filename="./cnn.h" linenumber="139" name="tmp32_V_12" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp32_V_12_fu_598_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="86" filename="./cnn.h" linenumber="139" name="f" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="CNN_Core_uitofp_3qcK_U165" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="87" filename="./cnn.h" linenumber="139" name="tmp32_V_15" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp32_V_15_fu_604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="88" filename="./cnn.h" linenumber="139" name="p_Result_s_206" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="p_Result_s_206_reg_1036" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="89" filename="./cnn.h" linenumber="139" name="tmp_169" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_169_fu_618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="90" filename="./cnn.h" linenumber="139" name="tmp_226" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_226_fu_623_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="91" filename="./cnn.h" linenumber="139" name="tmp24_cast_cast" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp24_cast_cast_fu_626_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="92" filename="./cnn.h" linenumber="139" name="p_Repl2_5_trunc" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="p_Repl2_5_trunc_fu_634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="93" filename="./cnn.h" linenumber="139" name="tmp_171" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_171_fu_640_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="94" filename="./cnn.h" linenumber="139" name="p_Result_9" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="p_Result_9_fu_647_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="95" filename="./cnn.h" linenumber="140" name="p_Result_16_op" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="p_Result_16_op_fu_658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="33" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="96" filename="./cnn.h" linenumber="140" name="tmp_76" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_76_fu_664_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="97" filename="./cnn.h" linenumber="140" name="x_assign" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="x_assign_fu_668_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="33" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="98" filename="r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp" linenumber="15" name="tmp_i_i" contextFuncName="exp" moduleName="CconLayer" rtlName="CNN_Core_fexp_32ntde_U168" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.2\continuous\2018_06_14_2258646\src\products"&gt;&lt;\/item&gt;
<item  id="99" filename="./cnn.h" linenumber="140" name="tmp_172" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="CNN_Core_fpext_32sc4_U167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="100" filename="./cnn.h" linenumber="140" name="tmp_173" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="CNN_Core_dadd_64nudo_U169" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="101" filename="./cnn.h" linenumber="140" name="tmp_174" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="CNN_Core_ddiv_64nvdy_U170" latency="14" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="102" filename="./cnn.h" linenumber="140" name="res" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="CNN_Core_fptrunc_rcU_U166" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="103" filename="./cnn.h" linenumber="141" name="d_assign" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="CNN_Core_fpext_32sc4_U167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="104" filename="./cnn.h" linenumber="141" name="ireg_V" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="ireg_V_fu_675_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="105" filename="./cnn.h" linenumber="141" name="tmp_227" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_227_fu_679_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="106" filename="./cnn.h" linenumber="141" name="isneg" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="isneg_reg_1066" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="107" filename="./cnn.h" linenumber="141" name="exp_tmp_V" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="exp_tmp_V_fu_691_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="108" filename="./cnn.h" linenumber="141" name="tmp_176" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_176_fu_701_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="109" filename="./cnn.h" linenumber="141" name="tmp_229" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_229_fu_705_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="110" filename="./cnn.h" linenumber="141" name="tmp_177" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_177_fu_745_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="111" filename="./cnn.h" linenumber="141" name="p_Result_10" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="p_Result_10_fu_752_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="112" filename="./cnn.h" linenumber="141" name="man_V_3" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="man_V_3_fu_756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="61" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="113" filename="./cnn.h" linenumber="141" name="man_V_4" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="man_V_4_fu_762_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="114" filename="./cnn.h" linenumber="141" name="tmp_178" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_178_fu_709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="115" filename="./cnn.h" linenumber="141" name="F2" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="F2_fu_715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="116" filename="./cnn.h" linenumber="141" name="tmp_179" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_179_fu_721_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="117" filename="./cnn.h" linenumber="141" name="tmp_180" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_180_fu_727_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="118" filename="./cnn.h" linenumber="141" name="tmp_181" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_181_fu_733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="119" filename="./cnn.h" linenumber="141" name="sh_amt" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="sh_amt_fu_769_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="120" filename="./cnn.h" linenumber="141" name="sh_amt_cast" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="sh_amt_cast_fu_774_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="121" filename="./cnn.h" linenumber="141" name="tmp_182" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_182_fu_739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="122" filename="./cnn.h" linenumber="141" name="tmp_230" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_230_fu_778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="123" filename="./cnn.h" linenumber="141" name="tmp_184" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_184_fu_782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="124" filename="./cnn.h" linenumber="141" name="tmp_231" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_231_fu_788_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="125" filename="./cnn.h" linenumber="141" name="icmp4" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="icmp4_fu_798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="126" filename="./cnn.h" linenumber="141" name="tmp_186" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_186_fu_804_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="127" filename="./cnn.h" linenumber="141" name="tmp_187" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_187_fu_808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="162" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="128" filename="./cnn.h" linenumber="141" name="tmp_232" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_232_fu_814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="129" filename="./cnn.h" linenumber="141" name="this_assign" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="this_assign_fu_818_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="130" filename="./cnn.h" linenumber="141" name="tmp_189" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="tmp_189_fu_825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="85" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="131" filename="./cnn.h" linenumber="141" name="sel_tmp1" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="sel_tmp1_fu_831_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="132" filename="./cnn.h" linenumber="141" name="sel_tmp2" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="sel_tmp2_fu_836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="133" filename="./cnn.h" linenumber="141" name="sel_tmp6_demorgan" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="sel_tmp6_demorgan_fu_841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="134" filename="./cnn.h" linenumber="141" name="sel_tmp6" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="sel_tmp6_fu_845_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="135" filename="./cnn.h" linenumber="141" name="sel_tmp7" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="sel_tmp7_fu_851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="136" filename="./cnn.h" linenumber="141" name="sel_tmp8" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="sel_tmp8_fu_856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="137" filename="./cnn.h" linenumber="141" name="sel_tmp" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="sel_tmp_fu_862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="138" filename="./cnn.h" linenumber="141" name="sel_tmp5" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="sel_tmp5_fu_868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="139" filename="./cnn.h" linenumber="141" name="sel_tmp21_demorgan" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="sel_tmp21_demorgan_fu_874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="140" filename="./cnn.h" linenumber="141" name="sel_tmp9" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="sel_tmp9_fu_879_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="141" filename="./cnn.h" linenumber="141" name="sel_tmp3" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="sel_tmp3_fu_885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="142" filename="./cnn.h" linenumber="141" name="newSel" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="newSel_fu_891_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="143" filename="./cnn.h" linenumber="141" name="or_cond" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="or_cond_fu_899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="144" filename="./cnn.h" linenumber="141" name="newSel7" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="newSel7_fu_905_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="145" filename="./cnn.h" linenumber="141" name="or_cond5" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="or_cond5_fu_913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="146" filename="./cnn.h" linenumber="141" name="newSel8" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="newSel8_fu_919_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="147" filename="./cnn.h" linenumber="141" name="or_cond6" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="or_cond6_fu_927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="148" filename="./cnn.h" linenumber="141" name="newSel9" contextFuncName="sigm&lt;ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="CconLayer" rtlName="cconlayer_output_V_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="20" filename="image_core.cpp" linenumber="11" name="inputlayer_output_0" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="inputlayer_output_0_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="21" filename="image_core.cpp" linenumber="12" name="convlayer1_output_va" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="convlayer1_output_va_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="22" filename="image_core.cpp" linenumber="13" name="poollayer1_output_va" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="poollayer1_output_va_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="23" filename="image_core.cpp" linenumber="14" name="convlayer2_output_va" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="convlayer2_output_va_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="24" filename="image_core.cpp" linenumber="15" name="poollayer2_output_va" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="poollayer2_output_va_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="33" filename="./cnn.h" linenumber="18" name="tmp_270_i" contextFuncName="_convlayer" moduleName="cnnclassify" rtlName="tmp_270_i_fu_378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="34" filename="./cnn.h" linenumber="18" name="tmp_272_i" contextFuncName="_convlayer" moduleName="cnnclassify" rtlName="tmp_272_i_fu_384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="41" filename="./cnn.h" linenumber="18" name="tmp_280_i" contextFuncName="_convlayer" moduleName="cnnclassify" rtlName="tmp_280_i_fu_390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="42" filename="./cnn.h" linenumber="18" name="tmp_282_i" contextFuncName="_convlayer" moduleName="cnnclassify" rtlName="tmp_282_i_fu_396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="49" filename="./type.h" linenumber="173" name="i_0_i_i_cast_cast_i" contextFuncName="operator=" moduleName="cnnclassify" rtlName="i_0_i_i_cast_cast_i_fu_402_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="50" filename="./type.h" linenumber="173" name="tmp_i_i" contextFuncName="operator=" moduleName="cnnclassify" rtlName="tmp_i_i_fu_406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="52" filename="./type.h" linenumber="173" name="i" contextFuncName="operator=" moduleName="cnnclassify" rtlName="i_fu_411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="55" filename="./type.h" linenumber="173" name="tmp" contextFuncName="operator=" moduleName="cnnclassify" rtlName="tmp_fu_417_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="56" filename="./type.h" linenumber="173" name="p_shl_cast" contextFuncName="operator=" moduleName="cnnclassify" rtlName="p_shl_cast_fu_425_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="57" filename="./type.h" linenumber="173" name="tmp_1" contextFuncName="operator=" moduleName="cnnclassify" rtlName="tmp_1_fu_429_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="58" filename="./type.h" linenumber="177" name="p_shl1_cast" contextFuncName="operator=" moduleName="cnnclassify" rtlName="p_shl1_cast_fu_437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="59" filename="./type.h" linenumber="177" name="tmp_2" contextFuncName="operator=" moduleName="cnnclassify" rtlName="tmp_2_fu_441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="63" filename="./type.h" linenumber="174" name="j_0_i_i_cast_cast_i" contextFuncName="operator=" moduleName="cnnclassify" rtlName="j_0_i_i_cast_cast_i_fu_447_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="64" filename="./type.h" linenumber="174" name="tmp_117_i_i" contextFuncName="operator=" moduleName="cnnclassify" rtlName="tmp_117_i_i_fu_451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="66" filename="./type.h" linenumber="174" name="j" contextFuncName="operator=" moduleName="cnnclassify" rtlName="j_fu_456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="71" filename="./type.h" linenumber="177" name="tmp_118_i_i_cast" contextFuncName="operator=" moduleName="cnnclassify" rtlName="tmp_118_i_i_cast_fu_462_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="72" filename="./type.h" linenumber="177" name="tmp_3" contextFuncName="operator=" moduleName="cnnclassify" rtlName="tmp_3_fu_466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="73" filename="./type.h" linenumber="177" name="tmp_3_cast" contextFuncName="operator=" moduleName="cnnclassify" rtlName="tmp_3_cast_fu_471_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="83" filename="image_core.cpp" linenumber="26" name="" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="grp_ConvLayer_1_fu_317" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="84" filename="image_core.cpp" linenumber="27" name="" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="grp_PoolLayer_fu_363" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="85" filename="image_core.cpp" linenumber="28" name="" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="grp_ConvLayer_fu_335" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="86" filename="image_core.cpp" linenumber="29" name="" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="grp_PoolLayer_1_fu_369" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="87" filename="image_core.cpp" linenumber="30" name="" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="grp_CconLayer_fu_353" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="95" filename="./cnn.h" linenumber="189" name="exitcond_i_i_i" contextFuncName="max&lt;10, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="cnnclassify" rtlName="exitcond_i_i_i_fu_476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="99" filename="./cnn.h" linenumber="189" name="i_0_i_i3925_cast" contextFuncName="max&lt;10, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="cnnclassify" rtlName="i_0_i_i3925_cast_fu_493_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="102" filename="./cnn.h" linenumber="191" name="tmp_i3926_i" contextFuncName="max&lt;10, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="cnnclassify" rtlName="tmp_i3926_i_fu_482_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="105" filename="./cnn.h" linenumber="191" name="tmp_i3927_i" contextFuncName="max&lt;10, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="cnnclassify" rtlName="tmp_i3927_i_fu_497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="106" filename="./cnn.h" linenumber="191" name="sel_SEBB" contextFuncName="max&lt;10, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="cnnclassify" rtlName="sel_SEBB_fu_503_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="107" filename="./cnn.h" linenumber="191" name="input_V_load_1_i_i_o" contextFuncName="max&lt;10, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="cnnclassify" rtlName="input_V_load_1_i_i_o_fu_511_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="109" filename="./cnn.h" linenumber="189" name="i_1" contextFuncName="max&lt;10, ap_fixed&lt;32, 16, 5, 3, 0&gt; &gt;" moduleName="cnnclassify" rtlName="i_1_fu_487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="113" filename="image_core.cpp" linenumber="34" name="tmp_286_i" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="tmp_286_i_fu_519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="114" filename="image_core.cpp" linenumber="34" name="is_neg" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="is_neg_reg_737" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="115" filename="image_core.cpp" linenumber="34" name="tmp_287_i" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="tmp_287_i_fu_533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="116" filename="image_core.cpp" linenumber="34" name="outputlayer_score_V_1" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="outputlayer_score_V_1_fu_539_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="117" filename="image_core.cpp" linenumber="34" name="p_Result_s" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="p_Result_s_fu_547_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="118" filename="image_core.cpp" linenumber="34" name="num_zeros" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="num_zeros_fu_557_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="119" filename="image_core.cpp" linenumber="34" name="tmp32_V_1" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="tmp32_V_1_fu_565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="85" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="120" filename="image_core.cpp" linenumber="34" name="f_1" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="CNN_Core_uitofp_3qcK_U176" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="121" filename="image_core.cpp" linenumber="34" name="tmp32_V" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="tmp32_V_fu_575_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="122" filename="image_core.cpp" linenumber="34" name="p_Result_i" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="p_Result_i_reg_757" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="123" filename="image_core.cpp" linenumber="34" name="tmp_288_i" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="tmp_288_i_fu_589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="124" filename="image_core.cpp" linenumber="34" name="tmp_5" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="tmp_5_fu_571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="125" filename="image_core.cpp" linenumber="34" name="tmp_186_i" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="tmp_186_i_fu_594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="126" filename="image_core.cpp" linenumber="34" name="tmp_187_i" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="tmp_187_i_fu_599_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="127" filename="image_core.cpp" linenumber="34" name="p_Repl2_7_trunc_i" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="p_Repl2_7_trunc_i_fu_603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="128" filename="image_core.cpp" linenumber="34" name="tmp_188_i" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="tmp_188_i_fu_609_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="129" filename="image_core.cpp" linenumber="34" name="p_Result_1" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="p_Result_1_fu_616_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="130" filename="image_core.cpp" linenumber="34" name="f" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="f_fu_627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
<item  id="131" filename="image_core.cpp" linenumber="34" name="p_03_i_i" contextFuncName="cnnclassify" moduleName="cnnclassify" rtlName="score" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="51" filename="image_core.cpp" linenumber="54" name="src0_data_stream_0_s" contextFuncName="CNN_Core" moduleName="CNN_Core" rtlName="src0_data_stream_0_s_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"><\/item>
<item  id="54" filename="image_core.cpp" linenumber="55" name="src1_data_stream_0_s" contextFuncName="CNN_Core" moduleName="CNN_Core" rtlName="src1_data_stream_0_s_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"><\/item>
<item  id="57" filename="image_core.cpp" linenumber="56" name="input_val_V" contextFuncName="CNN_Core" moduleName="CNN_Core" rtlName="input_val_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"><\/item>
<item  id="77" filename="image_core.cpp" linenumber="58" name="" contextFuncName="CNN_Core" moduleName="CNN_Core" rtlName="AXIvideo2Mat_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"><\/item>
<item  id="82" filename="image_core.cpp" linenumber="59" name="" contextFuncName="CNN_Core" moduleName="CNN_Core" rtlName="Resize_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"><\/item>
<item  id="87" filename="image_core.cpp" linenumber="60" name="" contextFuncName="CNN_Core" moduleName="CNN_Core" rtlName="Mat2Array2D_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"><\/item>
<item  id="88" filename="image_core.cpp" linenumber="62" name="" contextFuncName="CNN_Core" moduleName="CNN_Core" rtlName="cnnclassify_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="F:\FPGA\project\HLS\CNN_2.0"><\/item>
<\/annotationInfo>
</annotationInfo>
