--------------------------------------------------------------------------------
Release 6.1i Trace G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml IOPR24 IOPR24.ncd -o
IOPR24.twr IOPR24.pcf


Design file:              IOPR24.ncd
Physical constraint file: IOPR24.pcf
Device,speed:             xc2s200,-6 (PRODUCTION 1.27 2003-06-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock LClk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
ADS         |    2.775(R)|   -1.889(R)|LClk_BUFGP        |   0.000|
LAD<0>      |    2.145(R)|   -0.640(R)|LClk_BUFGP        |   0.000|
LAD<1>      |    2.153(R)|   -0.648(R)|LClk_BUFGP        |   0.000|
LAD<2>      |    2.153(R)|   -0.648(R)|LClk_BUFGP        |   0.000|
LAD<3>      |    2.145(R)|   -0.211(R)|LClk_BUFGP        |   0.000|
LAD<4>      |    2.145(R)|   -0.640(R)|LClk_BUFGP        |   0.000|
LAD<5>      |    2.153(R)|   -0.648(R)|LClk_BUFGP        |   0.000|
LAD<6>      |    2.153(R)|   -0.648(R)|LClk_BUFGP        |   0.000|
LAD<7>      |    2.145(R)|   -0.640(R)|LClk_BUFGP        |   0.000|
LWR         |    3.751(R)|    0.189(R)|LClk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock LClk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
LEDS<0>     |    9.858(R)|LClk_BUFGP        |   0.000|
LEDS<1>     |    8.870(R)|LClk_BUFGP        |   0.000|
LEDS<2>     |    8.890(R)|LClk_BUFGP        |   0.000|
LEDS<3>     |    9.519(R)|LClk_BUFGP        |   0.000|
LEDS<4>     |    9.649(R)|LClk_BUFGP        |   0.000|
LEDS<5>     |   10.536(R)|LClk_BUFGP        |   0.000|
LEDS<6>     |   10.469(R)|LClk_BUFGP        |   0.000|
LEDS<7>     |   11.263(R)|LClk_BUFGP        |   0.000|
ST_CLK      |   10.395(R)|LClk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock LClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
LClk           |    8.814|         |         |         |
---------------+---------+---------+---------+---------+

Analysis completed Tue Mar 13 14:39:57 2012
--------------------------------------------------------------------------------

Peak Memory Usage: 50 MB
