// Seed: 1574113392
module module_0 ();
  assign id_1 = 1;
  tri0 id_2;
  if (1'b0) begin : id_3
    for (id_4 = id_1; 1; id_1 = id_2) begin
      assign id_4 = id_4;
    end
    wire id_5;
  end
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wor id_3,
    input wire id_4
    , id_11,
    input tri0 id_5,
    input wire id_6,
    output tri0 id_7,
    input wand id_8,
    input wand id_9
);
  assign id_11 = 1;
  module_0();
endmodule
