// Seed: 4240434190
module module_0 (
    input supply0 id_0,
    input tri1 id_1
    , id_3
);
  assign id_3 = 1;
  wire id_4;
  assign module_1.id_9 = 0;
  wire id_5;
  wire id_6;
  module_2 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_4,
      id_3,
      id_4,
      id_5,
      id_5,
      id_3,
      id_6
  );
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    output wor id_2,
    input tri1 id_3,
    output uwire id_4,
    output wor id_5,
    input wor id_6,
    input tri1 id_7
);
  module_0 modCall_1 (
      id_7,
      id_6
  );
  always @(posedge id_3) disable id_9;
  xor primCall (id_5, id_6, id_7, id_3);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_11;
  assign module_0.type_0 = 0;
endmodule
