# 2023 FALL NYCU SOC LAB3
## File Description

| File Name                 | Description               |
| ------------------------- | ------------------------- |
| fir.v                     | Verilog Design            |
| fir_tb.v                  | Test Bench                |
| Simulation_log            | Behavioral Simulation log |
| fir_utilization_synth.rpt | Synthesis Report          |
| runme.log                 | Synthesis log             |
| timing.txt                | Timing Report             |
| utilization_report.txt    | Utilization Report        |
| Report.pdf                | Lab Report                |

## Waveform

**ap_start**

![Configuration write](https://github.com/chickenchennnn/Lab3/blob/main/ap_start.png)

**ap_done**

![Configuration write](https://github.com/chickenchennnn/Lab3/blob/main/ap_done.png)

Number of clock cycles from ap_start to ap_done = (88775 - 985) / 10 = 8779 cycles

**Xn stream-in, and Yn stream-out**

![Configuration write](https://github.com/chickenchennnn/Lab3/blob/main/ss&sm.png)

**last**

![Configuration write](https://github.com/chickenchennnn/Lab3/blob/main/ss&sm_last.png)
