<!-- HTML header for doxygen 1.8.10-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<title>S2-LP Low Level API: Exported Constants</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="STcustom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ST-logo-small.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">S2-LP Low Level API
   &#160;<span id="projectnumber">v. 1.3.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Exported Constants<div class="ingroups"><a class="el" href="group___s_d_k___e_v_a_l___n_u_c_l_e_o.html">SDK EVAL NUCLEO</a> &raquo; <a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o.html">STM32L1XX_NUCLEO</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga824498fdabb829f001bb99f4e4c921e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga824498fdabb829f001bb99f4e4c921e0">USE_STM32L1xx_NUCLEO</a></td></tr>
<tr class="memdesc:ga824498fdabb829f001bb99f4e4c921e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define for STM32L1xx_NUCLEO board <br />
  <a href="#ga824498fdabb829f001bb99f4e4c921e0">More...</a><br /></td></tr>
<tr class="separator:ga824498fdabb829f001bb99f4e4c921e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3532619ac34dc397f4285667967fc8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga3532619ac34dc397f4285667967fc8e0">SDK_EVAL_NUCLEO_VER</a>&#160;&#160;&#160;0x81</td></tr>
<tr class="separator:ga3532619ac34dc397f4285667967fc8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed0a938874d658a1e80ea7771602f0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gaed0a938874d658a1e80ea7771602f0db">NUCLEO_SPI_PERIPH_NB</a>&#160;&#160;&#160;SPI1</td></tr>
<tr class="separator:gaed0a938874d658a1e80ea7771602f0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66dc9f57593f709837147decf2b5e793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga66dc9f57593f709837147decf2b5e793">NUCLEO_SPI_CLK_ENABLE</a>()&#160;&#160;&#160;__SPI1_CLK_ENABLE()</td></tr>
<tr class="separator:ga66dc9f57593f709837147decf2b5e793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423015361e16c97a369305c38ecf88c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga423015361e16c97a369305c38ecf88c4">NUCLEO_SPI_CLK_DISABLE</a>()&#160;&#160;&#160;__SPI1_CLK_ENABLE()</td></tr>
<tr class="separator:ga423015361e16c97a369305c38ecf88c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga846af576a44f9ad63d80b28a497aee0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga846af576a44f9ad63d80b28a497aee0d">NUCLEO_SPI_PERIPH_MOSI_PORT</a>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:ga846af576a44f9ad63d80b28a497aee0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ee741387805f3016c1e823dc7086e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga72ee741387805f3016c1e823dc7086e9">NUCLEO_SPI_PERIPH_MOSI_PIN</a>&#160;&#160;&#160;GPIO_PIN_7</td></tr>
<tr class="separator:ga72ee741387805f3016c1e823dc7086e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc2829fcb9bab25b9a72e1aecaaf5461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gadc2829fcb9bab25b9a72e1aecaaf5461">NUCLEO_SPI_PERIPH_MOSI_AF</a>&#160;&#160;&#160;GPIO_AF5_SPI1</td></tr>
<tr class="separator:gadc2829fcb9bab25b9a72e1aecaaf5461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b3c3326319b0deefd9cce4c66cc1f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga3b3c3326319b0deefd9cce4c66cc1f6d">NUCLEO_SPI_PERIPH_MOSI_CLK_ENABLE</a>()&#160;&#160;&#160;__GPIOA_CLK_ENABLE()</td></tr>
<tr class="separator:ga3b3c3326319b0deefd9cce4c66cc1f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386703814afe8b4e536f41b0bfd6b422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga386703814afe8b4e536f41b0bfd6b422">NUCLEO_SPI_PERIPH_MOSI_CLK_DISABLE</a>()&#160;&#160;&#160;__GPIOA_CLK_DISABLE()</td></tr>
<tr class="separator:ga386703814afe8b4e536f41b0bfd6b422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2da7bd19e73911be1e134cab82f7fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga4e2da7bd19e73911be1e134cab82f7fc">NUCLEO_SPI_PERIPH_MISO_PORT</a>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:ga4e2da7bd19e73911be1e134cab82f7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd30c814decc1a881697db6b6d5691bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gacd30c814decc1a881697db6b6d5691bb">NUCLEO_SPI_PERIPH_MISO_PIN</a>&#160;&#160;&#160;GPIO_PIN_6</td></tr>
<tr class="separator:gacd30c814decc1a881697db6b6d5691bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77fe049ce638dfa8d5edc2209017858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gaa77fe049ce638dfa8d5edc2209017858">NUCLEO_SPI_PERIPH_MISO_AF</a>&#160;&#160;&#160;GPIO_AF5_SPI1</td></tr>
<tr class="separator:gaa77fe049ce638dfa8d5edc2209017858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad2351d8738b90a4fbbcbd543b5239a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga7ad2351d8738b90a4fbbcbd543b5239a">NUCLEO_SPI_PERIPH_MISO_CLK_ENABLE</a>()&#160;&#160;&#160;__GPIOA_CLK_ENABLE()</td></tr>
<tr class="separator:ga7ad2351d8738b90a4fbbcbd543b5239a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d9f2d2a28e2bd8dd38c51472edf2776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga4d9f2d2a28e2bd8dd38c51472edf2776">NUCLEO_SPI_PERIPH_MISO_CLK_DISABLE</a>()&#160;&#160;&#160;__GPIOA_CLK_DISABLE()</td></tr>
<tr class="separator:ga4d9f2d2a28e2bd8dd38c51472edf2776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d891038a0699e61af16114fc3bcda6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga11d891038a0699e61af16114fc3bcda6">NUCLEO_SPI_PERIPH_SCLK_PORT</a>&#160;&#160;&#160;GPIOB</td></tr>
<tr class="separator:ga11d891038a0699e61af16114fc3bcda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f09e98e47c2027f07b1a73b4da159a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga3f09e98e47c2027f07b1a73b4da159a3">NUCLEO_SPI_PERIPH_SCLK_PIN</a>&#160;&#160;&#160;GPIO_PIN_3</td></tr>
<tr class="separator:ga3f09e98e47c2027f07b1a73b4da159a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de2a2686ce11bf6c82477fb568c3149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga8de2a2686ce11bf6c82477fb568c3149">NUCLEO_SPI_PERIPH_SCLK_AF</a>&#160;&#160;&#160;GPIO_AF5_SPI1</td></tr>
<tr class="separator:ga8de2a2686ce11bf6c82477fb568c3149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82cd02702ea9822927d549316cba746a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga82cd02702ea9822927d549316cba746a">NUCLEO_SPI_PERIPH_SCLK_CLK_ENABLE</a>()&#160;&#160;&#160;__GPIOB_CLK_ENABLE()</td></tr>
<tr class="separator:ga82cd02702ea9822927d549316cba746a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fab3f63c35fdf7f819dc2262e866b59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga6fab3f63c35fdf7f819dc2262e866b59">NUCLEO_SPI_PERIPH_SCLK_CLK_DISABLE</a>()&#160;&#160;&#160;__GPIOB_CLK_DISABLE()</td></tr>
<tr class="separator:ga6fab3f63c35fdf7f819dc2262e866b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec43f1b4a6ee4f9c558aaa8eea00496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga6ec43f1b4a6ee4f9c558aaa8eea00496">NUCLEO_SPI_PERIPH_CS_PORT</a>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:ga6ec43f1b4a6ee4f9c558aaa8eea00496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb22d1d29dc78e0f075057343e6b0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gafdb22d1d29dc78e0f075057343e6b0cd">NUCLEO_SPI_PERIPH_CS_PIN</a>&#160;&#160;&#160;GPIO_PIN_1</td></tr>
<tr class="separator:gafdb22d1d29dc78e0f075057343e6b0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0983e90d33943a85f3991c95c8867e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga0983e90d33943a85f3991c95c8867e04">NUCLEO_SPI_PERIPH_CS_CLK_ENABLE</a>()&#160;&#160;&#160;__GPIOA_CLK_ENABLE()</td></tr>
<tr class="separator:ga0983e90d33943a85f3991c95c8867e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf84956ef7593a052bb8d1e8a7b613564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gaf84956ef7593a052bb8d1e8a7b613564">NUCLEO_SPI_PERIPH_CS_CLK_DISABLE</a>()&#160;&#160;&#160;__GPIOA_CLK_DISABLE()</td></tr>
<tr class="separator:gaf84956ef7593a052bb8d1e8a7b613564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5ed8443ef8fd68b641ff3b80ff3f916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gaa5ed8443ef8fd68b641ff3b80ff3f916">NUCLEO_SPI_DMA_CLK_ENABLE</a>()&#160;&#160;&#160;__HAL_RCC_DMA1_CLK_ENABLE()</td></tr>
<tr class="separator:gaa5ed8443ef8fd68b641ff3b80ff3f916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad722a46d95f70795d8296c370942d93c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gad722a46d95f70795d8296c370942d93c">NUCLEO_SPI_TX_DMA_CHANNEL</a>&#160;&#160;&#160;DMA1_Channel3</td></tr>
<tr class="separator:gad722a46d95f70795d8296c370942d93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fae654c09d50992648aef7fe7d1651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gae2fae654c09d50992648aef7fe7d1651">NUCLEO_SPI_RX_DMA_CHANNEL</a>&#160;&#160;&#160;DMA1_Channel2</td></tr>
<tr class="separator:gae2fae654c09d50992648aef7fe7d1651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d65a6306da4b5cc6a8b8bb70a45eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gad6d65a6306da4b5cc6a8b8bb70a45eaf">NUCLEO_SPI_DMA_TX_IRQn</a>&#160;&#160;&#160;DMA1_Channel3_IRQn</td></tr>
<tr class="separator:gad6d65a6306da4b5cc6a8b8bb70a45eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3516bddff8ed920e4c05ecc9ba042b66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga3516bddff8ed920e4c05ecc9ba042b66">NUCLEO_SPI_DMA_RX_IRQn</a>&#160;&#160;&#160;DMA1_Channel2_IRQn</td></tr>
<tr class="separator:ga3516bddff8ed920e4c05ecc9ba042b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad825ea37145fb77ea8b90ad5e153615c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gad825ea37145fb77ea8b90ad5e153615c">NUCLEO_SPI_DMA_TX_IRQHandler</a>&#160;&#160;&#160;DMA1_Channel3_IRQHandler</td></tr>
<tr class="separator:gad825ea37145fb77ea8b90ad5e153615c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e5fe1ae4ca994707a84b9eed736182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gaa6e5fe1ae4ca994707a84b9eed736182">NUCLEO_SPI_DMA_RX_IRQHandler</a>&#160;&#160;&#160;DMA1_Channel2_IRQHandler</td></tr>
<tr class="separator:gaa6e5fe1ae4ca994707a84b9eed736182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c44842b92efea456827055ebbaf56f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gaa0c44842b92efea456827055ebbaf56f">M2S_GPIO_0_PORT_NUCLEO</a>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:gaa0c44842b92efea456827055ebbaf56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga399f36db7dceb744107788855da49aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga399f36db7dceb744107788855da49aca">M2S_GPIO_0_CLOCK_NUCLEO</a>()&#160;&#160;&#160;__GPIOA_CLK_ENABLE()</td></tr>
<tr class="separator:ga399f36db7dceb744107788855da49aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128b64ddc7125af4e3dcf650f73bbba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga128b64ddc7125af4e3dcf650f73bbba5">M2S_GPIO_0_PIN</a>&#160;&#160;&#160;GPIO_PIN_0</td></tr>
<tr class="separator:ga128b64ddc7125af4e3dcf650f73bbba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2216af694faea3584d256c0320a3ddec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga2216af694faea3584d256c0320a3ddec">M2S_GPIO_0_SPEED</a>&#160;&#160;&#160;GPIO_SPEED_HIGH</td></tr>
<tr class="separator:ga2216af694faea3584d256c0320a3ddec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510a8eb8d3ddad68e15715d049b11a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga510a8eb8d3ddad68e15715d049b11a58">M2S_GPIO_0_PUPD</a>&#160;&#160;&#160;GPIO_NOPULL</td></tr>
<tr class="separator:ga510a8eb8d3ddad68e15715d049b11a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4a4b9e49bc87a5d2fb3b488e2e0966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga0c4a4b9e49bc87a5d2fb3b488e2e0966">M2S_GPIO_0_MODE</a>&#160;&#160;&#160;GPIO_MODE_OUTPUT_PP</td></tr>
<tr class="separator:ga0c4a4b9e49bc87a5d2fb3b488e2e0966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69360d450fdcc763712996db4a885918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga69360d450fdcc763712996db4a885918">M2S_GPIO_0_EXTI_MODE</a>&#160;&#160;&#160;GPIO_MODE_IT_FALLING</td></tr>
<tr class="separator:ga69360d450fdcc763712996db4a885918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2773b165701c9e73ba1b26a6d5d1fa3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga2773b165701c9e73ba1b26a6d5d1fa3d">M2S_GPIO_0_EXTI_IRQN</a>&#160;&#160;&#160;EXTI0_IRQn</td></tr>
<tr class="separator:ga2773b165701c9e73ba1b26a6d5d1fa3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a0e544df0a75e918a3dee0633c45a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga27a0e544df0a75e918a3dee0633c45a7">M2S_GPIO_0_EXTI_PREEMPTION_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga27a0e544df0a75e918a3dee0633c45a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e5058d63daeb62a99d7c1ef45a87ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gaa6e5058d63daeb62a99d7c1ef45a87ce">M2S_GPIO_0_EXTI_SUB_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaa6e5058d63daeb62a99d7c1ef45a87ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebbc1aa37222728a239ea75fe984a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga0ebbc1aa37222728a239ea75fe984a57">M2S_GPIO_0_EXTI_IRQ_HANDLER</a>&#160;&#160;&#160;EXTI0_IRQHandler</td></tr>
<tr class="separator:ga0ebbc1aa37222728a239ea75fe984a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7f994af6f72d945a647c19505a4978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga3f7f994af6f72d945a647c19505a4978">M2S_GPIO_1_PORT_NUCLEO</a>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:ga3f7f994af6f72d945a647c19505a4978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5000e6fac3f5b93de1cf39425452f679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga5000e6fac3f5b93de1cf39425452f679">M2S_GPIO_1_CLOCK_NUCLEO</a>()&#160;&#160;&#160;__GPIOA_CLK_ENABLE()</td></tr>
<tr class="separator:ga5000e6fac3f5b93de1cf39425452f679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab465da01e62f291aa6f8ca550086e055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gab465da01e62f291aa6f8ca550086e055">M2S_GPIO_1_PIN</a>&#160;&#160;&#160;GPIO_PIN_4</td></tr>
<tr class="separator:gab465da01e62f291aa6f8ca550086e055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c608d9e486e7ddb77c01ac76cb40db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga6c608d9e486e7ddb77c01ac76cb40db0">M2S_GPIO_1_SPEED</a>&#160;&#160;&#160;GPIO_SPEED_HIGH</td></tr>
<tr class="separator:ga6c608d9e486e7ddb77c01ac76cb40db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aadd4a20e3a965bf1b1cafbe08994ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga0aadd4a20e3a965bf1b1cafbe08994ef">M2S_GPIO_1_PUPD</a>&#160;&#160;&#160;GPIO_NOPULL</td></tr>
<tr class="separator:ga0aadd4a20e3a965bf1b1cafbe08994ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f5e1ec1c4ca90942c7c2174d77e734f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga4f5e1ec1c4ca90942c7c2174d77e734f">M2S_GPIO_1_MODE</a>&#160;&#160;&#160;GPIO_MODE_OUTPUT_PP</td></tr>
<tr class="separator:ga4f5e1ec1c4ca90942c7c2174d77e734f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a60672f03a36b5a80241664f26a15eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga1a60672f03a36b5a80241664f26a15eb">M2S_GPIO_1_EXTI_MODE</a>&#160;&#160;&#160;GPIO_MODE_IT_FALLING</td></tr>
<tr class="separator:ga1a60672f03a36b5a80241664f26a15eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea8bddde54a3bca054abc0d596fa9a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga5ea8bddde54a3bca054abc0d596fa9a1">M2S_GPIO_1_EXTI_IRQN</a>&#160;&#160;&#160;EXTI4_IRQn</td></tr>
<tr class="separator:ga5ea8bddde54a3bca054abc0d596fa9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad149c51bb6936d9722289e742f25413f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gad149c51bb6936d9722289e742f25413f">M2S_GPIO_1_EXTI_PREEMPTION_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gad149c51bb6936d9722289e742f25413f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50095b6771a9b14111429bff3336054d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga50095b6771a9b14111429bff3336054d">M2S_GPIO_1_EXTI_SUB_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga50095b6771a9b14111429bff3336054d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed9a1cd786ee8f2f5cbd3e9e58d6b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga1ed9a1cd786ee8f2f5cbd3e9e58d6b1e">M2S_GPIO_1_EXTI_IRQ_HANDLER</a>&#160;&#160;&#160;EXTI4_IRQHandler</td></tr>
<tr class="separator:ga1ed9a1cd786ee8f2f5cbd3e9e58d6b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dc63d2791075a714bf164633c902adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga9dc63d2791075a714bf164633c902adf">M2S_GPIO_2_PORT_NUCLEO</a>&#160;&#160;&#160;GPIOB</td></tr>
<tr class="separator:ga9dc63d2791075a714bf164633c902adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa48131aa147f2ba2585b7213f8eab55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gaaa48131aa147f2ba2585b7213f8eab55">M2S_GPIO_2_CLOCK_NUCLEO</a>()&#160;&#160;&#160;__GPIOB_CLK_ENABLE()</td></tr>
<tr class="separator:gaaa48131aa147f2ba2585b7213f8eab55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18db790b1e5d2c987fdc9e32c172a490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga18db790b1e5d2c987fdc9e32c172a490">M2S_GPIO_2_PIN</a>&#160;&#160;&#160;GPIO_PIN_0</td></tr>
<tr class="separator:ga18db790b1e5d2c987fdc9e32c172a490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35879c36622693a088194fd8d6272cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga35879c36622693a088194fd8d6272cad">M2S_GPIO_2_SPEED</a>&#160;&#160;&#160;GPIO_SPEED_HIGH</td></tr>
<tr class="separator:ga35879c36622693a088194fd8d6272cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00fd17c5a51000bb7d40d399744f806b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga00fd17c5a51000bb7d40d399744f806b">M2S_GPIO_2_PUPD</a>&#160;&#160;&#160;GPIO_NOPULL</td></tr>
<tr class="separator:ga00fd17c5a51000bb7d40d399744f806b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d76a4a4c44ef166c6a184b86aae79a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga5d76a4a4c44ef166c6a184b86aae79a6">M2S_GPIO_2_MODE</a>&#160;&#160;&#160;GPIO_MODE_OUTPUT_PP</td></tr>
<tr class="separator:ga5d76a4a4c44ef166c6a184b86aae79a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e702ee5655735fefc96e7addbfef83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga10e702ee5655735fefc96e7addbfef83">M2S_GPIO_2_EXTI_MODE</a>&#160;&#160;&#160;GPIO_MODE_IT_FALLING</td></tr>
<tr class="separator:ga10e702ee5655735fefc96e7addbfef83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b086c527a19a636e9ed6625627f18c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga1b086c527a19a636e9ed6625627f18c9">M2S_GPIO_2_EXTI_IRQN</a>&#160;&#160;&#160;EXTI0_IRQn</td></tr>
<tr class="separator:ga1b086c527a19a636e9ed6625627f18c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa19d6dc97103123ecccf87fbba86ff78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gaa19d6dc97103123ecccf87fbba86ff78">M2S_GPIO_2_EXTI_PREEMPTION_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaa19d6dc97103123ecccf87fbba86ff78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d4dc78064a4059c6b8e8145627c5d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga57d4dc78064a4059c6b8e8145627c5d1">M2S_GPIO_2_EXTI_SUB_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga57d4dc78064a4059c6b8e8145627c5d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada018e0fee4650faa7146d1e26f32918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gada018e0fee4650faa7146d1e26f32918">M2S_GPIO_2_EXTI_IRQ_HANDLER</a>&#160;&#160;&#160;EXTI0_IRQHandler</td></tr>
<tr class="separator:gada018e0fee4650faa7146d1e26f32918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab242a33b3882067b7e48384758261a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gaab242a33b3882067b7e48384758261a6">M2S_GPIO_3_PORT_NUCLEO</a>&#160;&#160;&#160;GPIOC</td></tr>
<tr class="separator:gaab242a33b3882067b7e48384758261a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579564e91adfd50434da139bfcb1b551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga579564e91adfd50434da139bfcb1b551">M2S_GPIO_3_CLOCK_NUCLEO</a>()&#160;&#160;&#160;__GPIOC_CLK_ENABLE()</td></tr>
<tr class="separator:ga579564e91adfd50434da139bfcb1b551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d74e409a3bd1ef00a2b04311930522f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga1d74e409a3bd1ef00a2b04311930522f">M2S_GPIO_3_PIN</a>&#160;&#160;&#160;GPIO_PIN_0</td></tr>
<tr class="separator:ga1d74e409a3bd1ef00a2b04311930522f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cebec6566061458cc4b0f32192535be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga1cebec6566061458cc4b0f32192535be">M2S_GPIO_3_EXTI_IRQN</a>&#160;&#160;&#160;EXTI0_IRQn</td></tr>
<tr class="separator:ga1cebec6566061458cc4b0f32192535be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaad465c112646f8bea1562e376d4cda0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gaaad465c112646f8bea1562e376d4cda0">M2S_GPIO_3_EXTI_IRQ_HANDLER</a>&#160;&#160;&#160;EXTI0_IRQHandler</td></tr>
<tr class="separator:gaaad465c112646f8bea1562e376d4cda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e8948ee3fab953a81fd8cfe52bc6aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga2e8948ee3fab953a81fd8cfe52bc6aab">M2S_GPIO_3_SPEED</a>&#160;&#160;&#160;GPIO_SPEED_HIGH</td></tr>
<tr class="separator:ga2e8948ee3fab953a81fd8cfe52bc6aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga686cf7d78f0b12f8e0720f934c872b22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga686cf7d78f0b12f8e0720f934c872b22">M2S_GPIO_3_PUPD</a>&#160;&#160;&#160;GPIO_NOPULL</td></tr>
<tr class="separator:ga686cf7d78f0b12f8e0720f934c872b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18e92bb4fa65a20c30f45e936dc5bcb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga18e92bb4fa65a20c30f45e936dc5bcb7">M2S_GPIO_3_MODE</a>&#160;&#160;&#160;GPIO_MODE_OUTPUT_PP</td></tr>
<tr class="separator:ga18e92bb4fa65a20c30f45e936dc5bcb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a674e0cb1980d5e6189db013b9338c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga65a674e0cb1980d5e6189db013b9338c">M2S_GPIO_3_EXTI_MODE</a>&#160;&#160;&#160;GPIO_MODE_IT_FALLING</td></tr>
<tr class="separator:ga65a674e0cb1980d5e6189db013b9338c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae362b3165793d59732e34166a54a4580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gae362b3165793d59732e34166a54a4580">M2S_GPIO_EXTI_PREEMPTION_PRIORITY</a>&#160;&#160;&#160;0x0A</td></tr>
<tr class="separator:gae362b3165793d59732e34166a54a4580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe521d7bbc2ca1b194cd3b2154fd7d67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gafe521d7bbc2ca1b194cd3b2154fd7d67">M2S_GPIO_SDN_PORT</a>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:gafe521d7bbc2ca1b194cd3b2154fd7d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1441b4debcff02b7e5c6a9c4c087f2ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga1441b4debcff02b7e5c6a9c4c087f2ea">M2S_GPIO_SDN_PIN</a>&#160;&#160;&#160;GPIO_PIN_8</td></tr>
<tr class="separator:ga1441b4debcff02b7e5c6a9c4c087f2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae321156881bd56c2a6eea793d3debabe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gae321156881bd56c2a6eea793d3debabe">M2S_GPIO_SDN_CLOCK_NUCLEO</a>()&#160;&#160;&#160;__GPIOA_CLK_ENABLE()</td></tr>
<tr class="separator:gae321156881bd56c2a6eea793d3debabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e474098e9db9a12f3e2b11d9dec2af3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga3e474098e9db9a12f3e2b11d9dec2af3">M2S_GPIO_SDN_SPEED</a>&#160;&#160;&#160;GPIO_SPEED_HIGH</td></tr>
<tr class="separator:ga3e474098e9db9a12f3e2b11d9dec2af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58679cb302f97311d380c30a17030874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga58679cb302f97311d380c30a17030874">M2S_GPIO_SDN_PUPD</a>&#160;&#160;&#160;GPIO_PULLUP</td></tr>
<tr class="separator:ga58679cb302f97311d380c30a17030874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc5dc85921e7b34197d73a9626e4dc23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gadc5dc85921e7b34197d73a9626e4dc23">M2S_GPIO_SDN_MODE</a>&#160;&#160;&#160;GPIO_MODE_OUTPUT_PP</td></tr>
<tr class="separator:gadc5dc85921e7b34197d73a9626e4dc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4be2480bf7d44d52aab1190a65a733c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gab4be2480bf7d44d52aab1190a65a733c">LEDn</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab4be2480bf7d44d52aab1190a65a733c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860c99fa4807f5026f013bf62e28aba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga860c99fa4807f5026f013bf62e28aba9">NUCLEO_LED1_PIN</a>&#160;&#160;&#160;GPIO_PIN_5</td></tr>
<tr class="separator:ga860c99fa4807f5026f013bf62e28aba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5690e2c5aca01deb87203c3bc2e6995d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga5690e2c5aca01deb87203c3bc2e6995d">NUCLEO_LED1_GPIO_PORT</a>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:ga5690e2c5aca01deb87203c3bc2e6995d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a8f56d34eb3d0544a5de15ee872970b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga4a8f56d34eb3d0544a5de15ee872970b">NUCLEO_LED1_GPIO_CLK</a>&#160;&#160;&#160;__GPIOA_CLK_ENABLE</td></tr>
<tr class="separator:ga4a8f56d34eb3d0544a5de15ee872970b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad489fee68fb2d86b02b6032461f3a3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gad489fee68fb2d86b02b6032461f3a3b3">TCXO_EN_PIN</a>&#160;&#160;&#160;GPIO_PIN_7</td></tr>
<tr class="separator:gad489fee68fb2d86b02b6032461f3a3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa70f86318791e182e10e3a668649ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gabaa70f86318791e182e10e3a668649ab">TCXO_EN_PORT</a>&#160;&#160;&#160;GPIOC</td></tr>
<tr class="separator:gabaa70f86318791e182e10e3a668649ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334af922317cdff701a55baa8a6b42f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga334af922317cdff701a55baa8a6b42f4">TCXO_EN_GPIO_CLK</a>&#160;&#160;&#160;__GPIOC_CLK_ENABLE</td></tr>
<tr class="separator:ga334af922317cdff701a55baa8a6b42f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959fbfc26c1b74d4c3e938994113f9ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga959fbfc26c1b74d4c3e938994113f9ab">BUTTON1_PIN</a>&#160;&#160;&#160;GPIO_PIN_13</td></tr>
<tr class="memdesc:ga959fbfc26c1b74d4c3e938994113f9ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of buttons of the SDL EVAL board.  <a href="#ga959fbfc26c1b74d4c3e938994113f9ab">More...</a><br /></td></tr>
<tr class="separator:ga959fbfc26c1b74d4c3e938994113f9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37bd3fd407a3df6a7279c77466ef124b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga37bd3fd407a3df6a7279c77466ef124b">BUTTON1_GPIO_PORT</a>&#160;&#160;&#160;GPIOC</td></tr>
<tr class="separator:ga37bd3fd407a3df6a7279c77466ef124b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d17d99632f4b9e9875a4902901233a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gaa7d17d99632f4b9e9875a4902901233a">BUTTON1_GPIO_CLK</a>()&#160;&#160;&#160;__GPIOC_CLK_ENABLE()</td></tr>
<tr class="separator:gaa7d17d99632f4b9e9875a4902901233a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7bf8bf5977a972c91aeef6c44b71d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gaf7bf8bf5977a972c91aeef6c44b71d10">BUTTON1_EXTI_IRQn</a>&#160;&#160;&#160;EXTI15_10_IRQn</td></tr>
<tr class="separator:gaf7bf8bf5977a972c91aeef6c44b71d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fca530ed6bd8ad1ab6e962b0636c8d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga2fca530ed6bd8ad1ab6e962b0636c8d7">BUTTON1_EXTI_IRQ_HANDLER</a>&#160;&#160;&#160;EXTI15_10_IRQHandler</td></tr>
<tr class="separator:ga2fca530ed6bd8ad1ab6e962b0636c8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fb5de016f1625c8bea25d7168481e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga3fb5de016f1625c8bea25d7168481e39">BUTTON1_KEY</a>&#160;&#160;&#160;<a class="el" href="group___s_d_k___e_v_a_l___button___exported___types.html#gga1efbf62e38ae74004084440e3212e6d5a60fdded36114049211edfe95a7ad6335">BUTTON_1</a></td></tr>
<tr class="separator:ga3fb5de016f1625c8bea25d7168481e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02038e7e717ae06db573fa7de54938e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga02038e7e717ae06db573fa7de54938e5">BUTTON1_IRQ_PREEMPTION_PRIORITY</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga02038e7e717ae06db573fa7de54938e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7219a1ae99e78cb38b88f3149c447047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga7219a1ae99e78cb38b88f3149c447047">BUTTON1_IRQ_SUB_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7219a1ae99e78cb38b88f3149c447047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45efc4fff2eda596e09cdea934339a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga45efc4fff2eda596e09cdea934339a15">EEPROM_SPI_PERIPH_NB</a>&#160;&#160;&#160;SPI1</td></tr>
<tr class="separator:ga45efc4fff2eda596e09cdea934339a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6430d14d5325812646ca827e27001e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga6430d14d5325812646ca827e27001e5a">EEPROM_SPI_PERIPH_RCC</a>&#160;&#160;&#160;__SPI1_CLK_ENABLE</td></tr>
<tr class="separator:ga6430d14d5325812646ca827e27001e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad512f2fee65e2d577997c2b29839c76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gad512f2fee65e2d577997c2b29839c76d">EEPROM_SPI_PERIPH_MOSI_PORT</a>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:gad512f2fee65e2d577997c2b29839c76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f651ff85b1a0d77cea38e7e687a120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga22f651ff85b1a0d77cea38e7e687a120">EEPROM_SPI_PERIPH_MOSI_PIN</a>&#160;&#160;&#160;GPIO_PIN_7</td></tr>
<tr class="separator:ga22f651ff85b1a0d77cea38e7e687a120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220f6182da68d324a27cc6910166142a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga220f6182da68d324a27cc6910166142a">EEPROM_SPI_PERIPH_MOSI_AF</a>&#160;&#160;&#160;GPIO_AF5_SPI1</td></tr>
<tr class="separator:ga220f6182da68d324a27cc6910166142a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6542be1a7d5c7c5bd32f374af127eba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga6542be1a7d5c7c5bd32f374af127eba1">EEPROM_SPI_PERIPH_MOSI_RCC</a>&#160;&#160;&#160;__GPIOA_CLK_ENABLE</td></tr>
<tr class="separator:ga6542be1a7d5c7c5bd32f374af127eba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6234ff9d57cbcc722db34be2ca5559b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga6234ff9d57cbcc722db34be2ca5559b7">EEPROM_SPI_PERIPH_MOSI_RCC_SOURCE</a>&#160;&#160;&#160;GPIO_PinSource7</td></tr>
<tr class="separator:ga6234ff9d57cbcc722db34be2ca5559b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d5ac0c6f1001a92fbf64189038b786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gad2d5ac0c6f1001a92fbf64189038b786">EEPROM_SPI_PERIPH_MISO_PORT</a>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:gad2d5ac0c6f1001a92fbf64189038b786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6abf7a5e8f1df3ec87277e2400079083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga6abf7a5e8f1df3ec87277e2400079083">EEPROM_SPI_PERIPH_MISO_PIN</a>&#160;&#160;&#160;GPIO_PIN_6</td></tr>
<tr class="separator:ga6abf7a5e8f1df3ec87277e2400079083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4921f1d18c74f6211531b40058bc6ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga4921f1d18c74f6211531b40058bc6ebd">EEPROM_SPI_PERIPH_MISO_AF</a>&#160;&#160;&#160;GPIO_AF5_SPI1</td></tr>
<tr class="separator:ga4921f1d18c74f6211531b40058bc6ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c6fe2e53f3a144d0889fc7364e5ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gac6c6fe2e53f3a144d0889fc7364e5ac8">EEPROM_SPI_PERIPH_MISO_RCC</a>&#160;&#160;&#160;__GPIOA_CLK_ENABLE</td></tr>
<tr class="separator:gac6c6fe2e53f3a144d0889fc7364e5ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3e1277522e8bf81a1db34e27b8aba25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gab3e1277522e8bf81a1db34e27b8aba25">EEPROM_SPI_PERIPH_MISO_RCC_SOURCE</a>&#160;&#160;&#160;GPIO_PinSource6</td></tr>
<tr class="separator:gab3e1277522e8bf81a1db34e27b8aba25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga008042534aeb27e59663ef38c5939c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga008042534aeb27e59663ef38c5939c57">EEPROM_SPI_PERIPH_SCLK_PORT</a>&#160;&#160;&#160;GPIOB</td></tr>
<tr class="separator:ga008042534aeb27e59663ef38c5939c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91dc1f8d82f8503ccb1a67f431554e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gaa91dc1f8d82f8503ccb1a67f431554e9">EEPROM_SPI_PERIPH_SCLK_PIN</a>&#160;&#160;&#160;GPIO_PIN_3</td></tr>
<tr class="separator:gaa91dc1f8d82f8503ccb1a67f431554e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5f6cda8f660b55c030072ef5ef39474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gab5f6cda8f660b55c030072ef5ef39474">EEPROM_SPI_PERIPH_SCLK_AF</a>&#160;&#160;&#160;GPIO_AF5_SPI1</td></tr>
<tr class="separator:gab5f6cda8f660b55c030072ef5ef39474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ccf1936a30391033da41ffe814c94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga84ccf1936a30391033da41ffe814c94c">EEPROM_SPI_PERIPH_SCLK_RCC</a>&#160;&#160;&#160;__GPIOB_CLK_ENABLE</td></tr>
<tr class="separator:ga84ccf1936a30391033da41ffe814c94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396adf7fceb96ef12962aa6298f3ed45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga396adf7fceb96ef12962aa6298f3ed45">EEPROM_SPI_PERIPH_SCLK_RCC_SOURCE</a>&#160;&#160;&#160;GPIO_PinSource3</td></tr>
<tr class="separator:ga396adf7fceb96ef12962aa6298f3ed45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f1e30828ea8cf904ed9cab965d6d6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga76f1e30828ea8cf904ed9cab965d6d6e">EEPROM_SPI_PERIPH_CS_PORT</a>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:ga76f1e30828ea8cf904ed9cab965d6d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga807d2b4c4f1935aa9a162ba931527789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga807d2b4c4f1935aa9a162ba931527789">EEPROM_SPI_PERIPH_CS_PIN</a>&#160;&#160;&#160;GPIO_PIN_9</td></tr>
<tr class="separator:ga807d2b4c4f1935aa9a162ba931527789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48719de6a276039e8fd53ca5abf5e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gaa48719de6a276039e8fd53ca5abf5e69">EEPROM_SPI_PERIPH_CS_RCC</a>&#160;&#160;&#160;__GPIOA_CLK_ENABLE</td></tr>
<tr class="separator:gaa48719de6a276039e8fd53ca5abf5e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b0d327b2826fc681c087788424639ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga8b0d327b2826fc681c087788424639ea">EEPROM_SPI_PERIPH_CS_RCC_SOURCE</a>&#160;&#160;&#160;GPIO_PinSource9</td></tr>
<tr class="separator:ga8b0d327b2826fc681c087788424639ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f250d46a6055277e335c1e6d89de54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga09f250d46a6055277e335c1e6d89de54">EEPROM_SPI_PERIPH_XNUCLEO_CS_PORT</a>&#160;&#160;&#160;GPIOB</td></tr>
<tr class="separator:ga09f250d46a6055277e335c1e6d89de54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7dff79ad1fda83ee1aa01b211510ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gaa7dff79ad1fda83ee1aa01b211510ee4">EEPROM_SPI_PERIPH_XNUCLEO_CS_PIN</a>&#160;&#160;&#160;GPIO_PIN_4</td></tr>
<tr class="separator:gaa7dff79ad1fda83ee1aa01b211510ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c28ffb724958622832084686f3496ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga4c28ffb724958622832084686f3496ba">EEPROM_SPI_PERIPH_XNUCLEO_CS_RCC</a>&#160;&#160;&#160;__GPIOB_CLK_ENABLE</td></tr>
<tr class="separator:ga4c28ffb724958622832084686f3496ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869b32bafecfffbda894e8439fc6df0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga869b32bafecfffbda894e8439fc6df0b">EEPROM_SPI_PERIPH_XNUCLEO_CS_RCC_SOURCE</a>&#160;&#160;&#160;GPIO_PinSource4</td></tr>
<tr class="separator:ga869b32bafecfffbda894e8439fc6df0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a56a4a875f236b74dec49c0451ff0a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga0a56a4a875f236b74dec49c0451ff0a6">NUCLEO_TIMx_PRIORITY</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga0a56a4a875f236b74dec49c0451ff0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc084c9d36631d87f81d5b250f7651a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gabcc084c9d36631d87f81d5b250f7651a">NUCLEO_UARTx</a>&#160;&#160;&#160;USART2</td></tr>
<tr class="separator:gabcc084c9d36631d87f81d5b250f7651a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11bf07d20b79526fc83ca8b3a615cfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gae11bf07d20b79526fc83ca8b3a615cfc">NUCLEO_UARTx_AF</a>&#160;&#160;&#160;GPIO_AF7_USART2</td></tr>
<tr class="separator:gae11bf07d20b79526fc83ca8b3a615cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a9302f03d50e10cec9708265bb06e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga09a9302f03d50e10cec9708265bb06e6">NUCLEO_UARTx_PORT</a>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:ga09a9302f03d50e10cec9708265bb06e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe176ff04368496354186795b49a63e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gafe176ff04368496354186795b49a63e8">NUCLEO_UARTx_RX_PIN</a>&#160;&#160;&#160;GPIO_PIN_2</td></tr>
<tr class="separator:gafe176ff04368496354186795b49a63e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad88b43b5bdc378437468ff9ef637c4a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gad88b43b5bdc378437468ff9ef637c4a8">NUCLEO_UARTx_TX_PIN</a>&#160;&#160;&#160;GPIO_PIN_3</td></tr>
<tr class="separator:gad88b43b5bdc378437468ff9ef637c4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1db9c1ca8b5b039291144a01a2efaef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga1db9c1ca8b5b039291144a01a2efaef2">NUCLEO_UARTx_GPIO_CLK_ENABLE</a>()&#160;&#160;&#160;__GPIOA_CLK_ENABLE()</td></tr>
<tr class="separator:ga1db9c1ca8b5b039291144a01a2efaef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31650f85fa105cdcdc5565140781215a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga31650f85fa105cdcdc5565140781215a">NUCLEO_UARTx_GPIO_CLK_DISABLE</a>()&#160;&#160;&#160;__GPIOA_CLK_DISABLE()</td></tr>
<tr class="separator:ga31650f85fa105cdcdc5565140781215a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab892bafa89544bd146c54b23ab36a00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gab892bafa89544bd146c54b23ab36a00d">NUCLEO_UARTx_CLK_ENABLE</a>()&#160;&#160;&#160;__USART2_CLK_ENABLE()</td></tr>
<tr class="separator:gab892bafa89544bd146c54b23ab36a00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ccfbec22e1ada9515474d8904752f46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga4ccfbec22e1ada9515474d8904752f46">NUCLEO_UARTx_CLK_DISABLE</a>()&#160;&#160;&#160;__USART2_CLK_DISABLE()</td></tr>
<tr class="separator:ga4ccfbec22e1ada9515474d8904752f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b25c5b5ed743ef6e7e220793d817e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga4b25c5b5ed743ef6e7e220793d817e7c">NUCLEO_UARTx_IRQn</a>&#160;&#160;&#160;USART2_IRQn</td></tr>
<tr class="separator:ga4b25c5b5ed743ef6e7e220793d817e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9bbcac01be3aadba82303247aaa2131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gaa9bbcac01be3aadba82303247aaa2131">NUCLEO_UARTx_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaa9bbcac01be3aadba82303247aaa2131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa0a113128bf2ddab22f690e1b93ceff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gaaa0a113128bf2ddab22f690e1b93ceff">NUCLEO_UARTx_TX_DMA_CHANNEL_IRQn</a>&#160;&#160;&#160;DMA1_Channel7_IRQn</td></tr>
<tr class="separator:gaaa0a113128bf2ddab22f690e1b93ceff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd27ba9e201a69384f09b969a00f5583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gabd27ba9e201a69384f09b969a00f5583">NUCLEO_UARTx_TX_DMA_CHANNEL</a>&#160;&#160;&#160;DMA1_Channel7</td></tr>
<tr class="separator:gabd27ba9e201a69384f09b969a00f5583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00df7f238b9f94e1e72f0cc660b1a345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga00df7f238b9f94e1e72f0cc660b1a345">NUCLEO_UARTx_TX_DMA_CHANNEL_IRQHandler</a>&#160;&#160;&#160;DMA1_Channel7_IRQHandler</td></tr>
<tr class="separator:ga00df7f238b9f94e1e72f0cc660b1a345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfef85f891afd5bfcadf5c7ba1aaaea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gadfef85f891afd5bfcadf5c7ba1aaaea4">NUCLEO_UARTx_RX_DMA_CHANNEL_IRQn</a>&#160;&#160;&#160;DMA1_Channel6_IRQn</td></tr>
<tr class="separator:gadfef85f891afd5bfcadf5c7ba1aaaea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4354e2eed5538b234bb712d29f91d76f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga4354e2eed5538b234bb712d29f91d76f">NUCLEO_UARTx_RX_DMA_CHANNEL</a>&#160;&#160;&#160;DMA1_Channel6</td></tr>
<tr class="separator:ga4354e2eed5538b234bb712d29f91d76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga346053fbb942e207281639622f50c538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga346053fbb942e207281639622f50c538">NUCLEO_UARTx_RX_DMA_CHANNEL_IRQHandler</a>&#160;&#160;&#160;DMA1_Channel6_IRQHandler</td></tr>
<tr class="separator:ga346053fbb942e207281639622f50c538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga445bccfa62d617cbb023b32302c4e1c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga445bccfa62d617cbb023b32302c4e1c2">NUCLEO_UARTx_DMA_CLK_ENABLE</a>()&#160;&#160;&#160;__DMA1_CLK_ENABLE()</td></tr>
<tr class="separator:ga445bccfa62d617cbb023b32302c4e1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga202590227823f4e9da25cfe4a5b9c049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga202590227823f4e9da25cfe4a5b9c049">NUCLEO_UARTx_DMA_CLK_DISABLE</a>()&#160;&#160;&#160;__DMA1_CLK_DISABLE()</td></tr>
<tr class="separator:ga202590227823f4e9da25cfe4a5b9c049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9226c45011b47879f4373490f4ebcf10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga9226c45011b47879f4373490f4ebcf10">NUCLEO_UARTx_RX_QUEUE_SIZE</a>&#160;&#160;&#160;(1224)</td></tr>
<tr class="separator:ga9226c45011b47879f4373490f4ebcf10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26869a0dbce48d411ad308008b29a3d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga26869a0dbce48d411ad308008b29a3d7">NUCLEO_UARTx_TX_QUEUE_SIZE</a>&#160;&#160;&#160;(3*1024)</td></tr>
<tr class="separator:ga26869a0dbce48d411ad308008b29a3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d10468f99a2b7bfb7f59955432a32a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga35d10468f99a2b7bfb7f59955432a32a">STM32_EEPROM_BASE</a>&#160;&#160;&#160;FLASH_EEPROM_BASE</td></tr>
<tr class="separator:ga35d10468f99a2b7bfb7f59955432a32a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf20c1304469279373dd997aa0641b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#gadf20c1304469279373dd997aa0641b3f">STM32_TYPEPROGRAM_WORD</a>&#160;&#160;&#160;FLASH_TYPEPROGRAMDATA_WORD</td></tr>
<tr class="separator:gadf20c1304469279373dd997aa0641b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84f667c75c53b2a7b0f8098001a147d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga84f667c75c53b2a7b0f8098001a147d9">STM32_RTC_IRQHandler</a>&#160;&#160;&#160;RTC_WKUP_IRQHandler</td></tr>
<tr class="separator:ga84f667c75c53b2a7b0f8098001a147d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45145767052d2d7a13cbf34ad2b95d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga45145767052d2d7a13cbf34ad2b95d2e">STM32_RTC_IRQn</a>&#160;&#160;&#160;RTC_WKUP_IRQn</td></tr>
<tr class="separator:ga45145767052d2d7a13cbf34ad2b95d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2092b2f2dbd0884b5844d11142b25408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga2092b2f2dbd0884b5844d11142b25408">STM32_GPIO_CLK_DISABLE</a>()&#160;&#160;&#160;{__GPIOB_CLK_DISABLE();__GPIOC_CLK_DISABLE();__GPIOD_CLK_DISABLE();__GPIOE_CLK_DISABLE();__GPIOA_CLK_DISABLE();}</td></tr>
<tr class="separator:ga2092b2f2dbd0884b5844d11142b25408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1bc6f556ad9856ee1f6850cb10aff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_l1_x_x___n_u_c_l_e_o___exported___constants.html#ga4f1bc6f556ad9856ee1f6850cb10aff3">STM32_GPIO_CLK_ENABLE</a>()&#160;&#160;&#160;{__GPIOA_CLK_ENABLE();__GPIOB_CLK_ENABLE();__GPIOC_CLK_ENABLE();__GPIOD_CLK_ENABLE();__GPIOE_CLK_ENABLE();}</td></tr>
<tr class="separator:ga4f1bc6f556ad9856ee1f6850cb10aff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga2fca530ed6bd8ad1ab6e962b0636c8d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fca530ed6bd8ad1ab6e962b0636c8d7">&#9670;&nbsp;</a></span>BUTTON1_EXTI_IRQ_HANDLER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUTTON1_EXTI_IRQ_HANDLER&#160;&#160;&#160;EXTI15_10_IRQHandler</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00219">219</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gaf7bf8bf5977a972c91aeef6c44b71d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7bf8bf5977a972c91aeef6c44b71d10">&#9670;&nbsp;</a></span>BUTTON1_EXTI_IRQn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUTTON1_EXTI_IRQn&#160;&#160;&#160;EXTI15_10_IRQn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00218">218</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gaa7d17d99632f4b9e9875a4902901233a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7d17d99632f4b9e9875a4902901233a">&#9670;&nbsp;</a></span>BUTTON1_GPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUTTON1_GPIO_CLK</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__GPIOC_CLK_ENABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00217">217</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga37bd3fd407a3df6a7279c77466ef124b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37bd3fd407a3df6a7279c77466ef124b">&#9670;&nbsp;</a></span>BUTTON1_GPIO_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUTTON1_GPIO_PORT&#160;&#160;&#160;GPIOC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00216">216</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga02038e7e717ae06db573fa7de54938e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02038e7e717ae06db573fa7de54938e5">&#9670;&nbsp;</a></span>BUTTON1_IRQ_PREEMPTION_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUTTON1_IRQ_PREEMPTION_PRIORITY&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00221">221</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga7219a1ae99e78cb38b88f3149c447047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7219a1ae99e78cb38b88f3149c447047">&#9670;&nbsp;</a></span>BUTTON1_IRQ_SUB_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUTTON1_IRQ_SUB_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00222">222</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga3fb5de016f1625c8bea25d7168481e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fb5de016f1625c8bea25d7168481e39">&#9670;&nbsp;</a></span>BUTTON1_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUTTON1_KEY&#160;&#160;&#160;<a class="el" href="group___s_d_k___e_v_a_l___button___exported___types.html#gga1efbf62e38ae74004084440e3212e6d5a60fdded36114049211edfe95a7ad6335">BUTTON_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00220">220</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga959fbfc26c1b74d4c3e938994113f9ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga959fbfc26c1b74d4c3e938994113f9ab">&#9670;&nbsp;</a></span>BUTTON1_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUTTON1_PIN&#160;&#160;&#160;GPIO_PIN_13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of buttons of the SDL EVAL board. </p>
<p>Key push-button </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00215">215</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga807d2b4c4f1935aa9a162ba931527789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga807d2b4c4f1935aa9a162ba931527789">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_CS_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_CS_PIN&#160;&#160;&#160;GPIO_PIN_9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00253">253</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga76f1e30828ea8cf904ed9cab965d6d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76f1e30828ea8cf904ed9cab965d6d6e">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_CS_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_CS_PORT&#160;&#160;&#160;GPIOA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00252">252</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gaa48719de6a276039e8fd53ca5abf5e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa48719de6a276039e8fd53ca5abf5e69">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_CS_RCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_CS_RCC&#160;&#160;&#160;__GPIOA_CLK_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00254">254</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga8b0d327b2826fc681c087788424639ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b0d327b2826fc681c087788424639ea">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_CS_RCC_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_CS_RCC_SOURCE&#160;&#160;&#160;GPIO_PinSource9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00255">255</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga4921f1d18c74f6211531b40058bc6ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4921f1d18c74f6211531b40058bc6ebd">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_MISO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_MISO_AF&#160;&#160;&#160;GPIO_AF5_SPI1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00240">240</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga6abf7a5e8f1df3ec87277e2400079083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6abf7a5e8f1df3ec87277e2400079083">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_MISO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_MISO_PIN&#160;&#160;&#160;GPIO_PIN_6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00239">239</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gad2d5ac0c6f1001a92fbf64189038b786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2d5ac0c6f1001a92fbf64189038b786">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_MISO_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_MISO_PORT&#160;&#160;&#160;GPIOA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00238">238</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gac6c6fe2e53f3a144d0889fc7364e5ac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6c6fe2e53f3a144d0889fc7364e5ac8">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_MISO_RCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_MISO_RCC&#160;&#160;&#160;__GPIOA_CLK_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00241">241</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gab3e1277522e8bf81a1db34e27b8aba25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3e1277522e8bf81a1db34e27b8aba25">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_MISO_RCC_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_MISO_RCC_SOURCE&#160;&#160;&#160;GPIO_PinSource6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00242">242</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga220f6182da68d324a27cc6910166142a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga220f6182da68d324a27cc6910166142a">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_MOSI_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_MOSI_AF&#160;&#160;&#160;GPIO_AF5_SPI1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00233">233</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga22f651ff85b1a0d77cea38e7e687a120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22f651ff85b1a0d77cea38e7e687a120">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_MOSI_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_MOSI_PIN&#160;&#160;&#160;GPIO_PIN_7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00232">232</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gad512f2fee65e2d577997c2b29839c76d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad512f2fee65e2d577997c2b29839c76d">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_MOSI_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_MOSI_PORT&#160;&#160;&#160;GPIOA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00231">231</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga6542be1a7d5c7c5bd32f374af127eba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6542be1a7d5c7c5bd32f374af127eba1">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_MOSI_RCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_MOSI_RCC&#160;&#160;&#160;__GPIOA_CLK_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00234">234</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga6234ff9d57cbcc722db34be2ca5559b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6234ff9d57cbcc722db34be2ca5559b7">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_MOSI_RCC_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_MOSI_RCC_SOURCE&#160;&#160;&#160;GPIO_PinSource7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00235">235</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga45efc4fff2eda596e09cdea934339a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45efc4fff2eda596e09cdea934339a15">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_NB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_NB&#160;&#160;&#160;SPI1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00226">226</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga6430d14d5325812646ca827e27001e5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6430d14d5325812646ca827e27001e5a">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_RCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_RCC&#160;&#160;&#160;__SPI1_CLK_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00227">227</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gab5f6cda8f660b55c030072ef5ef39474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5f6cda8f660b55c030072ef5ef39474">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_SCLK_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_SCLK_AF&#160;&#160;&#160;GPIO_AF5_SPI1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00247">247</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gaa91dc1f8d82f8503ccb1a67f431554e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa91dc1f8d82f8503ccb1a67f431554e9">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_SCLK_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_SCLK_PIN&#160;&#160;&#160;GPIO_PIN_3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00246">246</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga008042534aeb27e59663ef38c5939c57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga008042534aeb27e59663ef38c5939c57">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_SCLK_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_SCLK_PORT&#160;&#160;&#160;GPIOB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00245">245</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga84ccf1936a30391033da41ffe814c94c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84ccf1936a30391033da41ffe814c94c">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_SCLK_RCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_SCLK_RCC&#160;&#160;&#160;__GPIOB_CLK_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00248">248</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga396adf7fceb96ef12962aa6298f3ed45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga396adf7fceb96ef12962aa6298f3ed45">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_SCLK_RCC_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_SCLK_RCC_SOURCE&#160;&#160;&#160;GPIO_PinSource3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00249">249</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gaa7dff79ad1fda83ee1aa01b211510ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7dff79ad1fda83ee1aa01b211510ee4">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_XNUCLEO_CS_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_XNUCLEO_CS_PIN&#160;&#160;&#160;GPIO_PIN_4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00259">259</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga09f250d46a6055277e335c1e6d89de54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09f250d46a6055277e335c1e6d89de54">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_XNUCLEO_CS_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_XNUCLEO_CS_PORT&#160;&#160;&#160;GPIOB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00258">258</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga4c28ffb724958622832084686f3496ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c28ffb724958622832084686f3496ba">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_XNUCLEO_CS_RCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_XNUCLEO_CS_RCC&#160;&#160;&#160;__GPIOB_CLK_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00260">260</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga869b32bafecfffbda894e8439fc6df0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga869b32bafecfffbda894e8439fc6df0b">&#9670;&nbsp;</a></span>EEPROM_SPI_PERIPH_XNUCLEO_CS_RCC_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EEPROM_SPI_PERIPH_XNUCLEO_CS_RCC_SOURCE&#160;&#160;&#160;GPIO_PinSource4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00261">261</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gab4be2480bf7d44d52aab1190a65a733c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4be2480bf7d44d52aab1190a65a733c">&#9670;&nbsp;</a></span>LEDn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LEDn&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00196">196</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga399f36db7dceb744107788855da49aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga399f36db7dceb744107788855da49aca">&#9670;&nbsp;</a></span>M2S_GPIO_0_CLOCK_NUCLEO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_0_CLOCK_NUCLEO</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__GPIOA_CLK_ENABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00122">122</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga0ebbc1aa37222728a239ea75fe984a57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ebbc1aa37222728a239ea75fe984a57">&#9670;&nbsp;</a></span>M2S_GPIO_0_EXTI_IRQ_HANDLER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_0_EXTI_IRQ_HANDLER&#160;&#160;&#160;EXTI0_IRQHandler</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00131">131</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga2773b165701c9e73ba1b26a6d5d1fa3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2773b165701c9e73ba1b26a6d5d1fa3d">&#9670;&nbsp;</a></span>M2S_GPIO_0_EXTI_IRQN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_0_EXTI_IRQN&#160;&#160;&#160;EXTI0_IRQn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00128">128</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga69360d450fdcc763712996db4a885918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69360d450fdcc763712996db4a885918">&#9670;&nbsp;</a></span>M2S_GPIO_0_EXTI_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_0_EXTI_MODE&#160;&#160;&#160;GPIO_MODE_IT_FALLING</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00127">127</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga27a0e544df0a75e918a3dee0633c45a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27a0e544df0a75e918a3dee0633c45a7">&#9670;&nbsp;</a></span>M2S_GPIO_0_EXTI_PREEMPTION_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_0_EXTI_PREEMPTION_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00129">129</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gaa6e5058d63daeb62a99d7c1ef45a87ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6e5058d63daeb62a99d7c1ef45a87ce">&#9670;&nbsp;</a></span>M2S_GPIO_0_EXTI_SUB_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_0_EXTI_SUB_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00130">130</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga0c4a4b9e49bc87a5d2fb3b488e2e0966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c4a4b9e49bc87a5d2fb3b488e2e0966">&#9670;&nbsp;</a></span>M2S_GPIO_0_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_0_MODE&#160;&#160;&#160;GPIO_MODE_OUTPUT_PP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00126">126</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga128b64ddc7125af4e3dcf650f73bbba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga128b64ddc7125af4e3dcf650f73bbba5">&#9670;&nbsp;</a></span>M2S_GPIO_0_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_0_PIN&#160;&#160;&#160;GPIO_PIN_0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00123">123</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gaa0c44842b92efea456827055ebbaf56f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0c44842b92efea456827055ebbaf56f">&#9670;&nbsp;</a></span>M2S_GPIO_0_PORT_NUCLEO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_0_PORT_NUCLEO&#160;&#160;&#160;GPIOA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00121">121</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga510a8eb8d3ddad68e15715d049b11a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga510a8eb8d3ddad68e15715d049b11a58">&#9670;&nbsp;</a></span>M2S_GPIO_0_PUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_0_PUPD&#160;&#160;&#160;GPIO_NOPULL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00125">125</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga2216af694faea3584d256c0320a3ddec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2216af694faea3584d256c0320a3ddec">&#9670;&nbsp;</a></span>M2S_GPIO_0_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_0_SPEED&#160;&#160;&#160;GPIO_SPEED_HIGH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00124">124</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga5000e6fac3f5b93de1cf39425452f679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5000e6fac3f5b93de1cf39425452f679">&#9670;&nbsp;</a></span>M2S_GPIO_1_CLOCK_NUCLEO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_1_CLOCK_NUCLEO</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__GPIOA_CLK_ENABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00135">135</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga1ed9a1cd786ee8f2f5cbd3e9e58d6b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ed9a1cd786ee8f2f5cbd3e9e58d6b1e">&#9670;&nbsp;</a></span>M2S_GPIO_1_EXTI_IRQ_HANDLER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_1_EXTI_IRQ_HANDLER&#160;&#160;&#160;EXTI4_IRQHandler</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00144">144</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga5ea8bddde54a3bca054abc0d596fa9a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ea8bddde54a3bca054abc0d596fa9a1">&#9670;&nbsp;</a></span>M2S_GPIO_1_EXTI_IRQN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_1_EXTI_IRQN&#160;&#160;&#160;EXTI4_IRQn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00141">141</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga1a60672f03a36b5a80241664f26a15eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a60672f03a36b5a80241664f26a15eb">&#9670;&nbsp;</a></span>M2S_GPIO_1_EXTI_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_1_EXTI_MODE&#160;&#160;&#160;GPIO_MODE_IT_FALLING</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00140">140</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gad149c51bb6936d9722289e742f25413f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad149c51bb6936d9722289e742f25413f">&#9670;&nbsp;</a></span>M2S_GPIO_1_EXTI_PREEMPTION_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_1_EXTI_PREEMPTION_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00142">142</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga50095b6771a9b14111429bff3336054d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50095b6771a9b14111429bff3336054d">&#9670;&nbsp;</a></span>M2S_GPIO_1_EXTI_SUB_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_1_EXTI_SUB_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00143">143</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga4f5e1ec1c4ca90942c7c2174d77e734f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f5e1ec1c4ca90942c7c2174d77e734f">&#9670;&nbsp;</a></span>M2S_GPIO_1_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_1_MODE&#160;&#160;&#160;GPIO_MODE_OUTPUT_PP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00139">139</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gab465da01e62f291aa6f8ca550086e055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab465da01e62f291aa6f8ca550086e055">&#9670;&nbsp;</a></span>M2S_GPIO_1_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_1_PIN&#160;&#160;&#160;GPIO_PIN_4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00136">136</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga3f7f994af6f72d945a647c19505a4978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f7f994af6f72d945a647c19505a4978">&#9670;&nbsp;</a></span>M2S_GPIO_1_PORT_NUCLEO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_1_PORT_NUCLEO&#160;&#160;&#160;GPIOA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00134">134</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga0aadd4a20e3a965bf1b1cafbe08994ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0aadd4a20e3a965bf1b1cafbe08994ef">&#9670;&nbsp;</a></span>M2S_GPIO_1_PUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_1_PUPD&#160;&#160;&#160;GPIO_NOPULL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00138">138</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga6c608d9e486e7ddb77c01ac76cb40db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c608d9e486e7ddb77c01ac76cb40db0">&#9670;&nbsp;</a></span>M2S_GPIO_1_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_1_SPEED&#160;&#160;&#160;GPIO_SPEED_HIGH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00137">137</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gaaa48131aa147f2ba2585b7213f8eab55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa48131aa147f2ba2585b7213f8eab55">&#9670;&nbsp;</a></span>M2S_GPIO_2_CLOCK_NUCLEO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_2_CLOCK_NUCLEO</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__GPIOB_CLK_ENABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00148">148</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gada018e0fee4650faa7146d1e26f32918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada018e0fee4650faa7146d1e26f32918">&#9670;&nbsp;</a></span>M2S_GPIO_2_EXTI_IRQ_HANDLER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_2_EXTI_IRQ_HANDLER&#160;&#160;&#160;EXTI0_IRQHandler</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00157">157</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga1b086c527a19a636e9ed6625627f18c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b086c527a19a636e9ed6625627f18c9">&#9670;&nbsp;</a></span>M2S_GPIO_2_EXTI_IRQN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_2_EXTI_IRQN&#160;&#160;&#160;EXTI0_IRQn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00154">154</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga10e702ee5655735fefc96e7addbfef83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10e702ee5655735fefc96e7addbfef83">&#9670;&nbsp;</a></span>M2S_GPIO_2_EXTI_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_2_EXTI_MODE&#160;&#160;&#160;GPIO_MODE_IT_FALLING</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00153">153</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gaa19d6dc97103123ecccf87fbba86ff78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa19d6dc97103123ecccf87fbba86ff78">&#9670;&nbsp;</a></span>M2S_GPIO_2_EXTI_PREEMPTION_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_2_EXTI_PREEMPTION_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00155">155</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga57d4dc78064a4059c6b8e8145627c5d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57d4dc78064a4059c6b8e8145627c5d1">&#9670;&nbsp;</a></span>M2S_GPIO_2_EXTI_SUB_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_2_EXTI_SUB_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00156">156</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga5d76a4a4c44ef166c6a184b86aae79a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d76a4a4c44ef166c6a184b86aae79a6">&#9670;&nbsp;</a></span>M2S_GPIO_2_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_2_MODE&#160;&#160;&#160;GPIO_MODE_OUTPUT_PP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00152">152</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga18db790b1e5d2c987fdc9e32c172a490"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18db790b1e5d2c987fdc9e32c172a490">&#9670;&nbsp;</a></span>M2S_GPIO_2_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_2_PIN&#160;&#160;&#160;GPIO_PIN_0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00149">149</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga9dc63d2791075a714bf164633c902adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dc63d2791075a714bf164633c902adf">&#9670;&nbsp;</a></span>M2S_GPIO_2_PORT_NUCLEO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_2_PORT_NUCLEO&#160;&#160;&#160;GPIOB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00147">147</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga00fd17c5a51000bb7d40d399744f806b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00fd17c5a51000bb7d40d399744f806b">&#9670;&nbsp;</a></span>M2S_GPIO_2_PUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_2_PUPD&#160;&#160;&#160;GPIO_NOPULL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00151">151</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga35879c36622693a088194fd8d6272cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35879c36622693a088194fd8d6272cad">&#9670;&nbsp;</a></span>M2S_GPIO_2_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_2_SPEED&#160;&#160;&#160;GPIO_SPEED_HIGH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00150">150</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga579564e91adfd50434da139bfcb1b551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga579564e91adfd50434da139bfcb1b551">&#9670;&nbsp;</a></span>M2S_GPIO_3_CLOCK_NUCLEO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_3_CLOCK_NUCLEO</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__GPIOC_CLK_ENABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00162">162</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gaaad465c112646f8bea1562e376d4cda0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaad465c112646f8bea1562e376d4cda0">&#9670;&nbsp;</a></span>M2S_GPIO_3_EXTI_IRQ_HANDLER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_3_EXTI_IRQ_HANDLER&#160;&#160;&#160;EXTI0_IRQHandler</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00171">171</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga1cebec6566061458cc4b0f32192535be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cebec6566061458cc4b0f32192535be">&#9670;&nbsp;</a></span>M2S_GPIO_3_EXTI_IRQN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_3_EXTI_IRQN&#160;&#160;&#160;EXTI0_IRQn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00170">170</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga65a674e0cb1980d5e6189db013b9338c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65a674e0cb1980d5e6189db013b9338c">&#9670;&nbsp;</a></span>M2S_GPIO_3_EXTI_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_3_EXTI_MODE&#160;&#160;&#160;GPIO_MODE_IT_FALLING</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00177">177</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga18e92bb4fa65a20c30f45e936dc5bcb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18e92bb4fa65a20c30f45e936dc5bcb7">&#9670;&nbsp;</a></span>M2S_GPIO_3_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_3_MODE&#160;&#160;&#160;GPIO_MODE_OUTPUT_PP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00176">176</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga1d74e409a3bd1ef00a2b04311930522f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d74e409a3bd1ef00a2b04311930522f">&#9670;&nbsp;</a></span>M2S_GPIO_3_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_3_PIN&#160;&#160;&#160;GPIO_PIN_0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00169">169</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gaab242a33b3882067b7e48384758261a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab242a33b3882067b7e48384758261a6">&#9670;&nbsp;</a></span>M2S_GPIO_3_PORT_NUCLEO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_3_PORT_NUCLEO&#160;&#160;&#160;GPIOC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00161">161</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga686cf7d78f0b12f8e0720f934c872b22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga686cf7d78f0b12f8e0720f934c872b22">&#9670;&nbsp;</a></span>M2S_GPIO_3_PUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_3_PUPD&#160;&#160;&#160;GPIO_NOPULL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00175">175</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga2e8948ee3fab953a81fd8cfe52bc6aab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e8948ee3fab953a81fd8cfe52bc6aab">&#9670;&nbsp;</a></span>M2S_GPIO_3_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_3_SPEED&#160;&#160;&#160;GPIO_SPEED_HIGH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00174">174</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gae362b3165793d59732e34166a54a4580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae362b3165793d59732e34166a54a4580">&#9670;&nbsp;</a></span>M2S_GPIO_EXTI_PREEMPTION_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_EXTI_PREEMPTION_PRIORITY&#160;&#160;&#160;0x0A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00179">179</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gae321156881bd56c2a6eea793d3debabe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae321156881bd56c2a6eea793d3debabe">&#9670;&nbsp;</a></span>M2S_GPIO_SDN_CLOCK_NUCLEO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_SDN_CLOCK_NUCLEO</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__GPIOA_CLK_ENABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00191">191</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gadc5dc85921e7b34197d73a9626e4dc23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc5dc85921e7b34197d73a9626e4dc23">&#9670;&nbsp;</a></span>M2S_GPIO_SDN_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_SDN_MODE&#160;&#160;&#160;GPIO_MODE_OUTPUT_PP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00194">194</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga1441b4debcff02b7e5c6a9c4c087f2ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1441b4debcff02b7e5c6a9c4c087f2ea">&#9670;&nbsp;</a></span>M2S_GPIO_SDN_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_SDN_PIN&#160;&#160;&#160;GPIO_PIN_8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00188">188</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gafe521d7bbc2ca1b194cd3b2154fd7d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe521d7bbc2ca1b194cd3b2154fd7d67">&#9670;&nbsp;</a></span>M2S_GPIO_SDN_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_SDN_PORT&#160;&#160;&#160;GPIOA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00183">183</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga58679cb302f97311d380c30a17030874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58679cb302f97311d380c30a17030874">&#9670;&nbsp;</a></span>M2S_GPIO_SDN_PUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_SDN_PUPD&#160;&#160;&#160;GPIO_PULLUP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00193">193</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga3e474098e9db9a12f3e2b11d9dec2af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e474098e9db9a12f3e2b11d9dec2af3">&#9670;&nbsp;</a></span>M2S_GPIO_SDN_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M2S_GPIO_SDN_SPEED&#160;&#160;&#160;GPIO_SPEED_HIGH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00192">192</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga4a8f56d34eb3d0544a5de15ee872970b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a8f56d34eb3d0544a5de15ee872970b">&#9670;&nbsp;</a></span>NUCLEO_LED1_GPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_LED1_GPIO_CLK&#160;&#160;&#160;__GPIOA_CLK_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00200">200</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga5690e2c5aca01deb87203c3bc2e6995d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5690e2c5aca01deb87203c3bc2e6995d">&#9670;&nbsp;</a></span>NUCLEO_LED1_GPIO_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_LED1_GPIO_PORT&#160;&#160;&#160;GPIOA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00199">199</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga860c99fa4807f5026f013bf62e28aba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga860c99fa4807f5026f013bf62e28aba9">&#9670;&nbsp;</a></span>NUCLEO_LED1_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_LED1_PIN&#160;&#160;&#160;GPIO_PIN_5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00198">198</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga423015361e16c97a369305c38ecf88c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga423015361e16c97a369305c38ecf88c4">&#9670;&nbsp;</a></span>NUCLEO_SPI_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__SPI1_CLK_ENABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00075">75</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga66dc9f57593f709837147decf2b5e793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66dc9f57593f709837147decf2b5e793">&#9670;&nbsp;</a></span>NUCLEO_SPI_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__SPI1_CLK_ENABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00074">74</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gaa5ed8443ef8fd68b641ff3b80ff3f916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5ed8443ef8fd68b641ff3b80ff3f916">&#9670;&nbsp;</a></span>NUCLEO_SPI_DMA_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_DMA_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__HAL_RCC_DMA1_CLK_ENABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00112">112</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gaa6e5fe1ae4ca994707a84b9eed736182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6e5fe1ae4ca994707a84b9eed736182">&#9670;&nbsp;</a></span>NUCLEO_SPI_DMA_RX_IRQHandler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_DMA_RX_IRQHandler&#160;&#160;&#160;DMA1_Channel2_IRQHandler</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00119">119</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga3516bddff8ed920e4c05ecc9ba042b66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3516bddff8ed920e4c05ecc9ba042b66">&#9670;&nbsp;</a></span>NUCLEO_SPI_DMA_RX_IRQn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_DMA_RX_IRQn&#160;&#160;&#160;DMA1_Channel2_IRQn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00117">117</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gad825ea37145fb77ea8b90ad5e153615c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad825ea37145fb77ea8b90ad5e153615c">&#9670;&nbsp;</a></span>NUCLEO_SPI_DMA_TX_IRQHandler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_DMA_TX_IRQHandler&#160;&#160;&#160;DMA1_Channel3_IRQHandler</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00118">118</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gad6d65a6306da4b5cc6a8b8bb70a45eaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6d65a6306da4b5cc6a8b8bb70a45eaf">&#9670;&nbsp;</a></span>NUCLEO_SPI_DMA_TX_IRQn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_DMA_TX_IRQn&#160;&#160;&#160;DMA1_Channel3_IRQn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00116">116</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gaf84956ef7593a052bb8d1e8a7b613564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf84956ef7593a052bb8d1e8a7b613564">&#9670;&nbsp;</a></span>NUCLEO_SPI_PERIPH_CS_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_PERIPH_CS_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__GPIOA_CLK_DISABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00109">109</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga0983e90d33943a85f3991c95c8867e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0983e90d33943a85f3991c95c8867e04">&#9670;&nbsp;</a></span>NUCLEO_SPI_PERIPH_CS_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_PERIPH_CS_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__GPIOA_CLK_ENABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00108">108</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gafdb22d1d29dc78e0f075057343e6b0cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdb22d1d29dc78e0f075057343e6b0cd">&#9670;&nbsp;</a></span>NUCLEO_SPI_PERIPH_CS_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_PERIPH_CS_PIN&#160;&#160;&#160;GPIO_PIN_1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00107">107</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga6ec43f1b4a6ee4f9c558aaa8eea00496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ec43f1b4a6ee4f9c558aaa8eea00496">&#9670;&nbsp;</a></span>NUCLEO_SPI_PERIPH_CS_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_PERIPH_CS_PORT&#160;&#160;&#160;GPIOA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00106">106</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gaa77fe049ce638dfa8d5edc2209017858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa77fe049ce638dfa8d5edc2209017858">&#9670;&nbsp;</a></span>NUCLEO_SPI_PERIPH_MISO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_PERIPH_MISO_AF&#160;&#160;&#160;GPIO_AF5_SPI1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00087">87</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga4d9f2d2a28e2bd8dd38c51472edf2776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d9f2d2a28e2bd8dd38c51472edf2776">&#9670;&nbsp;</a></span>NUCLEO_SPI_PERIPH_MISO_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_PERIPH_MISO_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__GPIOA_CLK_DISABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00089">89</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga7ad2351d8738b90a4fbbcbd543b5239a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ad2351d8738b90a4fbbcbd543b5239a">&#9670;&nbsp;</a></span>NUCLEO_SPI_PERIPH_MISO_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_PERIPH_MISO_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__GPIOA_CLK_ENABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00088">88</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gacd30c814decc1a881697db6b6d5691bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd30c814decc1a881697db6b6d5691bb">&#9670;&nbsp;</a></span>NUCLEO_SPI_PERIPH_MISO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_PERIPH_MISO_PIN&#160;&#160;&#160;GPIO_PIN_6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00086">86</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga4e2da7bd19e73911be1e134cab82f7fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e2da7bd19e73911be1e134cab82f7fc">&#9670;&nbsp;</a></span>NUCLEO_SPI_PERIPH_MISO_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_PERIPH_MISO_PORT&#160;&#160;&#160;GPIOA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00085">85</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gadc2829fcb9bab25b9a72e1aecaaf5461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc2829fcb9bab25b9a72e1aecaaf5461">&#9670;&nbsp;</a></span>NUCLEO_SPI_PERIPH_MOSI_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_PERIPH_MOSI_AF&#160;&#160;&#160;GPIO_AF5_SPI1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00080">80</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga386703814afe8b4e536f41b0bfd6b422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga386703814afe8b4e536f41b0bfd6b422">&#9670;&nbsp;</a></span>NUCLEO_SPI_PERIPH_MOSI_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_PERIPH_MOSI_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__GPIOA_CLK_DISABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00082">82</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga3b3c3326319b0deefd9cce4c66cc1f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b3c3326319b0deefd9cce4c66cc1f6d">&#9670;&nbsp;</a></span>NUCLEO_SPI_PERIPH_MOSI_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_PERIPH_MOSI_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__GPIOA_CLK_ENABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00081">81</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga72ee741387805f3016c1e823dc7086e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72ee741387805f3016c1e823dc7086e9">&#9670;&nbsp;</a></span>NUCLEO_SPI_PERIPH_MOSI_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_PERIPH_MOSI_PIN&#160;&#160;&#160;GPIO_PIN_7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00079">79</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga846af576a44f9ad63d80b28a497aee0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga846af576a44f9ad63d80b28a497aee0d">&#9670;&nbsp;</a></span>NUCLEO_SPI_PERIPH_MOSI_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_PERIPH_MOSI_PORT&#160;&#160;&#160;GPIOA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00078">78</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gaed0a938874d658a1e80ea7771602f0db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed0a938874d658a1e80ea7771602f0db">&#9670;&nbsp;</a></span>NUCLEO_SPI_PERIPH_NB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_PERIPH_NB&#160;&#160;&#160;SPI1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00073">73</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga8de2a2686ce11bf6c82477fb568c3149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8de2a2686ce11bf6c82477fb568c3149">&#9670;&nbsp;</a></span>NUCLEO_SPI_PERIPH_SCLK_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_PERIPH_SCLK_AF&#160;&#160;&#160;GPIO_AF5_SPI1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00094">94</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga6fab3f63c35fdf7f819dc2262e866b59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fab3f63c35fdf7f819dc2262e866b59">&#9670;&nbsp;</a></span>NUCLEO_SPI_PERIPH_SCLK_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_PERIPH_SCLK_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__GPIOB_CLK_DISABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00096">96</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga82cd02702ea9822927d549316cba746a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82cd02702ea9822927d549316cba746a">&#9670;&nbsp;</a></span>NUCLEO_SPI_PERIPH_SCLK_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_PERIPH_SCLK_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__GPIOB_CLK_ENABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00095">95</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga3f09e98e47c2027f07b1a73b4da159a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f09e98e47c2027f07b1a73b4da159a3">&#9670;&nbsp;</a></span>NUCLEO_SPI_PERIPH_SCLK_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_PERIPH_SCLK_PIN&#160;&#160;&#160;GPIO_PIN_3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00093">93</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga11d891038a0699e61af16114fc3bcda6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11d891038a0699e61af16114fc3bcda6">&#9670;&nbsp;</a></span>NUCLEO_SPI_PERIPH_SCLK_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_PERIPH_SCLK_PORT&#160;&#160;&#160;GPIOB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00092">92</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gae2fae654c09d50992648aef7fe7d1651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2fae654c09d50992648aef7fe7d1651">&#9670;&nbsp;</a></span>NUCLEO_SPI_RX_DMA_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_RX_DMA_CHANNEL&#160;&#160;&#160;DMA1_Channel2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00115">115</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gad722a46d95f70795d8296c370942d93c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad722a46d95f70795d8296c370942d93c">&#9670;&nbsp;</a></span>NUCLEO_SPI_TX_DMA_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_SPI_TX_DMA_CHANNEL&#160;&#160;&#160;DMA1_Channel3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00114">114</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga0a56a4a875f236b74dec49c0451ff0a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a56a4a875f236b74dec49c0451ff0a6">&#9670;&nbsp;</a></span>NUCLEO_TIMx_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_TIMx_PRIORITY&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00263">263</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gabcc084c9d36631d87f81d5b250f7651a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcc084c9d36631d87f81d5b250f7651a">&#9670;&nbsp;</a></span>NUCLEO_UARTx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx&#160;&#160;&#160;USART2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00265">265</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gae11bf07d20b79526fc83ca8b3a615cfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae11bf07d20b79526fc83ca8b3a615cfc">&#9670;&nbsp;</a></span>NUCLEO_UARTx_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx_AF&#160;&#160;&#160;GPIO_AF7_USART2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00266">266</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga4ccfbec22e1ada9515474d8904752f46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ccfbec22e1ada9515474d8904752f46">&#9670;&nbsp;</a></span>NUCLEO_UARTx_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__USART2_CLK_DISABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00274">274</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gab892bafa89544bd146c54b23ab36a00d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab892bafa89544bd146c54b23ab36a00d">&#9670;&nbsp;</a></span>NUCLEO_UARTx_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__USART2_CLK_ENABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00273">273</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga202590227823f4e9da25cfe4a5b9c049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga202590227823f4e9da25cfe4a5b9c049">&#9670;&nbsp;</a></span>NUCLEO_UARTx_DMA_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx_DMA_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__DMA1_CLK_DISABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00288">288</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga445bccfa62d617cbb023b32302c4e1c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga445bccfa62d617cbb023b32302c4e1c2">&#9670;&nbsp;</a></span>NUCLEO_UARTx_DMA_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx_DMA_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__DMA1_CLK_ENABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00287">287</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga31650f85fa105cdcdc5565140781215a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31650f85fa105cdcdc5565140781215a">&#9670;&nbsp;</a></span>NUCLEO_UARTx_GPIO_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx_GPIO_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__GPIOA_CLK_DISABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00272">272</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga1db9c1ca8b5b039291144a01a2efaef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1db9c1ca8b5b039291144a01a2efaef2">&#9670;&nbsp;</a></span>NUCLEO_UARTx_GPIO_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx_GPIO_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__GPIOA_CLK_ENABLE()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00271">271</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga4b25c5b5ed743ef6e7e220793d817e7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b25c5b5ed743ef6e7e220793d817e7c">&#9670;&nbsp;</a></span>NUCLEO_UARTx_IRQn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx_IRQn&#160;&#160;&#160;USART2_IRQn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00275">275</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga09a9302f03d50e10cec9708265bb06e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09a9302f03d50e10cec9708265bb06e6">&#9670;&nbsp;</a></span>NUCLEO_UARTx_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx_PORT&#160;&#160;&#160;GPIOA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00267">267</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gaa9bbcac01be3aadba82303247aaa2131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9bbcac01be3aadba82303247aaa2131">&#9670;&nbsp;</a></span>NUCLEO_UARTx_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00276">276</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga4354e2eed5538b234bb712d29f91d76f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4354e2eed5538b234bb712d29f91d76f">&#9670;&nbsp;</a></span>NUCLEO_UARTx_RX_DMA_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx_RX_DMA_CHANNEL&#160;&#160;&#160;DMA1_Channel6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00284">284</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga346053fbb942e207281639622f50c538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga346053fbb942e207281639622f50c538">&#9670;&nbsp;</a></span>NUCLEO_UARTx_RX_DMA_CHANNEL_IRQHandler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx_RX_DMA_CHANNEL_IRQHandler&#160;&#160;&#160;DMA1_Channel6_IRQHandler</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00285">285</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gadfef85f891afd5bfcadf5c7ba1aaaea4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfef85f891afd5bfcadf5c7ba1aaaea4">&#9670;&nbsp;</a></span>NUCLEO_UARTx_RX_DMA_CHANNEL_IRQn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx_RX_DMA_CHANNEL_IRQn&#160;&#160;&#160;DMA1_Channel6_IRQn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00283">283</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gafe176ff04368496354186795b49a63e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe176ff04368496354186795b49a63e8">&#9670;&nbsp;</a></span>NUCLEO_UARTx_RX_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx_RX_PIN&#160;&#160;&#160;GPIO_PIN_2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00268">268</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga9226c45011b47879f4373490f4ebcf10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9226c45011b47879f4373490f4ebcf10">&#9670;&nbsp;</a></span>NUCLEO_UARTx_RX_QUEUE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx_RX_QUEUE_SIZE&#160;&#160;&#160;(1224)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00290">290</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gabd27ba9e201a69384f09b969a00f5583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd27ba9e201a69384f09b969a00f5583">&#9670;&nbsp;</a></span>NUCLEO_UARTx_TX_DMA_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx_TX_DMA_CHANNEL&#160;&#160;&#160;DMA1_Channel7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00279">279</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga00df7f238b9f94e1e72f0cc660b1a345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00df7f238b9f94e1e72f0cc660b1a345">&#9670;&nbsp;</a></span>NUCLEO_UARTx_TX_DMA_CHANNEL_IRQHandler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx_TX_DMA_CHANNEL_IRQHandler&#160;&#160;&#160;DMA1_Channel7_IRQHandler</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00280">280</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gaaa0a113128bf2ddab22f690e1b93ceff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa0a113128bf2ddab22f690e1b93ceff">&#9670;&nbsp;</a></span>NUCLEO_UARTx_TX_DMA_CHANNEL_IRQn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx_TX_DMA_CHANNEL_IRQn&#160;&#160;&#160;DMA1_Channel7_IRQn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00278">278</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gad88b43b5bdc378437468ff9ef637c4a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad88b43b5bdc378437468ff9ef637c4a8">&#9670;&nbsp;</a></span>NUCLEO_UARTx_TX_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx_TX_PIN&#160;&#160;&#160;GPIO_PIN_3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00269">269</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga26869a0dbce48d411ad308008b29a3d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26869a0dbce48d411ad308008b29a3d7">&#9670;&nbsp;</a></span>NUCLEO_UARTx_TX_QUEUE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUCLEO_UARTx_TX_QUEUE_SIZE&#160;&#160;&#160;(3*1024)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00291">291</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga3532619ac34dc397f4285667967fc8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3532619ac34dc397f4285667967fc8e0">&#9670;&nbsp;</a></span>SDK_EVAL_NUCLEO_VER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDK_EVAL_NUCLEO_VER&#160;&#160;&#160;0x81</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00071">71</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga35d10468f99a2b7bfb7f59955432a32a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35d10468f99a2b7bfb7f59955432a32a">&#9670;&nbsp;</a></span>STM32_EEPROM_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_EEPROM_BASE&#160;&#160;&#160;FLASH_EEPROM_BASE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00293">293</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga2092b2f2dbd0884b5844d11142b25408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2092b2f2dbd0884b5844d11142b25408">&#9670;&nbsp;</a></span>STM32_GPIO_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPIO_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;{__GPIOB_CLK_DISABLE();__GPIOC_CLK_DISABLE();__GPIOD_CLK_DISABLE();__GPIOE_CLK_DISABLE();__GPIOA_CLK_DISABLE();}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00300">300</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga4f1bc6f556ad9856ee1f6850cb10aff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f1bc6f556ad9856ee1f6850cb10aff3">&#9670;&nbsp;</a></span>STM32_GPIO_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPIO_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;{__GPIOA_CLK_ENABLE();__GPIOB_CLK_ENABLE();__GPIOC_CLK_ENABLE();__GPIOD_CLK_ENABLE();__GPIOE_CLK_ENABLE();}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00301">301</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga84f667c75c53b2a7b0f8098001a147d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84f667c75c53b2a7b0f8098001a147d9">&#9670;&nbsp;</a></span>STM32_RTC_IRQHandler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTC_IRQHandler&#160;&#160;&#160;RTC_WKUP_IRQHandler</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00297">297</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga45145767052d2d7a13cbf34ad2b95d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45145767052d2d7a13cbf34ad2b95d2e">&#9670;&nbsp;</a></span>STM32_RTC_IRQn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTC_IRQn&#160;&#160;&#160;RTC_WKUP_IRQn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00298">298</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gadf20c1304469279373dd997aa0641b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf20c1304469279373dd997aa0641b3f">&#9670;&nbsp;</a></span>STM32_TYPEPROGRAM_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TYPEPROGRAM_WORD&#160;&#160;&#160;FLASH_TYPEPROGRAMDATA_WORD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00294">294</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga334af922317cdff701a55baa8a6b42f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga334af922317cdff701a55baa8a6b42f4">&#9670;&nbsp;</a></span>TCXO_EN_GPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCXO_EN_GPIO_CLK&#160;&#160;&#160;__GPIOC_CLK_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00205">205</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gad489fee68fb2d86b02b6032461f3a3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad489fee68fb2d86b02b6032461f3a3b3">&#9670;&nbsp;</a></span>TCXO_EN_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCXO_EN_PIN&#160;&#160;&#160;GPIO_PIN_7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00203">203</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="gabaa70f86318791e182e10e3a668649ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaa70f86318791e182e10e3a668649ab">&#9670;&nbsp;</a></span>TCXO_EN_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TCXO_EN_PORT&#160;&#160;&#160;GPIOC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00204">204</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
<a id="ga824498fdabb829f001bb99f4e4c921e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga824498fdabb829f001bb99f4e4c921e0">&#9670;&nbsp;</a></span>USE_STM32L1xx_NUCLEO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_STM32L1xx_NUCLEO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Define for STM32L1xx_NUCLEO board <br />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx__nucleo_8h_source.html#l00068">68</a> of file <a class="el" href="stm32l1xx__nucleo_8h_source.html">stm32l1xx_nucleo.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.10-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Copyright &copy; 2018 by STMicroelectronics. All rights reserved.<br>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
