;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 62
	SUB 100, -100
	JMZ -1, @-20
	SPL 0, <402
	JMZ -1, @-20
	JMZ -1, @-20
	JMP @12, #202
	CMP @121, 106
	JMP @12, #202
	ADD -130, 2
	ADD -130, 2
	CMP @121, 106
	SUB @121, 106
	MOV -1, <-20
	SPL -100, -600
	CMP @121, 103
	SUB 0, 402
	SUB @121, 106
	MOV -1, <-20
	ADD 270, 60
	MOV -1, <-20
	SUB @121, 106
	ADD 0, -102
	ADD 12, @10
	SUB @0, @2
	SUB 100, -100
	SPL 100, -100
	ADD 270, 60
	MOV -1, <-20
	MOV -1, <-20
	ADD 270, 60
	SPL 0, <402
	SUB -100, -600
	MOV -1, <-20
	SUB @121, 106
	SPL 0, <402
	JMZ 211, -60
	ADD 12, @70
	CMP -207, <-120
	SUB #0, -40
	SPL 0, <402
	SUB 210, 60
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
