$date
	Tue Sep  9 22:10:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 & ab_xor $end
$var wire 1 ' and1 $end
$var wire 1 ( and2 $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 % cin $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#10000
0"
1!
0(
1&
0'
0%
1$
0#
#20000
