$date
	Sat May 15 10:04:25 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module half_adder_tb $end
$var wire 1 ! s $end
$var wire 1 " co $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module UUT $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
x!
$end
#2
0!
0"
0$
0#
#4
1!
1$
#6
0$
1#
#8
0!
1"
1$
#13
