-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_g_preamble_phases_ideal_deg_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 6; 
             AddressRange    : integer := 64
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_g_preamble_phases_ideal_deg_ROM_AUTO_1R is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "01000010001101000000000000000000", 
    1 to 2=> "01000011011000010000000000000000", 
    3 to 4=> "01000011000001110000000000000000", 
    5 => "01000010001101000000000000000000", 
    6 to 7=> "01000011000001110000000000000000", 
    8 to 9=> "01000011011000010000000000000000", 
    10 to 11=> "01000010001101000000000000000000", 
    12 => "01000011011000010000000000000000", 
    13 => "01000011100111011000000000000000", 
    14 => "01000011000001110000000000000000", 
    15 => "01000011011000010000000000000000", 
    16 => "01000011000001110000000000000000", 
    17 to 18=> "01000011011000010000000000000000", 
    19 to 20=> "01000011100111011000000000000000", 
    21 to 22=> "01000011000001110000000000000000", 
    23 => "01000011100111011000000000000000", 
    24 => "01000010001101000000000000000000", 
    25 => "01000011011000010000000000000000", 
    26 => "01000011100111011000000000000000", 
    27 => "01000011011000010000000000000000", 
    28 => "01000010001101000000000000000000", 
    29 => "01000011100111011000000000000000", 
    30 to 31=> "01000011000001110000000000000000", 
    32 => "01000011011000010000000000000000", 
    33 => "01000011100111011000000000000000", 
    34 => "01000011000001110000000000000000", 
    35 => "01000011011000010000000000000000", 
    36 => "01000010001101000000000000000000", 
    37 => "01000011000001110000000000000000", 
    38 => "01000010001101000000000000000000", 
    39 => "01000011011000010000000000000000", 
    40 => "01000011000001110000000000000000", 
    41 to 42=> "01000011100111011000000000000000", 
    43 to 44=> "01000011000001110000000000000000", 
    45 to 46=> "01000010001101000000000000000000", 
    47 => "01000011100111011000000000000000", 
    48 => "01000010001101000000000000000000", 
    49 => "01000011100111011000000000000000", 
    50 => "01000011000001110000000000000000", 
    51 => "01000010001101000000000000000000", 
    52 to 53=> "01000011011000010000000000000000", 
    54 to 55=> "01000010001101000000000000000000", 
    56 to 57=> "01000011100111011000000000000000", 
    58 => "01000011011000010000000000000000", 
    59 to 60=> "01000011100111011000000000000000", 
    61 to 62=> "01000010001101000000000000000000", 
    63 => "01000011000001110000000000000000" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

