
---------- Begin Simulation Statistics ----------
simSeconds                                   0.010932                       # Number of seconds simulated (Second)
simTicks                                  10932073983                       # Number of ticks simulated (Tick)
finalTick                                 10932073983                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      8.60                       # Real time elapsed on the host (Second)
hostTickRate                               1270508888                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    5368824                       # Number of bytes of host memory used (Byte)
simInsts                                      7618666                       # Number of instructions simulated (Count)
simOps                                       13337366                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   885420                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1550031                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         32829051                       # Number of cpu cycles simulated (Cycle)
system.cpu.numUsrCycles                             0                       # Number of user mode cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.bitmapStores                             0                       # Number of bitmap store requests (Count)
system.cpu.lookupFull                               0                       # Number of time lookup table is full (Count)
system.cpu.evictStores                              0                       # Number of eviction store requests (Count)
system.cpu.redundantStores                          0                       # Number of redundant store requests (Count)
system.cpu.watermarkStores                          0                       # Number of high watermark store requests (Count)
system.cpu.stackStores                              5                       # Number of stack demand store (Count)
system.cpu.flushStores                              0                       # Number of flush store (Count)
system.cpu.dcache.demandHits::cpu.data        5702215                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           5702215                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       5702215                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          5702215                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        16139                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           16139                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        16139                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          16139                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1075128129                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1075128129                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1075128129                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1075128129                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      5718354                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       5718354                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      5718354                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      5718354                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.002822                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.002822                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.002822                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.002822                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 66616.774831                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 66616.774831                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 66616.774831                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 66616.774831                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        14346                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             14346                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        16139                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        16139                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        16139                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        16139                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data         1367                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total         1367                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1064379555                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1064379555                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1064379555                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1064379555                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data    156287223                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total    156287223                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002822                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002822                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002822                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002822                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 65950.774831                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 65950.774831                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 65950.774831                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 65950.774831                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 114328.619605                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 114328.619605                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.replacements                  14945                       # number of replacements (Count)
system.cpu.dcache.CleanInvalidReq.missLatency::cpu.data       374292                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.missLatency::total       374292                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.mshrMisses::cpu.data           14                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMisses::total           14                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::cpu.data       364968                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::total       364968                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::cpu.data 26069.142857                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::total 26069.142857                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.missLatency::cpu.data     17511138                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.missLatency::total     17511138                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.mshrMisses::cpu.data          651                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total          651                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::cpu.data     17077572                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total     17077572                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::cpu.data 26232.829493                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total 26232.829493                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      4063682                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         4063682                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          703                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           703                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     42063228                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     42063228                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      4064385                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      4064385                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000173                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000173                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 59833.894737                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 59833.894737                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          703                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          703                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data          682                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total          682                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     41595030                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     41595030                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data    156287223                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total    156287223                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000173                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000173                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 59167.894737                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 59167.894737                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 229160.151026                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 229160.151026                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1638533                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1638533                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        15436                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        15436                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1033064901                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1033064901                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1653969                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1653969                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.009333                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.009333                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 66925.686771                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 66925.686771                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        15436                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        15436                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data          685                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total          685                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1022784525                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1022784525                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.009333                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.009333                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 66259.686771                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 66259.686771                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           489.438786                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              5448440                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              14959                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             364.224881                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              449883                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   489.438786                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.955935                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.955935                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           59                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          234                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          219                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           45767623                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          45767623                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker           38                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total           38                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker           38                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total           38                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker           58                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total           58                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker           58                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total           58                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker       725607                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total       725607                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker       725607                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total       725607                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker           96                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total           96                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker           96                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total           96                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.604167                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.604167                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.604167                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.604167                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 12510.465517                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 12510.465517                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 12510.465517                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 12510.465517                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.writebacks::writebacks           31                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.writebacks::total           31                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker           58                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total           58                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker           58                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total           58                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker       686979                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total       686979                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker       686979                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total       686979                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.604167                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.604167                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.604167                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.604167                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 11844.465517                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 11844.465517                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 11844.465517                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 11844.465517                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements           44                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker           21                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total           21                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker           52                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total           52                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker       699966                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total       699966                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker           73                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total           73                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.712329                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.712329                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 13460.884615                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 13460.884615                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker           52                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total           52                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker       665334                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total       665334                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.712329                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.712329                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 12794.884615                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 12794.884615                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.hits::cpu.mmu.dtb.walker           17                       # number of WriteReq hits (Count)
system.cpu.dtb_walker_cache.WriteReq.hits::total           17                       # number of WriteReq hits (Count)
system.cpu.dtb_walker_cache.WriteReq.misses::cpu.mmu.dtb.walker            6                       # number of WriteReq misses (Count)
system.cpu.dtb_walker_cache.WriteReq.misses::total            6                       # number of WriteReq misses (Count)
system.cpu.dtb_walker_cache.WriteReq.missLatency::cpu.mmu.dtb.walker        25641                       # number of WriteReq miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.missLatency::total        25641                       # number of WriteReq miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.accesses::cpu.mmu.dtb.walker           23                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.WriteReq.accesses::total           23                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.WriteReq.missRate::cpu.mmu.dtb.walker     0.260870                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.missRate::total     0.260870                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.avgMissLatency::cpu.mmu.dtb.walker  4273.500000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.avgMissLatency::total  4273.500000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.mshrMisses::cpu.mmu.dtb.walker            6                       # number of WriteReq MSHR misses (Count)
system.cpu.dtb_walker_cache.WriteReq.mshrMisses::total            6                       # number of WriteReq MSHR misses (Count)
system.cpu.dtb_walker_cache.WriteReq.mshrMissLatency::cpu.mmu.dtb.walker        21645                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.mshrMissLatency::total        21645                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.mshrMissRate::cpu.mmu.dtb.walker     0.260870                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.mshrMissRate::total     0.260870                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.avgMshrMissLatency::cpu.mmu.dtb.walker  3607.500000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.avgMshrMissLatency::total  3607.500000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse     5.365203                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs           80                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs           44                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     1.818182                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick       367965                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker     5.365203                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.335325                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.335325                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024            8                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses          244                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses          244                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts      7618666                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numUsrInsts            0                       # Number of user space instructions committed (Count)
system.cpu.exec_context.thread_0.numOps      13337366                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses     13329742                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns         6752                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts       840514                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts     13329742                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads     21756082                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites     10819339                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads      4336700                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites      5008860                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads      7429289                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites          104                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs      5720400                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts      4065068                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts      1655332                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles     32829051                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches       855090                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass         1759      0.01%      0.01% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu      7615189     57.10%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            4      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv           14      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     57.11% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead      4065068     30.48%     87.59% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      1655332     12.41%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total     13337366                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst        9383744                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           9383744                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       9383744                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          9383744                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          343                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             343                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          343                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            343                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     23428548                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     23428548                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     23428548                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     23428548                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      9384087                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       9384087                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      9384087                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      9384087                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000037                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000037                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000037                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000037                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 68304.804665                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 68304.804665                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 68304.804665                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 68304.804665                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 2                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          343                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          343                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          343                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          343                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     23200110                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     23200110                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     23200110                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     23200110                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67638.804665                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67638.804665                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67638.804665                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67638.804665                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                      2                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      9383744                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         9383744                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          343                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           343                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     23428548                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     23428548                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      9384087                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      9384087                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000037                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000037                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 68304.804665                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 68304.804665                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          343                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          343                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     23200110                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     23200110                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67638.804665                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67638.804665                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           137.978058                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                   44                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  3                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              14.666667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              298701                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   137.978058                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.269488                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.269488                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          340                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           57                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          156                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           97                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.664062                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           75073039                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          75073039                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           10                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           10                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           10                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           10                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           17                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           17                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           17                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           17                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       291042                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       291042                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       291042                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       291042                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           27                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           27                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           27                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           27                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.629630                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.629630                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.629630                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.629630                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 17120.117647                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 17120.117647                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 17120.117647                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 17120.117647                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.writebacks::writebacks            6                       # number of writebacks (Count)
system.cpu.itb_walker_cache.writebacks::total            6                       # number of writebacks (Count)
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           17                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           17                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           17                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           17                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       279720                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       279720                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       279720                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       279720                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.629630                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.629630                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.629630                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.629630                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 16454.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 16454.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 16454.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 16454.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            9                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           17                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           17                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       291042                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       291042                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           17                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           17                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 17120.117647                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 17120.117647                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           17                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           17                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       279720                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       279720                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 16454.117647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 16454.117647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.WriteReq.hits::cpu.mmu.itb.walker           10                       # number of WriteReq hits (Count)
system.cpu.itb_walker_cache.WriteReq.hits::total           10                       # number of WriteReq hits (Count)
system.cpu.itb_walker_cache.WriteReq.accesses::cpu.mmu.itb.walker           10                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.WriteReq.accesses::total           10                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     0.414619                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           24                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           15                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.600000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick        84915                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     0.414619                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.025914                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.025914                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           71                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           71                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::cpu.mmu.dtb.walker           31                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.mmu.itb.walker            9                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.inst             7                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data           171                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total              218                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.mmu.dtb.walker           31                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.mmu.itb.walker            9                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.inst            7                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data          171                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total             218                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.mmu.dtb.walker            8                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.mmu.itb.walker            4                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.inst          336                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data        15300                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total          15648                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.mmu.dtb.walker            8                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.mmu.itb.walker            4                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst          336                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data        15300                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total         15648                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.mmu.dtb.walker       488178                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.mmu.itb.walker       228438                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.inst     22948362                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data   1052170110                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total   1075835088                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.mmu.dtb.walker       488178                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.mmu.itb.walker       228438                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst     22948362                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data   1052170110                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total   1075835088                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.mmu.dtb.walker           39                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.mmu.itb.walker           13                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.inst          343                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data        15471                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total        15866                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.dtb.walker           39                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.itb.walker           13                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst          343                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data        15471                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total        15866                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.mmu.dtb.walker     0.205128                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.mmu.itb.walker     0.307692                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.inst     0.979592                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.988947                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.986260                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.mmu.dtb.walker     0.205128                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.mmu.itb.walker     0.307692                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.979592                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.988947                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.986260                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.mmu.dtb.walker 61022.250000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.mmu.itb.walker 57109.500000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 68298.696429                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 68769.288235                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::total 68752.242331                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.mmu.dtb.walker 61022.250000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.mmu.itb.walker 57109.500000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 68298.696429                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 68769.288235                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::total 68752.242331                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks         7335                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total             7335                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrMisses::cpu.mmu.dtb.walker            8                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.mmu.itb.walker            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst          336                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data        15300                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total        15648                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.mmu.dtb.walker            8                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.mmu.itb.walker            4                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst          336                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data        15300                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total        15648                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrUncacheable::cpu.data         1367                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.overallMshrUncacheable::total         1367                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.mmu.dtb.walker       464202                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.mmu.itb.walker       216450                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst     21941370                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data   1006316010                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total   1028938032                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.mmu.dtb.walker       464202                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.mmu.itb.walker       216450                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst     21941370                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data   1006316010                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total   1028938032                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::cpu.data    153561951                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::total    153561951                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.205128                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.mmu.itb.walker     0.307692                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.979592                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.988947                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.986260                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.205128                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.mmu.itb.walker     0.307692                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.979592                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.988947                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.986260                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 58025.250000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 54112.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 65301.696429                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 65772.288235                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 65755.242331                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 58025.250000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 54112.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 65301.696429                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 65772.288235                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 65755.242331                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::cpu.data 112335.004389                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::total 112335.004389                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.l2cache.replacements                  7454                       # number of replacements (Count)
system.cpu.l2cache.CleanInvalidReq.missLatency::cpu.data       305028                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.missLatency::total       305028                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.mshrMisses::cpu.data           14                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMisses::total           14                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::cpu.data       313686                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::total       313686                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::cpu.data 22406.142857                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::total 22406.142857                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.missLatency::cpu.data     16644006                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.missLatency::total     16644006                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.mshrMisses::cpu.data          651                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.l2cache.CleanSharedReq.mshrMisses::total          651                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.l2cache.CleanSharedReq.mshrMissLatency::cpu.data     14692959                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.mshrMissLatency::total     14692959                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.l2cache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.l2cache.CleanSharedReq.avgMshrMissLatency::cpu.data 22569.829493                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.avgMshrMissLatency::total 22569.829493                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::cpu.inst            7                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total            7                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst          336                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total          336                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst     22948362                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total     22948362                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst          343                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total          343                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst     0.979592                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.979592                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 68298.696429                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 68298.696429                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst          336                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total          336                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst     21941370                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total     21941370                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.979592                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.979592                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 65301.696429                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 65301.696429                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data          110                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total          110                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data        14658                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total        14658                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data   1011246741                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total   1011246741                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data        14768                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total        14768                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.992551                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.992551                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 68989.407900                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 68989.407900                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data        14658                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total        14658                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data    967316715                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total    967316715                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.992551                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.992551                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 65992.407900                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 65992.407900                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.mshrUncacheable::cpu.data          682                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheable::total          682                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::cpu.data    153561951                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::total    153561951                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::cpu.data 225164.151026                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::total 225164.151026                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.mmu.dtb.walker           31                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.mmu.itb.walker            9                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.data           61                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total          101                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.mmu.dtb.walker            8                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data          642                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total          654                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.mmu.dtb.walker       488178                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.mmu.itb.walker       228438                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data     40923369                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total     41639985                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.dtb.walker           39                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.itb.walker           13                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data          703                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total          755                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.205128                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.mmu.itb.walker     0.307692                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.913229                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.866225                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 61022.250000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 57109.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 63743.565421                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 63669.701835                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker            8                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data          642                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total          654                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker       464202                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       216450                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     38999295                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total     39679947                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.205128                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.307692                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.913229                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.866225                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 58025.250000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 54112.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 60746.565421                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 60672.701835                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.hits::cpu.mmu.dtb.walker            1                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::cpu.data          668                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total          669                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.misses::cpu.mmu.dtb.walker            1                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::total            1                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.missLatency::cpu.mmu.dtb.walker         7326                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.missLatency::total         7326                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.accesses::cpu.mmu.dtb.walker            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data          668                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total          670                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.missRate::cpu.mmu.dtb.walker     0.500000                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::total     0.001493                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMissLatency::cpu.mmu.dtb.walker         7326                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMissLatency::total         7326                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.mshrMisses::cpu.mmu.dtb.walker            1                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::total            1                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::cpu.mmu.dtb.walker         4329                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::total         4329                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissRate::cpu.mmu.dtb.walker     0.500000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::total     0.001493                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::cpu.mmu.dtb.walker         4329                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::total         4329                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WriteClean.hits::writebacks          663                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.hits::total          663                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.accesses::writebacks          663                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.accesses::total          663                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::cpu.data          685                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::total          685                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WritebackClean.hits::writebacks            2                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total            2                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks            2                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total            2                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks        14383                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total        14383                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks        14383                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total        14383                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         5560.373115                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs               15061                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs              7466                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              2.017278                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick              81585                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks     1.513910                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.dtb.walker     3.714149                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.itb.walker     1.705323                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst    98.452192                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  5454.987541                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.000185                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.dtb.walker     0.000453                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.itb.walker     0.000208                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.012018                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.665892                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.678756                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1          257                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2         4292                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3         3607                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses            541274                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses           541274                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                 4064409                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1654660                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        17                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         7                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 9384092                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         5                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadReq             682                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadResp           1797                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteReq            685                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteResp           685                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty        21718                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean            2                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteClean          665                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict          734                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeReq          674                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeResp          674                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq         14768                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp        14768                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq          343                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq          772                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedReq          651                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedResp          651                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidReq           14                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidResp           14                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port          688                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port        51952                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port           39                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port          143                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total              52822                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        22080                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      1952318                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port         4480                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total             1980094                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                        7475                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic                470528                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples         26043                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.005453                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.073641                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0               25901     99.45%     99.45% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1                 142      0.55%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::3                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::4                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total           26043                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy       21657987                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy        342657                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy      16581735                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer2.occupancy         16983                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer3.occupancy         53946                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests        32222                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests        16337                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops          111                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops          111                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   675                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  675                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  666                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 666                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio         2652                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.pci_host.pio           18                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total         2682                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     2682                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio            6                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio         1326                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.pci_host.pio           34                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total         1366                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1366                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer10.occupancy             3013718                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer15.occupancy               15000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer3.occupancy                13469                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy             2016000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu.mmu.dtb.walker            1                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.mmu.itb.walker            1                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.data                     97                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                        99                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu.mmu.dtb.walker            1                       # number of overall hits (Count)
system.l3.overallHits::cpu.mmu.itb.walker            1                       # number of overall hits (Count)
system.l3.overallHits::cpu.data                    97                       # number of overall hits (Count)
system.l3.overallHits::total                       99                       # number of overall hits (Count)
system.l3.demandMisses::cpu.mmu.dtb.walker            7                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.inst                  336                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.data                15203                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   15549                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu.mmu.dtb.walker            7                       # number of overall misses (Count)
system.l3.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.l3.overallMisses::cpu.inst                 336                       # number of overall misses (Count)
system.l3.overallMisses::cpu.data               15203                       # number of overall misses (Count)
system.l3.overallMisses::total                  15549                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu.mmu.dtb.walker       445554                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.mmu.itb.walker       204462                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.inst        21381930                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.data       980324361                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         1002356307                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu.mmu.dtb.walker       445554                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.mmu.itb.walker       204462                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.inst       21381930                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.data      980324361                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        1002356307                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu.mmu.dtb.walker            8                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.mmu.itb.walker            4                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.inst                336                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.data              15300                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                 15648                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu.mmu.dtb.walker            8                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.mmu.itb.walker            4                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.inst               336                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.data             15300                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                15648                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu.mmu.dtb.walker     0.875000                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.mmu.itb.walker     0.750000                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.data           0.993660                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.993673                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu.mmu.dtb.walker     0.875000                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.mmu.itb.walker     0.750000                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.data          0.993660                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.993673                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu.mmu.dtb.walker 63650.571429                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.mmu.itb.walker        68154                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.inst 63636.696429                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.data 64482.296981                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    64464.358287                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.mmu.dtb.walker 63650.571429                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.mmu.itb.walker        68154                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.inst 63636.696429                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.data 64482.296981                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   64464.358287                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.demandMshrMisses::cpu.mmu.dtb.walker            7                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.inst              336                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.data            15203                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               15549                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu.mmu.dtb.walker            7                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.inst             336                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.data           15203                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              15549                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::cpu.data         1367                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total          1367                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu.mmu.dtb.walker       409329                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.mmu.itb.walker       188906                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.inst     19646521                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.data    901856663                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total      922101419                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.mmu.dtb.walker       409329                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.mmu.itb.walker       188906                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.inst     19646521                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.data    901856663                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total     922101419                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrUncacheableLatency::cpu.data    147996699                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::total    147996699                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.demandMshrMissRate::cpu.mmu.dtb.walker     0.875000                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.mmu.itb.walker     0.750000                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.data       0.993660                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.993673                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu.mmu.dtb.walker     0.875000                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.mmu.itb.walker     0.750000                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.data      0.993660                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.993673                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 58475.571429                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.mmu.itb.walker 62968.666667                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.inst 58471.788690                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.data 59320.967112                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 59302.940318                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 58475.571429                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.mmu.itb.walker 62968.666667                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.inst 58471.788690                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.data 59320.967112                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 59302.940318                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::cpu.data 108263.861741                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::total 108263.861741                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.replacements                              0                       # number of replacements (Count)
system.l3.CleanInvalidReq.missLatency::cpu.data       276390                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.missLatency::total       276390                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.mshrMisses::cpu.data           14                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMisses::total           14                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMissLatency::cpu.data       204705                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissLatency::total       204705                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.avgMshrMissLatency::cpu.data 14621.785714                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMshrMissLatency::total 14621.785714                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanSharedReq.missLatency::cpu.data     12958695                       # number of CleanSharedReq miss ticks (Tick)
system.l3.CleanSharedReq.missLatency::total     12958695                       # number of CleanSharedReq miss ticks (Tick)
system.l3.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.l3.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.l3.CleanSharedReq.mshrMisses::cpu.data          651                       # number of CleanSharedReq MSHR misses (Count)
system.l3.CleanSharedReq.mshrMisses::total          651                       # number of CleanSharedReq MSHR misses (Count)
system.l3.CleanSharedReq.mshrMissLatency::cpu.data      9598348                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.l3.CleanSharedReq.mshrMissLatency::total      9598348                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.l3.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.l3.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.l3.CleanSharedReq.avgMshrMissLatency::cpu.data 14744.006144                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.l3.CleanSharedReq.avgMshrMissLatency::total 14744.006144                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu.data                 73                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                    73                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu.data            14585                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               14585                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu.data    942521868                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total      942521868                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu.data          14658                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             14658                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu.data       0.995020                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.995020                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu.data 64622.685499                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 64622.685499                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu.data        14585                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           14585                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu.data    867244637                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total    867244637                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu.data     0.995020                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.995020                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu.data 59461.408091                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 59461.408091                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadReq.mshrUncacheable::cpu.data          682                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::total          682                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheableLatency::cpu.data    147996699                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::total    147996699                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.avgMshrUncacheableLatency::cpu.data 217003.957478                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::total 217003.957478                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu.mmu.dtb.walker            1                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.mmu.itb.walker            1                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.data             24                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total                26                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu.mmu.dtb.walker            7                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.inst          336                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.data          618                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total             964                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu.mmu.dtb.walker       445554                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.mmu.itb.walker       204462                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.inst     21381930                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.data     37802493                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total     59834439                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu.mmu.dtb.walker            8                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.inst          336                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.data          642                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total           990                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.875000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.mmu.itb.walker     0.750000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.data     0.962617                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.973737                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 63650.571429                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        68154                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.inst 63636.696429                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.data 61169.082524                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 62068.920124                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker            7                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.inst          336                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.data          618                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total          964                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker       409329                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       188906                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.inst     19646521                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.data     34612026                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total     54856782                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.875000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.750000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.data     0.962617                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.973737                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 58475.571429                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 62968.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.inst 58471.788690                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.data 56006.514563                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 56905.375519                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu.mmu.dtb.walker            1                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                    1                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu.mmu.dtb.walker            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total                1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WriteClean.hits::writebacks             665                       # number of WriteClean hits (Count)
system.l3.WriteClean.hits::total                  665                       # number of WriteClean hits (Count)
system.l3.WriteClean.accesses::writebacks          665                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.accesses::total              665                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.mshrMisses::writebacks          665                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMisses::total            665                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMissRate::writebacks            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteClean.mshrMissRate::total            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteReq.mshrUncacheable::cpu.data          685                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total          685                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks         7335                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total             7335                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks         7335                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total         7335                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                  6300.117469                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                           60                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                         14                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       4.285714                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       76000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::cpu.mmu.dtb.walker     6.092352                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.itb.walker     2.999961                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.inst       137.710730                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data      6153.314427                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::cpu.mmu.dtb.walker     0.000186                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.itb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.inst             0.004203                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.187784                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.192264                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          15535                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                   36                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  251                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                 4281                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                10086                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                  881                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.474091                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                     404701                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                    404701                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples         7.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       336.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     15189.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000759090                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               34627                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       15549                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        665                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     15549                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      665                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     14                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                   657                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       3.44                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 15549                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  665                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   15535                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::64                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::65                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::66                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::67                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::68                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::69                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::70                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::71                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::72                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::73                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::74                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::75                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::76                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::77                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::78                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::79                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::80                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::81                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::82                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::83                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::84                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::85                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::86                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::87                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::88                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::89                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::90                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::91                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::92                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::93                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::94                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::95                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::96                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::97                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::98                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::99                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::100                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::101                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::102                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::103                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::104                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::105                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::106                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::107                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::108                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::109                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::110                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::111                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::112                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::113                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::114                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::115                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::116                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::117                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::118                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::119                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::120                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::121                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::122                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::123                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::124                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::125                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::126                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::127                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::128                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::129                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::130                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::131                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::132                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::133                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::134                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::135                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::136                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::137                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::138                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::139                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::140                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::141                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::142                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::143                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::144                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::145                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::146                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::147                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::148                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::149                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::150                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::151                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::152                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::153                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::154                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::155                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::156                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::157                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::158                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::159                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::160                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::161                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::162                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::163                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::164                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::165                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::166                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::167                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::168                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::169                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::170                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::171                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::172                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::173                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::174                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::175                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  995136                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                42560                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              91029021.71605255                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              3893131.35514663                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   10931991732                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     674231.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        21504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       972096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 40980.330054175050                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 17562.998594646448                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 1967055.842600402189                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 88921461.884694963694                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker            7                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          336                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        15203                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          665                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker       179084                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker        90960                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      8563239                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    400713769                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     25583.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     30320.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     25485.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26357.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        21504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       967616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         989760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        21504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        21504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        42560                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        42560                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          336                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        15119                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           15465                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          665                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            665                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker        40980                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        17563                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        1967056                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       88511659                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          90537258                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1967056                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1967056                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      3893131                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          3893131                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      3893131                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker        40980                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        17563                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1967056                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      88511659                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         94430389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                15451                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          725                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          913                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          774                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          681                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          646                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          619                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          458                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          400                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          389                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          385                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          387                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               135035500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              51482732                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          405304392                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8739.60                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26231.60                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               13835                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.54                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1614                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   612.599752                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   528.326163                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   247.266594                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           91      5.64%      5.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           75      4.65%     10.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           82      5.08%     15.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           48      2.97%     18.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          265     16.42%     34.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          783     48.51%     83.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           18      1.12%     84.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           10      0.62%     85.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          242     14.99%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1614                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                988864                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               90.455297                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.47                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.47                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.54                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    3137464.512000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    4162926.163200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   39076683.072000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1945070188.588735                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 4548878748.388865                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 3641274619.315219                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  10181600630.039896                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   931.351237                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5547676517                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    491400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4892997466                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    1902438.720000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    2529267.888000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   25915117.804800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1945070188.588735                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 3323237101.228860                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 4583010574.195210                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  9881664688.425488                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   903.914912                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6993576032                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    491400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3447097951                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.nvm.bytesRead::cpu.data         5376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesRead::total            5376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.numReads::cpu.data            84                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numReads::total               84                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.bwRead::cpu.data          491764                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwRead::total             491764                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::cpu.data         491764                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::total            491764                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.readBursts                    84                       # Number of NVM read bursts (Count)
system.mem_ctrls.nvm.writeBursts                    0                       # Number of NVM write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::0            24                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::1             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::2             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::3             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::4             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::5             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::6             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::7             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::8             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::9             4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::10            4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::11            4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::12            4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::13            4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::14            4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::15            4                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.totQLat                  1912500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.nvm.totBusLat                1260000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.nvm.totMemAccLat             4242660                       # Total ticks spent from burst creation until serviced by the NVM (Tick)
system.mem_ctrls.nvm.avgQLat                 22767.86                       # Average queueing delay per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgBusLat               15000.00                       # Average bus latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgMemAccLat            50507.86                       # Average memory access latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgRdBW                     0.49                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.avgWrBW                     0.00                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.peakBW                   4266.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.nvm.busUtil                     0.01                       # NVM Data bus utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilRead                 0.01                       # NVM Data bus read utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilWrite                0.00                       # NVM Data bus write utilization in percentage (Ratio)
system.mem_ctrls.nvm.pendingReads::samples           84                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::0               84    100.00%    100.00% # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::total           84                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.bytesPerBank::samples           34                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::mean     73.411765                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::gmean    69.437690                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::stdev    35.694085                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::64-65           31     91.18%     91.18% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::128-129            2      5.88%     97.06% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::256-257            1      2.94%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::total           34                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  682                       # Transaction distribution (Count)
system.membus.transDist::ReadResp                1646                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 685                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                685                       # Transaction distribution (Count)
system.membus.transDist::WriteClean               665                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 4                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              14585                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             14585                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            964                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedReq           651                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq           14                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.bridge.cpu_side_port         2682                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.cpu.interrupts.pio           52                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port        32432                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total        35166                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   35166                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.bridge.cpu_side_port         1366                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.cpu.interrupts.pio          104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      1037696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total      1039166                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1039166                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                4                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              17585                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    17585    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                17585                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             2312813                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy               57637                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy            27522235                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy           87461948                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          16218                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          669                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.transDist::ReadReq                 682                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadResp               1672                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq                685                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp               685                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty         7335                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteClean              665                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict                8                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq                5                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp               1                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             14658                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            14658                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq           990                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanSharedReq          651                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanSharedResp          651                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidReq           14                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidResp           14                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port        43374                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port      1514942                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                               4                       # Total snoops (Count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples             17685                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                   17685    100.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total               17685                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED  10932073983                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy           14110542                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy          16762871                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests         23661                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests         8014                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.014690                       # Number of seconds simulated (Second)
simTicks                                  14690285343                       # Number of ticks simulated (Tick)
finalTick                                 25622811873                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     14.42                       # Real time elapsed on the host (Second)
hostTickRate                               1018422273                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    5370872                       # Number of bytes of host memory used (Byte)
simInsts                                     18125035                       # Number of instructions simulated (Count)
simOps                                       30974132                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1256534                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2147308                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         44114971                       # Number of cpu cycles simulated (Cycle)
system.cpu.numUsrCycles                             0                       # Number of user mode cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.bitmapStores                         68355                       # Number of bitmap store requests (Count)
system.cpu.lookupFull                         1255480                       # Number of time lookup table is full (Count)
system.cpu.evictStores                        1255520                       # Number of eviction store requests (Count)
system.cpu.redundantStores                    1193586                       # Number of redundant store requests (Count)
system.cpu.watermarkStores                       6389                       # Number of high watermark store requests (Count)
system.cpu.stackStores                        2055879                       # Number of stack demand store (Count)
system.cpu.flushStores                             32                       # Number of flush store (Count)
system.cpu.dcache.demandHits::cpu.mmu.dtb.walker      1328689                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::cpu.data        8861460                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          10190149                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.mmu.dtb.walker      1328689                       # number of overall hits (Count)
system.cpu.dcache.overallHits::cpu.data       8861460                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         10190149                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.mmu.dtb.walker         1607                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::cpu.data        81981                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           83588                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.mmu.dtb.walker         1607                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::cpu.data        81981                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          83588                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.mmu.dtb.walker      7898427                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::cpu.data   1234274490                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1242172917                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.mmu.dtb.walker      7898427                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1234274490                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1242172917                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.mmu.dtb.walker      1330296                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::cpu.data      8943441                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      10273737                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.mmu.dtb.walker      1330296                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      8943441                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     10273737                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.mmu.dtb.walker     0.001208                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::cpu.data     0.009167                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.008136                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.mmu.dtb.walker     0.001208                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.009167                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.008136                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.mmu.dtb.walker  4915.013690                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::cpu.data 15055.616423                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 14860.660825                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.mmu.dtb.walker  4915.013690                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 15055.616423                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 14860.660825                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        77369                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             77369                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.mmu.dtb.walker           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total            12                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.mmu.dtb.walker           12                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.mmu.dtb.walker         1595                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        81981                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        83576                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.mmu.dtb.walker         1595                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        81981                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        83576                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data         1506                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total         1506                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.mmu.dtb.walker      6772221                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1179675144                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1186447365                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.mmu.dtb.walker      6772221                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1179675144                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1186447365                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.mmu.dtb.walker     0.001199                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.009167                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.008135                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.mmu.dtb.walker     0.001199                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.009167                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.008135                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker  4245.906583                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 14389.616423                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 14196.029542                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker  4245.906583                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 14389.616423                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 14196.029542                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  77410                       # number of replacements (Count)
system.cpu.dcache.CleanInvalidReq.missLatency::cpu.data     26916390                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.missLatency::total     26916390                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.mshrMisses::cpu.data         1004                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMisses::total         1004                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::cpu.data     26247726                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::total     26247726                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::cpu.data 26143.153386                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::total 26143.153386                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.missLatency::cpu.data    133460406                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.missLatency::total    133460406                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.mshrMisses::cpu.data         5045                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total         5045                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::cpu.data    130100436                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total    130100436                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::cpu.data 25787.995243                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total 25787.995243                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.mmu.dtb.walker      1260337                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      6612528                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         7872865                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.mmu.dtb.walker         1604                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         7375                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          8979                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.mmu.dtb.walker      7889436                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::cpu.data     70328268                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     78217704                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.mmu.dtb.walker      1261941                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::cpu.data      6619903                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      7881844                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.mmu.dtb.walker     0.001271                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.001114                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.001139                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker  4918.600998                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data  9536.036339                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total  8711.182092                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.mmu.dtb.walker           12                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         1592                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         7375                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         8967                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker      6765228                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     65416518                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     72181746                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.001262                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001114                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001138                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker  4249.515075                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data  8870.036339                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total  8049.709602                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.mmu.dtb.walker        68352                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::cpu.data      2248932                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2317284                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.mmu.dtb.walker            3                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        74606                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        74609                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.mmu.dtb.walker         8991                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1163946222                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1163955213                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.mmu.dtb.walker        68355                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data      2323538                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2391893                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.mmu.dtb.walker     0.000044                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.032109                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.031192                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.mmu.dtb.walker         2997                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 15601.241482                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 15600.734670                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.mmu.dtb.walker            3                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        74606                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        74609                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data         1506                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total         1506                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.mmu.dtb.walker         6993                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1114258626                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1114265619                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.mmu.dtb.walker     0.000044                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.032109                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.031192                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.mmu.dtb.walker         2331                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 14935.241482                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 14934.734670                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.978253                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             10351465                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              78510                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             131.849000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.mmu.dtb.walker    12.628857                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.data   499.349396                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.mmu.dtb.walker     0.024666                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.975292                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999958                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          417                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           27                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           82316798                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          82316798                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker         1772                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total         1772                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker         1772                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total         1772                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker          435                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total          435                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker          435                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total          435                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker      1731267                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total      1731267                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker      1731267                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total      1731267                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker         2207                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total         2207                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker         2207                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total         2207                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.197100                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.197100                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.197100                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.197100                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker  3979.924138                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total  3979.924138                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker  3979.924138                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total  3979.924138                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.writebacks::writebacks          180                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.writebacks::total          180                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker          435                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total          435                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker          435                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total          435                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker      1441557                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total      1441557                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker      1441557                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total      1441557                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.197100                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.197100                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.197100                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.197100                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker  3313.924138                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total  3313.924138                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker  3313.924138                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total  3313.924138                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements          228                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker         1683                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total         1683                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker          331                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total          331                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker      1482516                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total      1482516                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker         2014                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total         2014                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.164350                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.164350                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker  4478.900302                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total  4478.900302                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker          331                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total          331                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker      1262070                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total      1262070                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.164350                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.164350                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker  3812.900302                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total  3812.900302                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.hits::cpu.mmu.dtb.walker           89                       # number of WriteReq hits (Count)
system.cpu.dtb_walker_cache.WriteReq.hits::total           89                       # number of WriteReq hits (Count)
system.cpu.dtb_walker_cache.WriteReq.misses::cpu.mmu.dtb.walker          104                       # number of WriteReq misses (Count)
system.cpu.dtb_walker_cache.WriteReq.misses::total          104                       # number of WriteReq misses (Count)
system.cpu.dtb_walker_cache.WriteReq.missLatency::cpu.mmu.dtb.walker       248751                       # number of WriteReq miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.missLatency::total       248751                       # number of WriteReq miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.accesses::cpu.mmu.dtb.walker          193                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.WriteReq.accesses::total          193                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.WriteReq.missRate::cpu.mmu.dtb.walker     0.538860                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.missRate::total     0.538860                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.avgMissLatency::cpu.mmu.dtb.walker  2391.836538                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.avgMissLatency::total  2391.836538                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.mshrMisses::cpu.mmu.dtb.walker          104                       # number of WriteReq MSHR misses (Count)
system.cpu.dtb_walker_cache.WriteReq.mshrMisses::total          104                       # number of WriteReq MSHR misses (Count)
system.cpu.dtb_walker_cache.WriteReq.mshrMissLatency::cpu.mmu.dtb.walker       179487                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.mshrMissLatency::total       179487                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.mshrMissRate::cpu.mmu.dtb.walker     0.538860                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.mshrMissRate::total     0.538860                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.avgMshrMissLatency::cpu.mmu.dtb.walker  1725.836538                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.avgMshrMissLatency::total  1725.836538                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    14.098944                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs         1823                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs          324                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     5.626543                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    14.098944                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.881184                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.881184                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           15                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::4           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses         4745                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses         4745                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts     10506045                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numUsrInsts            0                       # Number of user space instructions committed (Count)
system.cpu.exec_context.thread_0.numOps      17636167                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses     17606131                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns        33764                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts      1168161                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts     17606131                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads     29227757                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites     14060044                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads      5914342                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites      4802312                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads     11376722                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites        11400                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs      8951008                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts      6619902                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts      2331106                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles     44114971                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches      1216376                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass        17475      0.10%      0.10% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu      8664270     49.13%     49.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult         3188      0.02%     49.24% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv          322      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     49.25% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead      6619902     37.54%     86.78% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      2331106     13.22%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total     17636263                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst       11934513                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          11934513                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      11934513                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         11934513                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           62                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              62                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           62                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             62                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      3716613                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      3716613                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      3716613                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      3716613                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     11934575                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      11934575                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     11934575                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     11934575                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 59945.370968                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 59945.370968                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 59945.370968                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 59945.370968                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 1                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           62                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           62                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           62                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           62                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      3675321                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      3675321                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      3675321                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      3675321                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 59279.370968                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 59279.370968                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 59279.370968                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 59279.370968                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                      1                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     11934513                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        11934513                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           62                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            62                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      3716613                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      3716613                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     11934575                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     11934575                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 59945.370968                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 59945.370968                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           62                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           62                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      3675321                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      3675321                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 59279.370968                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 59279.370968                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           376.488700                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                  811                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  2                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             405.500000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   376.488700                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.735329                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.735329                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          401                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           28                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          372                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.783203                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           95476662                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          95476662                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            2                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::cpu.mmu.dtb.walker         1793                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.inst             9                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data         63060                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total            64862                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.mmu.dtb.walker         1793                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.inst            9                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data        63060                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total           64862                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.mmu.dtb.walker           16                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.inst           53                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data        13755                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total          13824                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.mmu.dtb.walker           16                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst           53                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data        13755                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total         13824                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.mmu.dtb.walker       160173                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.inst      3604059                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data    908035722                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total    911799954                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.mmu.dtb.walker       160173                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst      3604059                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data    908035722                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total    911799954                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.mmu.dtb.walker         1809                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.inst           62                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data        76815                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total        78686                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.dtb.walker         1809                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst           62                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data        76815                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total        78686                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.mmu.dtb.walker     0.008845                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.inst     0.854839                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.179067                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.175686                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.mmu.dtb.walker     0.008845                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.854839                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.179067                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.175686                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.mmu.dtb.walker 10010.812500                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 68001.113208                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 66014.956161                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::total 65957.751302                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.mmu.dtb.walker 10010.812500                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 68001.113208                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 66014.956161                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::total 65957.751302                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks        11990                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total            11990                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrMisses::cpu.mmu.dtb.walker           16                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst           53                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data        13755                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total        13824                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.mmu.dtb.walker           16                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst           53                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data        13755                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total        13824                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrUncacheable::cpu.data         1506                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.overallMshrUncacheable::total         1506                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.mmu.dtb.walker       112221                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst      3445218                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data    866811987                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total    870369426                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.mmu.dtb.walker       112221                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst      3445218                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data    866811987                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total    870369426                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.008845                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.854839                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.179067                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.175686                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.008845                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.854839                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.179067                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.175686                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker  7013.812500                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 65004.113208                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 63017.956161                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 62960.751302                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker  7013.812500                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 65004.113208                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 63017.956161                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 62960.751302                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.replacements                 12822                       # number of replacements (Count)
system.cpu.l2cache.CleanInvalidReq.missLatency::cpu.data     25579062                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.missLatency::total     25579062                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.mshrMisses::cpu.data         1004                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMisses::total         1004                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::cpu.data     22570074                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::total     22570074                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::cpu.data 22480.153386                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::total 22480.153386                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.missLatency::cpu.data    126740466                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.missLatency::total    126740466                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.mshrMisses::cpu.data         5045                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.l2cache.CleanSharedReq.mshrMisses::total         5045                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.l2cache.CleanSharedReq.mshrMissLatency::cpu.data    111620601                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.mshrMissLatency::total    111620601                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.l2cache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.l2cache.CleanSharedReq.avgMshrMissLatency::cpu.data 22124.995243                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanSharedReq.avgMshrMissLatency::total 22124.995243                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::cpu.inst            9                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total            9                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst           53                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total           53                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst      3604059                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total      3604059                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst           62                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total           62                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst     0.854839                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.854839                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 68001.113208                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 68001.113208                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst           53                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total           53                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst      3445218                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total      3445218                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.854839                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.854839                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 65004.113208                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 65004.113208                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data        56827                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total        56827                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data        12620                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total        12620                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data    868481649                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total    868481649                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data        69447                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total        69447                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.181721                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.181721                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 68817.880269                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 68817.880269                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data        12620                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total        12620                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data    830659509                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total    830659509                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.181721                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.181721                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 65820.880269                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 65820.880269                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.mmu.dtb.walker         1793                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.data         6233                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total         8026                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.mmu.dtb.walker           16                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data         1135                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total         1151                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.mmu.dtb.walker       160173                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data     39554073                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total     39714246                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.dtb.walker         1809                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data         7368                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total         9177                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.008845                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.154045                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.125422                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 10010.812500                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 34849.403524                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 34504.123371                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker           16                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data         1135                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total         1151                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker       112221                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     36152478                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total     36264699                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.008845                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.154045                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.125422                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker  7013.812500                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 31852.403524                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 31507.123371                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.hits::cpu.mmu.dtb.walker           11                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::cpu.data         5063                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total         5074                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.mmu.dtb.walker           11                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data         5063                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total         5074                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.hits::writebacks         6049                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.hits::total         6049                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.accesses::writebacks         6049                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.accesses::total         6049                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::cpu.data         1506                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::total         1506                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WritebackClean.hits::writebacks            1                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total            1                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks            1                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total            1                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks        77549                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total        77549                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks        77549                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total        77549                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         8191.997608                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs               65428                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs             13826                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              4.732244                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks     3.322172                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.dtb.walker     6.115040                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.itb.walker     0.095757                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst    59.803343                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  8122.661296                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.000406                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.dtb.walker     0.000746                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.itb.walker     0.000012                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.007300                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.991536                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1          432                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2          973                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3         4215                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::4         2568                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses           2788946                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses          2788946                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                 6620380                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2331314                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       477                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        29                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                11934575                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadResp           9360                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteReq           1506                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteResp          1506                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty        89539                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean            1                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteClean         6049                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict          933                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeReq         5170                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeResp         5170                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq         69543                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp        69543                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq           62                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq         9298                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedReq         5045                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedResp         5045                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidReq         1004                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidResp         1004                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port          125                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port       265618                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port          888                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total             266631                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port     10362824                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port        25408                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total            10392264                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                       13147                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic                781248                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples        104462                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.006596                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.080946                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0              103773     99.34%     99.34% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1                 689      0.66%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::3                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::4                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total          104462                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy      114558660                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy         61938                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy      82634283                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer3.occupancy        365301                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests       167761                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests        88954                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests          162                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops          335                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops          335                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu.mmu.dtb.walker           16                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.data                   1513                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                      1529                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu.mmu.dtb.walker           16                       # number of overall hits (Count)
system.l3.overallHits::cpu.data                  1513                       # number of overall hits (Count)
system.l3.overallHits::total                     1529                       # number of overall hits (Count)
system.l3.demandMisses::cpu.inst                   53                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.data                12242                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   12295                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu.inst                  53                       # number of overall misses (Count)
system.l3.overallMisses::cpu.data               12242                       # number of overall misses (Count)
system.l3.overallMisses::total                  12295                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu.inst         3356973                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.data       835848315                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total          839205288                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu.inst        3356973                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.data      835848315                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total         839205288                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu.mmu.dtb.walker           16                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.inst                 53                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.data              13755                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                 13824                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu.mmu.dtb.walker           16                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.inst                53                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.data             13755                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                13824                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.data           0.890004                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.889395                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.data          0.890004                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.889395                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu.inst 63339.113208                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.data 68277.104640                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    68255.818463                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.inst 63339.113208                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.data 68277.104640                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   68255.818463                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks                   43                       # number of writebacks (Count)
system.l3.writebacks::total                        43                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu.inst               53                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.data            12242                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               12295                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu.inst              53                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.data           12242                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              12295                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::cpu.data         1506                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total          1506                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu.inst      3083985                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.data    772668052                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total      775752037                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.inst      3083985                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.data    772668052                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total     775752037                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.data       0.890004                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.889395                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.data      0.890004                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.889395                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu.inst 58188.396226                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.data 63116.161738                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 63094.919642                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.inst 58188.396226                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.data 63116.161738                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 63094.919642                       # average overall mshr miss latency ((Cycle/Count))
system.l3.replacements                             55                       # number of replacements (Count)
system.l3.CleanInvalidReq.missLatency::cpu.data     19895418                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.missLatency::total     19895418                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.mshrMisses::cpu.data         1004                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMisses::total         1004                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMissLatency::cpu.data     14712182                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissLatency::total     14712182                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.avgMshrMissLatency::cpu.data 14653.567729                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMshrMissLatency::total 14653.567729                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanSharedReq.missLatency::cpu.data     98180721                       # number of CleanSharedReq miss ticks (Tick)
system.l3.CleanSharedReq.missLatency::total     98180721                       # number of CleanSharedReq miss ticks (Tick)
system.l3.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.l3.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.l3.CleanSharedReq.mshrMisses::cpu.data         5045                       # number of CleanSharedReq MSHR misses (Count)
system.l3.CleanSharedReq.mshrMisses::total         5045                       # number of CleanSharedReq MSHR misses (Count)
system.l3.CleanSharedReq.mshrMissLatency::cpu.data     72142382                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.l3.CleanSharedReq.mshrMissLatency::total     72142382                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.l3.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.l3.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.l3.CleanSharedReq.avgMshrMissLatency::cpu.data 14299.778394                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.l3.CleanSharedReq.avgMshrMissLatency::total 14299.778394                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu.data               1475                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                  1475                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu.data            11145                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               11145                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu.data    801788076                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total      801788076                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu.data          12620                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             12620                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu.data       0.883122                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.883122                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu.data 71941.505249                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 71941.505249                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu.data        11145                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           11145                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu.data    744270327                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total    744270327                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu.data     0.883122                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.883122                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu.data 66780.648452                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 66780.648452                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu.mmu.dtb.walker           16                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.data             38                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total                54                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu.inst           53                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.data         1097                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total            1150                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu.inst      3356973                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.data     34060239                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total     37417212                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu.mmu.dtb.walker           16                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.inst           53                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.data         1135                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total          1204                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.data     0.966520                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.955150                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu.inst 63339.113208                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.data 31048.531449                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 32536.706087                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu.inst           53                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.data         1097                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total         1150                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu.inst      3083985                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.data     28397725                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total     31481710                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.data     0.966520                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.955150                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.inst 58188.396226                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.data 25886.713765                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 27375.400000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.WriteClean.hits::writebacks            6049                       # number of WriteClean hits (Count)
system.l3.WriteClean.hits::total                 6049                       # number of WriteClean hits (Count)
system.l3.WriteClean.accesses::writebacks         6049                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.accesses::total             6049                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.mshrMisses::writebacks         6049                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMisses::total           6049                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMissRate::writebacks            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteClean.mshrMissRate::total            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteReq.mshrUncacheable::cpu.data         1506                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total         1506                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks        11990                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total            11990                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks        11990                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total        11990                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 21602.938655                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                         3111                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                       1059                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       2.937677                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks       0.171555                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.dtb.walker            7                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.inst       364.205000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data     21228.562100                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.dtb.walker     0.000214                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.itb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.inst             0.011115                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.647844                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.659269                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          26773                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                    2                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                    1                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                 5178                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                21592                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.817047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                     627336                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                    627336                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples        49.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        53.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     11237.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000655260                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               37593                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       12295                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       6092                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     12295                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     6092                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   1005                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  6043                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      13.91                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 12295                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 6092                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   11290                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::64                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::65                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::66                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::67                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::68                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::69                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::70                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::71                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::72                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::73                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::74                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::75                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::76                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::77                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::78                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::79                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::80                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::81                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::82                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::83                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::84                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::85                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::86                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::87                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::88                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::89                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::90                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::91                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::92                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::93                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::94                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::95                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::96                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::97                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::98                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::99                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::100                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::101                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::102                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::103                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::104                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::105                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::106                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::107                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::108                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::109                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::110                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::111                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::112                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::113                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::114                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::115                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::116                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::117                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::118                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::119                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::120                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::121                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::122                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::123                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::124                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::125                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::126                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::127                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::128                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::129                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::130                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::131                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::132                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::133                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::134                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::135                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::136                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::137                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::138                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::139                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::140                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::141                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::142                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::143                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::144                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::145                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::146                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::147                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::148                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::149                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::150                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::151                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::152                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::153                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::154                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::155                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::156                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::157                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::158                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::159                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::160                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::161                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::162                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::163                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::164                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::165                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::166                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::167                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::168                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::169                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::170                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::171                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::172                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::173                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::174                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::175                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                   64320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  786880                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               389888                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              53564650.49026107                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              26540532.80086787                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   14689870092                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     798926.96                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         3392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       719168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 230900.892719303520                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 48955345.877109691501                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           53                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        12242                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         6092                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1334484                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    381254868                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     25178.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31143.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         3392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       453888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         457280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         3392                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         3392                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       389760                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       389760                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           53                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         7092                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            7145                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         6090                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           6090                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         230901                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       30897153                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          31128054                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       230901                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        230901                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     26531820                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         26531820                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     26531820                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        230901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      30897153                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         57659874                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 6141                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          130                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          139                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          140                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                59831470                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              20461812                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          167249842                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9742.95                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27234.95                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                5626                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.61                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          516                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   761.922481                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   614.834296                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   334.096913                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           29      5.62%      5.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           46      8.91%     14.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           14      2.71%     17.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           19      3.68%     20.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           33      6.40%     27.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           43      8.33%     35.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           10      1.94%     37.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          118     22.87%     60.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          204     39.53%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          516                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                393024                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               26.754007                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.14                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.14                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               91.61                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    857656.800000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1144390.060800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   13687354.867200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2612822204.899161                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 1276962438.628791                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 8608649626.214231                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  12514123671.470192                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   851.863894                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  13158757118                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    660100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    871880772                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    748500.480000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    995121.792000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   12147842.918400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2612822204.899161                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 1186262161.257624                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 8678340234.815838                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  12491316066.162987                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   850.311330                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  13266391407                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    660100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    764246483                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.nvm.bytesRead::cpu.data       329600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesRead::total          329600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesWritten::writebacks          128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.nvm.bytesWritten::total          128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.nvm.numReads::cpu.data          5150                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numReads::total             5150                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numWrites::writebacks            2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.nvm.numWrites::total               2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.nvm.bwRead::cpu.data        22436596                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwRead::total           22436596                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwWrite::writebacks         8713                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwWrite::total              8713                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::writebacks         8713                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::cpu.data       22436596                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::total          22445309                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.readBursts                  5149                       # Number of NVM read bursts (Count)
system.mem_ctrls.nvm.writeBursts                    0                       # Number of NVM write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::0           332                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::1           328                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::2           325                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::3           324                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::4           320                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::5           320                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::6           320                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::7           320                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::8           320                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::9           320                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::10          320                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::11          320                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::12          320                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::13          320                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::14          320                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::15          320                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.totQLat                 72506250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.nvm.totBusLat               77235000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.nvm.totMemAccLat           215339510                       # Total ticks spent from burst creation until serviced by the NVM (Tick)
system.mem_ctrls.nvm.avgQLat                 14081.62                       # Average queueing delay per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgBusLat               15000.00                       # Average bus latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgMemAccLat            41821.62                       # Average memory access latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgRdBW                    22.43                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.avgWrBW                     0.00                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.peakBW                   4266.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.nvm.busUtil                     0.53                       # NVM Data bus utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilRead                 0.53                       # NVM Data bus read utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilWrite                0.00                       # NVM Data bus write utilization in percentage (Ratio)
system.mem_ctrls.nvm.pendingReads::samples         5149                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::0             5149    100.00%    100.00% # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::total         5149                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.bytesPerBank::samples         1289                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::mean    255.602793                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::gmean   255.335947                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::stdev     7.965211                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::64-65            2      0.16%      0.16% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::192-193            2      0.16%      0.31% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::256-257         1285     99.69%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::total         1289                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1150                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                1506                       # Transaction distribution (Count)
system.membus.transDist::WriteResp               1506                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            43                       # Transaction distribution (Count)
system.membus.transDist::WriteClean              6049                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                96                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              11145                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             11145                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1150                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedReq          5045                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq         1004                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.cpu.interrupts.pio         3012                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port        36827                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total        39839                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   39839                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.cpu.interrupts.pio         6024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      1176768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total      1182792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1182792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               96                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              19946                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    19946    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                19946                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy             3778777                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy            56702142                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy           67063648                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          18483                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         6188                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.transDist::ReadResp               1204                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq               1506                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp              1506                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty        12033                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteClean             6049                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict              540                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq               96                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             12620                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            12620                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq          1204                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanSharedReq         5045                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanSharedResp         5045                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidReq         1004                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidResp         1004                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port        61421                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port      2045256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                             151                       # Total snoops (Count)
system.tol3bus.snoopTraffic                      2752                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples             21530                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.000557                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.023602                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                   21518     99.94%     99.94% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                      12      0.06%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total               21530                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED  14690737890                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy           25817490                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy          16325991                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests         32487                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests        18664                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops              12                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.095546                       # Number of seconds simulated (Second)
simTicks                                  95545852839                       # Number of ticks simulated (Tick)
finalTick                                121169056653                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     10.29                       # Real time elapsed on the host (Second)
hostTickRate                               9287112511                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    5370872                       # Number of bytes of host memory used (Byte)
simInsts                                     25889960                       # Number of instructions simulated (Count)
simOps                                       46828034                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2516502                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    4551678                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        286924483                       # Number of cpu cycles simulated (Cycle)
system.cpu.numUsrCycles                             0                       # Number of user mode cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.bitmapStores                             0                       # Number of bitmap store requests (Count)
system.cpu.lookupFull                               0                       # Number of time lookup table is full (Count)
system.cpu.evictStores                              0                       # Number of eviction store requests (Count)
system.cpu.redundantStores                          0                       # Number of redundant store requests (Count)
system.cpu.watermarkStores                          0                       # Number of high watermark store requests (Count)
system.cpu.stackStores                              0                       # Number of stack demand store (Count)
system.cpu.flushStores                              0                       # Number of flush store (Count)
system.cpu.dcache.demandHits::cpu.data        3567702                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3567702                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3567702                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3567702                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          114                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             114                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          114                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            114                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data      1439226                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total      1439226                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data      1439226                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total      1439226                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3567816                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3567816                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3567816                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3567816                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000032                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000032                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000032                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000032                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 12624.789474                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 12624.789474                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 12624.789474                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 12624.789474                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           99                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                99                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          114                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          114                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          114                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          114                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data       376652                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total       376652                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data      1363302                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total      1363302                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data      1363302                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total      1363302                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data  87315210387                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total  87315210387                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000032                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000032                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000032                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000032                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 11958.789474                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 11958.789474                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 11958.789474                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 11958.789474                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 231819.319656                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 231819.319656                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.replacements                     99                       # number of replacements (Count)
system.cpu.dcache.CleanInvalidReq.missLatency::cpu.data        53613                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.missLatency::total        53613                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.mshrMisses::cpu.data            2                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMisses::total            2                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::cpu.data        52281                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::total        52281                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::cpu.data 26140.500000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::total 26140.500000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      2009838                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2009838                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data           26                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total            26                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data       561438                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total       561438                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2009864                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2009864                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000013                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000013                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 21593.769231                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 21593.769231                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data           26                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total           26                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data       376501                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total       376501                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data       544122                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total       544122                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data  87315210387                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total  87315210387                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 20927.769231                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 20927.769231                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 231912.293426                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 231912.293426                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1557864                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1557864                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           88                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           88                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data       877788                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total       877788                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1557952                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1557952                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000056                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000056                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data  9974.863636                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total  9974.863636                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           88                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           88                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data          151                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total          151                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       819180                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       819180                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000056                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000056                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data  9308.863636                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total  9308.863636                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.999999                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3767194                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs                613                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            6145.504078                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.mmu.dtb.walker           10                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.data   501.999999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.mmu.dtb.walker     0.019531                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.980469                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          509                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           28542645                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          28542645                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker            6                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total            6                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker            6                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total            6                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker        33300                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total        33300                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker        33300                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total        33300                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total            6                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total            6                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker         5550                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total         5550                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker         5550                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total         5550                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.writebacks::writebacks            4                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.writebacks::total            4                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker            6                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total            6                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker        29304                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total        29304                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker        29304                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total        29304                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker         4884                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total         4884                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker         4884                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total         4884                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            6                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker            6                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total            6                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker        33300                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total        33300                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker         5550                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total         5550                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker            6                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total            6                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker        29304                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total        29304                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker         4884                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total         4884                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           15                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs          406                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs           21                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    19.333333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           15                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.937500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.937500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           15                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::4           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses           18                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses           18                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts      7764601                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numUsrInsts            0                       # Number of user space instructions committed (Count)
system.cpu.exec_context.thread_0.numOps      15853303                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses     15099232                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns       753777                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts       401963                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts     15099232                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads     25905228                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites     12385225                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads      2763168                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites      2410282                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads      6256181                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites           59                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs      3944470                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts      2386365                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts      1558105                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles    286924483                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches      1155934                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass          242      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu     11908547     75.12%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult           44      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     75.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead      2386365     15.05%     90.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      1558105      9.83%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total     15853303                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst        8946590                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           8946590                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       8946590                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          8946590                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           42                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              42                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           42                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             42                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      2592072                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      2592072                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      2592072                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      2592072                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      8946632                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       8946632                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      8946632                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      8946632                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst        61716                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total        61716                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst        61716                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total        61716                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 5                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           42                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           42                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           42                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           42                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      2564100                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      2564100                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      2564100                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      2564100                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst        61050                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total        61050                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst        61050                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total        61050                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                      5                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      8946590                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         8946590                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           42                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            42                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      2592072                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      2592072                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      8946632                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      8946632                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst        61716                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total        61716                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           42                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           42                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      2564100                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      2564100                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst        61050                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total        61050                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           437.954860                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             30265243                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                443                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           68318.832957                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   437.954860                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.855381                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.855381                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          438                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          438                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.855469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           71573098                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          71573098                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            3                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            3                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker        35631                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total        35631                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker        35631                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total        35631                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        11877                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        11877                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        11877                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        11877                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu.itb_walker_cache.writebacks::total            2                       # number of writebacks (Count)
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker        33633                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total        33633                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker        33633                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total        33633                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        11211                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        11211                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        11211                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        11211                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            3                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            3                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker        35631                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total        35631                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        11877                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        11877                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker        33633                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total        33633                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        11211                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        11211                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            2                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            6                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            5                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.200000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            9                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            9                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::cpu.mmu.dtb.walker            6                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data             3                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total                9                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.mmu.dtb.walker            6                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data            3                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total               9                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.inst           42                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data           97                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total            142                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst           42                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data           97                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total           142                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.mmu.itb.walker        29970                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.inst      2536128                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data      1257741                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total      3823839                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.mmu.itb.walker        29970                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst      2536128                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data      1257741                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total      3823839                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.mmu.dtb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.inst           42                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data          100                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total          151                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.dtb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst           42                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data          100                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total          151                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.970000                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.940397                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.970000                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.940397                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.mmu.itb.walker         9990                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.inst        60384                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 12966.402062                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::total 26928.443662                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.mmu.itb.walker         9990                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst        60384                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 12966.402062                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::total 26928.443662                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks          147                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total              147                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst           42                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data           97                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total          142                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst           42                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data           97                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total          142                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrUncacheable::cpu.data       376652                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.overallMshrUncacheable::total       376652                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.mmu.itb.walker        20979                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst      2410254                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data       967032                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total      3398265                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.mmu.itb.walker        20979                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst      2410254                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data       967032                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total      3398265                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::cpu.data  85810712391                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::total  85810712391                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.970000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.940397                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.970000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.940397                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker         6993                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst        57387                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data  9969.402062                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 23931.443662                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker         6993                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst        57387                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data  9969.402062                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 23931.443662                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::cpu.data 227824.921654                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::total 227824.921654                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.l2cache.replacements                   147                       # number of replacements (Count)
system.cpu.l2cache.CleanInvalidReq.missLatency::cpu.data        50949                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.missLatency::total        50949                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.mshrMisses::cpu.data            2                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMisses::total            2                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::cpu.data        44955                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::total        44955                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::cpu.data 22477.500000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::total 22477.500000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst           42                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total           42                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst      2536128                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total      2536128                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst           42                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total           42                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst        60384                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total        60384                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst           42                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total           42                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst      2410254                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total      2410254                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst        57387                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total        57387                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data            1                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total            1                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data           74                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total           74                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data       739260                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total       739260                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data           75                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total           75                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.986667                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.986667                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data         9990                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total         9990                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data           74                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total           74                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data       517482                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total       517482                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.986667                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.986667                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data         6993                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total         6993                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.mshrUncacheable::cpu.data       376501                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheable::total       376501                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::cpu.data  85810712391                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::total  85810712391                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::cpu.data 227916.293426                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::total 227916.293426                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.mmu.dtb.walker            6                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.data            2                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total            8                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data           23                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total           26                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.mmu.itb.walker        29970                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data       518481                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total       548451                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.dtb.walker            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data           25                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total           34                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.920000                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.764706                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker         9990                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 22542.652174                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 21094.269231                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data           23                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total           26                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker        20979                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data       449550                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total       470529                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.920000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.764706                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker         6993                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 19545.652174                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 18097.269231                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.hits::cpu.data           13                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total           13                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data           13                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total           13                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.hits::writebacks            2                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.hits::total            2                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.accesses::writebacks            2                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.accesses::total            2                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::cpu.data          151                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::total          151                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WritebackClean.hits::writebacks            5                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total            5                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks            5                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total            5                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks          105                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total          105                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks          105                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total          105                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         8191.999999                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs              126081                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs              8341                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs             15.115813                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks     6.984582                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.dtb.walker            8                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.itb.walker     2.991778                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst    43.944925                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  8130.078714                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.000853                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.dtb.walker     0.000977                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.itb.walker     0.000365                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.005364                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.992441                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::4         8189                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses              4613                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses             4613                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                 2009865                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1557958                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         1                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 8946633                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadReq          376501                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadResp         376578                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteReq            151                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteResp           151                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty          252                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean            5                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteClean            2                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict            3                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeReq           13                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeResp           13                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq            75                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp           75                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq           42                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq           35                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidReq            2                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidResp            2                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port           89                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port       753636                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port            9                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port           18                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total             753752                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         3008                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port       389525                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total              393493                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                         148                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic                  9472                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples        376966                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.000016                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.003990                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0              376960    100.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1                   6      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::3                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::4                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total          376966                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy      125643897                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy         41958                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy     250905843                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer2.occupancy          2997                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer3.occupancy          5994                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests          280                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests          133                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                376501                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp               376501                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  148                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 148                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio       753298                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total       753298                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                   753298                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio       376649                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total       376649                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                    376649                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer10.occupancy           467120457                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy           753150000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu.mmu.itb.walker            3                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.inst                      3                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.data                     91                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                        97                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu.mmu.itb.walker            3                       # number of overall hits (Count)
system.l3.overallHits::cpu.inst                     3                       # number of overall hits (Count)
system.l3.overallHits::cpu.data                    91                       # number of overall hits (Count)
system.l3.overallHits::total                       97                       # number of overall hits (Count)
system.l3.demandMisses::cpu.inst                   39                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.data                    6                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                      45                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu.inst                  39                       # number of overall misses (Count)
system.l3.overallMisses::cpu.data                   6                       # number of overall misses (Count)
system.l3.overallMisses::total                     45                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu.inst         2324340                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.data          320346                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total            2644686                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu.inst        2324340                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.data         320346                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total           2644686                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.inst                 42                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.data                 97                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                   142                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.inst                42                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.data                97                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                  142                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu.inst           0.928571                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.data           0.061856                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.316901                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu.inst          0.928571                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.data          0.061856                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.316901                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu.inst 59598.461538                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.data        53391                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    58770.800000                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.inst 59598.461538                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.data        53391                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   58770.800000                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks                    2                       # number of writebacks (Count)
system.l3.writebacks::total                         2                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu.inst               39                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.data                6                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total                  45                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu.inst              39                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.data               6                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total                 45                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::cpu.data       376652                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total        376652                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu.inst      2122562                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.data       289164                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total        2411726                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.inst      2122562                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.data       289164                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total       2411726                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrUncacheableLatency::cpu.data  82739261299                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::total  82739261299                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.demandMshrMissRate::cpu.inst       0.928571                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.data       0.061856                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.316901                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu.inst      0.928571                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.data      0.061856                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.316901                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu.inst 54424.666667                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.data        48194                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 53593.911111                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.inst 54424.666667                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.data        48194                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 53593.911111                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::cpu.data 219670.309195                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::total 219670.309195                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.replacements                              2                       # number of replacements (Count)
system.l3.CleanInvalidReq.missLatency::cpu.data        39627                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.missLatency::total        39627                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.mshrMisses::cpu.data            2                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMisses::total            2                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMissLatency::cpu.data        29408                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissLatency::total        29408                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.avgMshrMissLatency::cpu.data        14704                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMshrMissLatency::total        14704                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu.data                 74                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                    74                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.accesses::cpu.data             74                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total                74                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadReq.mshrUncacheable::cpu.data       376501                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::total       376501                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheableLatency::cpu.data  82739261299                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::total  82739261299                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.avgMshrUncacheableLatency::cpu.data 219758.410466                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::total 219758.410466                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu.mmu.itb.walker            3                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.inst              3                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.data             17                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total                23                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu.inst           39                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.data            6                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total              45                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu.inst      2324340                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.data       320346                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total      2644686                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.inst           42                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.data           23                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total            68                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu.inst     0.928571                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.data     0.260870                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.661765                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu.inst 59598.461538                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.data        53391                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 58770.800000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu.inst           39                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.data            6                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total           45                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu.inst      2122562                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.data       289164                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total      2411726                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu.inst     0.928571                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.data     0.260870                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.661765                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.inst 54424.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.data        48194                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 53593.911111                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.WriteClean.hits::writebacks               2                       # number of WriteClean hits (Count)
system.l3.WriteClean.hits::total                    2                       # number of WriteClean hits (Count)
system.l3.WriteClean.accesses::writebacks            2                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.accesses::total                2                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.mshrMisses::writebacks            2                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMisses::total              2                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMissRate::writebacks            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteClean.mshrMissRate::total            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteReq.mshrUncacheable::cpu.data          151                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total          151                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks          147                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total              147                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks          147                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total          147                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 26812.949463                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                        59886                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      26818                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       2.233052                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks              1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.dtb.walker            7                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.inst       417.947867                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data     26384.001596                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.000031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.dtb.walker     0.000214                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.itb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.inst             0.012755                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.805176                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.818266                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          26814                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                    1                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                26813                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.818298                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                       4733                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                      4733                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        39.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000031652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               24634                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                          45                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          4                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                        45                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        4                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      59.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                    45                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    4                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                      43                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::64                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::65                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::66                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::67                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::68                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::69                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::70                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::71                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::72                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::73                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::74                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::75                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::76                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::77                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::78                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::79                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::80                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::81                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::82                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::83                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::84                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::85                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::86                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::87                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::88                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::89                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::90                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::91                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::92                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::93                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::94                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::95                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::96                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::97                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::98                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::99                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::100                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::101                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::102                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::103                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::104                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::105                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::106                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::107                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::108                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::109                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::110                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::111                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::112                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::113                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::114                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::115                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::116                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::117                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::118                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::119                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::120                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::121                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::122                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::123                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::124                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::125                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::126                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::127                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::128                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::129                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::130                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::131                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::132                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::133                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::134                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::135                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::136                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::137                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::138                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::139                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::140                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::141                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::142                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::143                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::144                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::145                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::146                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::147                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::148                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::149                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::150                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::151                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::152                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::153                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::154                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::155                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::156                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::157                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::158                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::159                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::160                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::161                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::162                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::163                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::164                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::165                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::166                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::167                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::168                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::169                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::170                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::171                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::172                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::173                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::174                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::175                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                    2880                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                  256                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              30142.59556459                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2679.34182796                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   95536669032                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                  1949727939.43                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         2496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 26123.582822646389                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2679.341827963732                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           39                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks            4                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst       837948                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data       112448                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     21485.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     18741.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         2496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total           2880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         2496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         2496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks          256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total          256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           39                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total              45                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks            4                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total              4                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst          26124                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data           4019                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total             30143                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        26124                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         26124                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks         2679                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total             2679                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks         2679                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         26124                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data          4019                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total            32822                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                   43                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                  198240                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                143276                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat             950396                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 4610.23                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           22102.23                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                  29                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            67.44                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples           14                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   196.571429                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   141.475192                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   188.629761                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127            5     35.71%     35.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191            4     28.57%     64.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255            2     14.29%     78.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447            1      7.14%     85.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511            1      7.14%     92.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767            1      7.14%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total           14                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                  2752                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                0.028803                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               67.44                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    43662.528000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    62195.112000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   180871.622400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 17001354240.993887                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 3543066678.211792                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 59649979260.471039                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  80194686908.957230                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   839.331949                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  91210189724                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4295200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     40855056                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 16999968863.366688                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 3508494712.531775                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 59676323342.621437                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  80184786918.538025                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   839.228334                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  91250657213                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4295200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.nvm.readBursts                     0                       # Number of NVM read bursts (Count)
system.mem_ctrls.nvm.writeBursts                    0                       # Number of NVM write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.totQLat                        0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.nvm.totBusLat                      0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.nvm.totMemAccLat                   0                       # Total ticks spent from burst creation until serviced by the NVM (Tick)
system.mem_ctrls.nvm.avgQLat                      nan                       # Average queueing delay per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgBusLat                    nan                       # Average bus latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgMemAccLat                 nan                       # Average memory access latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgRdBW                     0.00                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.avgWrBW                     0.00                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.peakBW                   4266.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.nvm.busUtil                     0.00                       # NVM Data bus utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilRead                 0.00                       # NVM Data bus read utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilWrite                0.00                       # NVM Data bus write utilization in percentage (Ratio)
system.mem_ctrls.nvm.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq               376501                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              376546                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 151                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                151                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             2                       # Transaction distribution (Count)
system.membus.transDist::WriteClean                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq             45                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq            2                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.bridge.cpu_side_port       753298                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.cpu.interrupts.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port           96                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total       753400                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  753400                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.bridge.cpu_side_port       376649                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.cpu.interrupts.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port         3136                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total       379797                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   379797                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             376699                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   376699    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               376699                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           663122543                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy                7687                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy               90334                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          753397604                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests             49                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.transDist::ReadReq              376501                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadResp             376569                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq                151                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp               151                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty          149                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteClean                2                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq                74                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp               74                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq            68                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidReq            2                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidResp            2                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port       753741                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port       395285                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                               2                       # Total snoops (Count)
system.tol3bus.snoopTraffic                       128                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples            376798                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                  376798    100.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total              376798                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED  95546244780                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy          125672202                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy         375940805                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests           291                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests          149                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
