# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE0Nano_FreeRTOS_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS {C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS/moduloPWM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:17 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS" C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS/moduloPWM.v 
# -- Compiling module moduloPWM
# 
# Top level modules:
# 	moduloPWM
# End time: 13:50:17 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS {C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS/contador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:17 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS" C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS/contador.v 
# -- Compiling module contador
# 
# Top level modules:
# 	contador
# End time: 13:50:17 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS {C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS/de0nano_freertos.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:17 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS" C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS/de0nano_freertos.v 
# -- Compiling module DE0Nano_FreeRTOS
# 
# Top level modules:
# 	DE0Nano_FreeRTOS
# End time: 13:50:17 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS {C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS/moduloestadoinfrarojo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:17 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS" C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS/moduloestadoinfrarojo.v 
# -- Compiling module moduloEstadoInfrarojo
# 
# Top level modules:
# 	moduloEstadoInfrarojo
# End time: 13:50:17 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS {C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS/modulocontadorinfrarojo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:17 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS" C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS/modulocontadorinfrarojo.v 
# -- Compiling module moduloContadorInfrarojo
# 
# Top level modules:
# 	moduloContadorInfrarojo
# End time: 13:50:18 on Dec 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlib niosII
# ** Warning: (vlib-34) Library already exists at "niosII".
# vmap niosII niosII
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap niosII niosII 
# Modifying modelsim.ini
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/niosii.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:18 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/niosii.v 
# -- Compiling module niosII
# 
# Top level modules:
# 	niosII
# End time: 13:50:18 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:18 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:50:18 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:18 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 13:50:18 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:19 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 13:50:19 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_io_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:19 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_io_pio.v 
# -- Compiling module niosII_IO_Pio
# 
# Top level modules:
# 	niosII_IO_Pio
# End time: 13:50:19 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_io_pio1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:19 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_io_pio1.v 
# -- Compiling module niosII_IO_Pio1
# 
# Top level modules:
# 	niosII_IO_Pio1
# End time: 13:50:19 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_keys.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:19 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_keys.v 
# -- Compiling module niosII_KEYS
# 
# Top level modules:
# 	niosII_KEYS
# End time: 13:50:19 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:19 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_cpu.v 
# -- Compiling module niosII_cpu
# 
# Top level modules:
# 	niosII_cpu
# End time: 13:50:19 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_cpu_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:20 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_cpu_cpu.v 
# -- Compiling module niosII_cpu_cpu_register_bank_a_module
# -- Compiling module niosII_cpu_cpu_register_bank_b_module
# -- Compiling module niosII_cpu_cpu_nios2_oci_debug
# -- Compiling module niosII_cpu_cpu_nios2_oci_break
# -- Compiling module niosII_cpu_cpu_nios2_oci_xbrk
# -- Compiling module niosII_cpu_cpu_nios2_oci_dbrk
# -- Compiling module niosII_cpu_cpu_nios2_oci_itrace
# -- Compiling module niosII_cpu_cpu_nios2_oci_td_mode
# -- Compiling module niosII_cpu_cpu_nios2_oci_dtrace
# -- Compiling module niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module niosII_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module niosII_cpu_cpu_nios2_oci_fifo
# -- Compiling module niosII_cpu_cpu_nios2_oci_pib
# -- Compiling module niosII_cpu_cpu_nios2_oci_im
# -- Compiling module niosII_cpu_cpu_nios2_performance_monitors
# -- Compiling module niosII_cpu_cpu_nios2_avalon_reg
# -- Compiling module niosII_cpu_cpu_ociram_sp_ram_module
# -- Compiling module niosII_cpu_cpu_nios2_ocimem
# -- Compiling module niosII_cpu_cpu_nios2_oci
# -- Compiling module niosII_cpu_cpu
# 
# Top level modules:
# 	niosII_cpu_cpu_nios2_performance_monitors
# 	niosII_cpu_cpu
# End time: 13:50:20 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:20 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v 
# -- Compiling module niosII_cpu_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	niosII_cpu_cpu_debug_slave_sysclk
# End time: 13:50:20 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:20 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v 
# -- Compiling module niosII_cpu_cpu_debug_slave_tck
# 
# Top level modules:
# 	niosII_cpu_cpu_debug_slave_tck
# End time: 13:50:20 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:21 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v 
# -- Compiling module niosII_cpu_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	niosII_cpu_cpu_debug_slave_wrapper
# End time: 13:50:21 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:21 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v 
# -- Compiling module niosII_cpu_cpu_test_bench
# 
# Top level modules:
# 	niosII_cpu_cpu_test_bench
# End time: 13:50:21 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_epcs.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:21 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_epcs.v 
# -- Compiling module niosII_epcs_sub
# -- Compiling module niosII_epcs
# 
# Top level modules:
# 	niosII_epcs
# End time: 13:50:21 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_jtag.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:21 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_jtag.v 
# -- Compiling module niosII_jtag_sim_scfifo_w
# -- Compiling module niosII_jtag_scfifo_w
# -- Compiling module niosII_jtag_sim_scfifo_r
# -- Compiling module niosII_jtag_scfifo_r
# -- Compiling module niosII_jtag
# 
# Top level modules:
# 	niosII_jtag
# End time: 13:50:22 on Dec 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:22 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0.v 
# -- Compiling module niosII_mm_interconnect_0
# 
# Top level modules:
# 	niosII_mm_interconnect_0
# End time: 13:50:22 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:22 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module niosII_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	niosII_mm_interconnect_0_avalon_st_adapter
# End time: 13:50:22 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:22 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011.v 
# -- Compiling module niosII_mm_interconnect_0_avalon_st_adapter_011
# 
# Top level modules:
# 	niosII_mm_interconnect_0_avalon_st_adapter_011
# End time: 13:50:22 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_parallel_port_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:22 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_parallel_port_0.v 
# -- Compiling module niosII_parallel_port_0
# 
# Top level modules:
# 	niosII_parallel_port_0
# End time: 13:50:22 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_reloj_feo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:23 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_reloj_feo.v 
# -- Compiling module niosII_reloj_feo
# 
# Top level modules:
# 	niosII_reloj_feo
# End time: 13:50:23 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:23 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_sdram.v 
# -- Compiling module niosII_sdram_input_efifo_module
# -- Compiling module niosII_sdram
# 
# Top level modules:
# 	niosII_sdram
# End time: 13:50:23 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_sys_clk_timer_n.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:23 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_sys_clk_timer_n.v 
# -- Compiling module niosII_sys_clk_timer_n
# 
# Top level modules:
# 	niosII_sys_clk_timer_n
# End time: 13:50:23 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_sys_id.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:23 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_sys_id.v 
# -- Compiling module niosII_sys_id
# 
# Top level modules:
# 	niosII_sys_id
# End time: 13:50:23 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:23 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_sys_pll.v 
# -- Compiling module niosII_sys_pll_dffpipe_l2c
# -- Compiling module niosII_sys_pll_stdsync_sv6
# -- Compiling module niosII_sys_pll_altpll_8ra2
# -- Compiling module niosII_sys_pll
# 
# Top level modules:
# 	niosII_sys_pll
# End time: 13:50:23 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_uart.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:24 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_uart.v 
# -- Compiling module niosII_uart_tx
# -- Compiling module niosII_uart_rx_stimulus_source
# -- Compiling module niosII_uart_rx
# -- Compiling module niosII_uart_regs
# -- Compiling module niosII_uart
# 
# Top level modules:
# 	niosII_uart
# End time: 13:50:24 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_uart_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:24 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_uart_2.v 
# -- Compiling module niosII_uart_2_tx
# -- Compiling module niosII_uart_2_rx_stimulus_source
# -- Compiling module niosII_uart_2_rx
# -- Compiling module niosII_uart_2_regs
# -- Compiling module niosII_uart_2
# 
# Top level modules:
# 	niosII_uart_2
# End time: 13:50:24 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:24 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 13:50:24 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:25 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 13:50:25 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_irq_clock_crosser.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:25 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_irq_clock_crosser.sv 
# -- Compiling module altera_irq_clock_crosser
# 
# Top level modules:
# 	altera_irq_clock_crosser
# End time: 13:50:25 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:25 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:50:25 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:25 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 13:50:25 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:25 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 13:50:25 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:26 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 13:50:26 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:26 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 13:50:26 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:26 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 13:50:26 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:26 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 13:50:26 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:27 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 13:50:27 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:27 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 13:50:27 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:27 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 13:50:27 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:27 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_irq_mapper.sv 
# -- Compiling module niosII_irq_mapper
# 
# Top level modules:
# 	niosII_irq_mapper
# End time: 13:50:27 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:27 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv 
# -- Compiling module niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0
# 
# Top level modules:
# 	niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0
# End time: 13:50:27 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:28 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 13:50:28 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:28 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module niosII_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	niosII_mm_interconnect_0_cmd_demux
# End time: 13:50:28 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:28 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module niosII_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	niosII_mm_interconnect_0_cmd_demux_001
# End time: 13:50:28 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:28 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module niosII_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	niosII_mm_interconnect_0_cmd_mux
# End time: 13:50:28 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_008.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:28 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_008.sv 
# -- Compiling module niosII_mm_interconnect_0_cmd_mux_008
# 
# Top level modules:
# 	niosII_mm_interconnect_0_cmd_mux_008
# End time: 13:50:29 on Dec 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:29 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv 
# -- Compiling module niosII_mm_interconnect_0_router_default_decode
# -- Compiling module niosII_mm_interconnect_0_router
# 
# Top level modules:
# 	niosII_mm_interconnect_0_router
# End time: 13:50:29 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:29 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv 
# -- Compiling module niosII_mm_interconnect_0_router_001_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_001
# 
# Top level modules:
# 	niosII_mm_interconnect_0_router_001
# End time: 13:50:29 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:29 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv 
# -- Compiling module niosII_mm_interconnect_0_router_002_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_002
# 
# Top level modules:
# 	niosII_mm_interconnect_0_router_002
# End time: 13:50:29 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:29 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv 
# -- Compiling module niosII_mm_interconnect_0_router_010_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_010
# 
# Top level modules:
# 	niosII_mm_interconnect_0_router_010
# End time: 13:50:29 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:30 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv 
# -- Compiling module niosII_mm_interconnect_0_router_013_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_013
# 
# Top level modules:
# 	niosII_mm_interconnect_0_router_013
# End time: 13:50:30 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:30 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module niosII_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	niosII_mm_interconnect_0_rsp_demux
# End time: 13:50:30 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:30 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module niosII_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	niosII_mm_interconnect_0_rsp_demux_001
# End time: 13:50:30 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_008.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:30 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_008.sv 
# -- Compiling module niosII_mm_interconnect_0_rsp_demux_008
# 
# Top level modules:
# 	niosII_mm_interconnect_0_rsp_demux_008
# End time: 13:50:30 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:30 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module niosII_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	niosII_mm_interconnect_0_rsp_mux
# End time: 13:50:31 on Dec 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules {c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:31 on Dec 03,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules" c:/users/cd.florez10/coolmillos2/escena1toma1nios/de0nano_freertos/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module niosII_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	niosII_mm_interconnect_0_rsp_mux_001
# End time: 13:50:31 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS/simulation/modelsim {C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS/simulation/modelsim/infrarojo_contador_vlg_tst.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:31 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS/simulation/modelsim" C:/Users/cd.florez10/CoolMillos2/Escena1Toma1NIOS/DE0Nano_FreeRTOS/simulation/modelsim/infrarojo_contador_vlg_tst.vt 
# -- Compiling module infrarojo_contador_vlg_tst
# 
# Top level modules:
# 	infrarojo_contador_vlg_tst
# End time: 13:50:31 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L niosII -voptargs="+acc"  infrarojo_contador_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L niosII -voptargs=""+acc"" infrarojo_contador_vlg_tst 
# Start time: 13:50:31 on Dec 03,2018
# Loading work.infrarojo_contador_vlg_tst
# Loading work.moduloEstadoInfrarojo
# Loading work.moduloContadorInfrarojo
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
restart
force -freeze sim:/infrarojo_contador_vlg_tst/CLOCK_50 1 0, 0 {10000 ps} -r 20000
run
# GetModuleFileName: No se puede encontrar el mdulo especificado.
# 
# 
# Running testbench
add wave -position end  sim:/infrarojo_contador_vlg_tst/m1/contador/contador
restart
force -freeze sim:/infrarojo_contador_vlg_tst/CLOCK_50 1 0, 0 {10000 ps} -r 20000
run
# GetModuleFileName: No se puede encontrar el mdulo especificado.
# 
# 
# Running testbench
add wave -position end  sim:/infrarojo_contador_vlg_tst/m1/hayNegro
restart
force -freeze sim:/infrarojo_contador_vlg_tst/CLOCK_50 1 0, 0 {10000 ps} -r 20000
run
# GetModuleFileName: No se puede encontrar el mdulo especificado.
# 
# 
# Running testbench
run
run
# End time: 16:27:10 on Dec 03,2018, Elapsed time: 2:36:39
# Errors: 0, Warnings: 0
