{
    "MlibObjs": {},
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "checksum": 0,
                "bytes": 41931,
                "mod": "std",
                "mode": 4,
                "archive": "archive.11/_prev_archive_1.a",
                "out": "reYIK_d.o"
            }
        },
        "testbench": {
            "iAVhC_d": {
                "checksum": 0,
                "bytes": 22545,
                "mod": "testbench",
                "out": "iAVhC_d.o",
                "mode": 4,
                "archive": "archive.11/_49819_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "checksum": 0,
                "bytes": 7568,
                "mod": "...MASTER...",
                "mode": 4,
                "out": "objs/amcQw_d.o"
            }
        },
        "cas": {
            "h0Zue_d": {
                "checksum": 0,
                "bytes": 17214,
                "mod": "cas",
                "mode": 4,
                "archive": "archive.11/_49819_archive_1.a",
                "out": "h0Zue_d.o"
            }
        }
    },
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "bitonic_16": [
            "bitonic_16",
            "M5nxJ",
            "module"
        ],
        "cas": [
            "cas",
            "h0Zue",
            "module"
        ],
        "bitonic_merge_16_0000": [
            "bitonic_merge_16_0000",
            "Fd0sr",
            "module"
        ],
        "testbench": [
            "testbench",
            "iAVhC",
            "module"
        ],
        "bitonic_sorter_16_0000": [
            "bitonic_sorter_16_0000",
            "SpHpd",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CurCompileUdps": {},
    "CompileStrategy": "fullobj",
    "stat": {
        "ru_childs_cgstart": {
            "ru_maxrss_kb": 91316,
            "ru_utime_sec": 0.0022550000000000001,
            "ru_stime_sec": 0.0037269999999999998,
            "ru_minflt": 1040,
            "ru_majflt": 0,
            "ru_nvcsw": 5,
            "ru_nivcsw": 1
        },
        "quadSpeed": 138794.77250726044,
        "ru_self_cgstart": {
            "ru_maxrss_kb": 108724,
            "ru_utime_sec": 0.042803000000000001,
            "ru_stime_sec": 0.019456000000000001,
            "ru_minflt": 9538,
            "ru_majflt": 0,
            "ru_nvcsw": 37,
            "ru_nivcsw": 4
        },
        "nQuads": 4588,
        "ru_self_end": {
            "ru_maxrss_kb": 118332,
            "ru_utime_sec": 0.075858999999999996,
            "ru_stime_sec": 0.022658999999999999,
            "ru_minflt": 11245,
            "ru_majflt": 0,
            "ru_nvcsw": 39,
            "ru_nivcsw": 4
        },
        "nMops": 15094,
        "outputSizePerQuad": 71.0,
        "ru_childs_end": {
            "ru_maxrss_kb": 109116,
            "ru_utime_sec": 0.0029819999999999998,
            "ru_stime_sec": 0.0044539999999999996,
            "ru_minflt": 1268,
            "ru_majflt": 0,
            "ru_nvcsw": 6,
            "ru_nivcsw": 1
        },
        "Frontend(%)": 56.424418987859063,
        "totalObjSize": 328603,
        "mopSpeed": 456619.07066795748,
        "mop/quad": 3.2898866608544028,
        "CodeGen(%)": 43.575581012140944
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 123142
    },
    "Misc": {
        "cwd": "/home/ord1nary/study/Projects/sim",
        "default_output_dir": "csrc",
        "daidir_abs": "/home/ord1nary/study/Projects/sim/simv.daidir",
        "csrc": "csrc",
        "csrc_abs": "/home/ord1nary/study/Projects/sim/csrc",
        "daidir": "simv.daidir",
        "archive_dir": "archive.11"
    },
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "std",
        "bitonic_16",
        "bitonic_16",
        "bitonic_merge_16_0000",
        "bitonic_merge_16_0000",
        "bitonic_sorter_16_0000",
        "bitonic_sorter_16_0000",
        "cas",
        "cas",
        "testbench",
        "testbench"
    ],
    "LVLData": [
        "SIM"
    ],
    "CompileStatus": "Successful",
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.49819.json"
    ]
}