{"vcs1":{"timestamp_begin":1700148568.926113999, "rt":9.30, "ut":8.24, "st":0.54}}
{"vcselab":{"timestamp_begin":1700148578.297840893, "rt":1.22, "ut":0.37, "st":0.20}}
{"link":{"timestamp_begin":1700148579.603656526, "rt":0.46, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700148568.317881850}
{"VCS_COMP_START_TIME": 1700148568.317881850}
{"VCS_COMP_END_TIME": 1700148588.575325726}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 369884}}
{"stitch_vcselab": {"peak_mem": 240008}}
