ENTRADAS:
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111

SALIDAS:
00000000110110111
11001111110111111
00010001111001111
00000011111101111
11001110111001111
00100010111001111
00100000111001111
00001111111111111
00000000111001111
00000010111001111
00001100111001111
00000011101101011
00110000111111111
00000011101111011
00110000111011111
00111100111011111


=======SWICTH VHDL==========
when "0000" => display <= "00000000110110111";
when "0001" => display <= "11001111110111111";
when "0010" => display <= "00010001111001111";
when "0011" => display <= "00000011111101111";
when "0100" => display <= "11001110111001111";
when "0101" => display <= "00100010111001111";
when "0110" => display <= "00100000111001111";
when "0111" => display <= "00001111111111111";
when "1000" => display <= "00000000111001111";
when "1001" => display <= "00000010111001111";
when "1010" => display <= "00001100111001111";
when "1011" => display <= "00000011101101011";
when "1100" => display <= "00110000111111111";
when "1101" => display <= "00000011101111011";
when "1110" => display <= "00110000111011111";
when "1111" => display <= "00111100111011111";
