#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Feb 21 15:46:00 2024
# Process ID: 13332
# Current directory: D:/Project/FPGA/FPGA/Diploma/FPGA/FPGA.runs/input_fifo_synth_1
# Command line: vivado.exe -log input_fifo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source input_fifo.tcl
# Log file: D:/Project/FPGA/FPGA/Diploma/FPGA/FPGA.runs/input_fifo_synth_1/input_fifo.vds
# Journal file: D:/Project/FPGA/FPGA/Diploma/FPGA/FPGA.runs/input_fifo_synth_1\vivado.jou
#-----------------------------------------------------------
source input_fifo.tcl -notrace
