ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32l0xx_hal_rcc_ex.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_RCCEx_PeriphCLKConfig
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_RCCEx_PeriphCLKConfig:
  25              	.LFB47:
  26              		.file 1 "Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c"
   1:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @file    stm32l0xx_hal_rcc_ex.c
   4:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *          functionalities RCC extension peripheral:
   8:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *           + Extended Clock Recovery System Control functions
  10:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *
  11:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   ******************************************************************************
  12:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @attention
  13:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *
  14:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * <h2><center>&copy; Copyright(c) 2016 STMicroelectronics.
  15:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * All rights reserved.</center></h2>
  16:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *
  17:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  18:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * the "License"; You may not use this file except in compliance with the
  19:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * License. You may obtain a copy of the License at:
  20:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  21:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *
  22:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   ******************************************************************************
  23:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  24:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  25:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  26:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #include "stm32l0xx_hal.h"
  27:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  28:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @addtogroup STM32L0xx_HAL_Driver
  29:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  30:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  31:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  32:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 2


  33:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  34:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  35:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief RCC Extension HAL module driver
  36:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  37:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  38:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  39:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  40:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private define ------------------------------------------------------------*/
  41:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Constants RCCEx Private Constants
  42:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  43:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  44:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
  45:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** extern const uint8_t PLLMulTable[];
  46:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
  47:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
  48:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @}
  49:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  50:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  51:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private macro -------------------------------------------------------------*/
  52:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Macros RCCEx Private Macros
  53:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  54:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  55:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
  56:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @}
  57:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  58:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  59:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  61:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private functions ---------------------------------------------------------*/
  62:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  63:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  64:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  65:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  66:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  67:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  68:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  69:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  *
  70:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** @verbatim
  71:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  ===============================================================================
  72:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  73:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  ===============================================================================
  74:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     [..]
  75:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
  76:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     frequencies.
  77:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     [..]
  78:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
  79:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
  80:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
  81:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         the backup registers) are set to their reset values.
  82:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  83:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** @endverbatim
  84:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  85:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  86:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  87:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
  88:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified
  89:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 3


  90:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  91:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         contains the configuration information for the Extended Peripherals clocks(USART1,USART
  92:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         I2C1, I2C3, RTC, USB/RNG  and LPTIM1 clocks).
  93:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval HAL status
  94:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfi
  95:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         to possibly update HSE divider.
  96:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  97:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
  98:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
  27              		.loc 1 98 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 86B0     		sub	sp, sp, #24
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 32
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 7860     		str	r0, [r7, #4]
  99:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t tickstart;
 100:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t temp_reg;
 101:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
  43              		.loc 1 101 20
  44 0008 1723     		movs	r3, #23
  45 000a FB18     		adds	r3, r7, r3
  46 000c 0022     		movs	r2, #0
  47 000e 1A70     		strb	r2, [r3]
 102:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 103:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check the parameters */
 104:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 105:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 106:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*------------------------------- RTC/LCD Configuration ------------------------*/
 107:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
  48              		.loc 1 107 23
  49 0010 7B68     		ldr	r3, [r7, #4]
  50 0012 1B68     		ldr	r3, [r3]
  51              		.loc 1 107 47
  52 0014 2022     		movs	r2, #32
  53 0016 1340     		ands	r3, r2
  54              		.loc 1 107 6
  55 0018 06D1     		bne	.L2
 108:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 109:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
  56              		.loc 1 109 23
  57 001a 7B68     		ldr	r3, [r7, #4]
  58 001c 1A68     		ldr	r2, [r3]
  59              		.loc 1 109 47
  60 001e 8023     		movs	r3, #128
  61 0020 1B01     		lsls	r3, r3, #4
  62 0022 1340     		ands	r3, r2
  63              		.loc 1 109 4
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 4


  64 0024 00D1     		bne	.LCB32
  65 0026 D9E0     		b	.L3	@long jump
  66              	.LCB32:
  67              	.L2:
 110:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 111:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****      )
 112:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 113:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* check for RTC Parameters used to output RTCCLK */
 114:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 115:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 116:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 117:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 118:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 119:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 120:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 121:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 122:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
 123:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 124:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 125:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 126:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* As soon as function is called to change RTC clock source, activation of the
 127:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****        power domain is done. */
 128:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Requires to enable write access to Backup Domain of necessary */
 129:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
  68              		.loc 1 129 8
  69 0028 9C4B     		ldr	r3, .L23
  70 002a 9A6B     		ldr	r2, [r3, #56]
  71 002c 8023     		movs	r3, #128
  72 002e 5B05     		lsls	r3, r3, #21
  73 0030 1340     		ands	r3, r2
  74              		.loc 1 129 7
  75 0032 0AD1     		bne	.L4
 130:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 131:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_ENABLE();
  76              		.loc 1 131 7
  77 0034 994B     		ldr	r3, .L23
  78 0036 9A6B     		ldr	r2, [r3, #56]
  79 0038 984B     		ldr	r3, .L23
  80 003a 8021     		movs	r1, #128
  81 003c 4905     		lsls	r1, r1, #21
  82 003e 0A43     		orrs	r2, r1
  83 0040 9A63     		str	r2, [r3, #56]
 132:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
  84              		.loc 1 132 21
  85 0042 1723     		movs	r3, #23
  86 0044 FB18     		adds	r3, r7, r3
  87 0046 0122     		movs	r2, #1
  88 0048 1A70     		strb	r2, [r3]
  89              	.L4:
 133:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 134:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 135:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
  90              		.loc 1 135 8
  91 004a 954B     		ldr	r3, .L23+4
  92 004c 1A68     		ldr	r2, [r3]
  93 004e 8023     		movs	r3, #128
  94 0050 5B00     		lsls	r3, r3, #1
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 5


  95 0052 1340     		ands	r3, r2
  96              		.loc 1 135 7
  97 0054 1AD1     		bne	.L5
 136:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 137:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Enable write access to Backup domain */
 138:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
  98              		.loc 1 138 7
  99 0056 924B     		ldr	r3, .L23+4
 100 0058 1A68     		ldr	r2, [r3]
 101 005a 914B     		ldr	r3, .L23+4
 102 005c 8021     		movs	r1, #128
 103 005e 4900     		lsls	r1, r1, #1
 104 0060 0A43     		orrs	r2, r1
 105 0062 1A60     		str	r2, [r3]
 139:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 140:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Wait for Backup domain Write protection disable */
 141:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
 106              		.loc 1 141 19
 107 0064 FFF7FEFF 		bl	HAL_GetTick
 108 0068 0300     		movs	r3, r0
 109 006a 3B61     		str	r3, [r7, #16]
 142:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 143:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 110              		.loc 1 143 12
 111 006c 08E0     		b	.L6
 112              	.L8:
 144:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 145:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 113              		.loc 1 145 13
 114 006e FFF7FEFF 		bl	HAL_GetTick
 115 0072 0200     		movs	r2, r0
 116              		.loc 1 145 27
 117 0074 3B69     		ldr	r3, [r7, #16]
 118 0076 D31A     		subs	r3, r2, r3
 119              		.loc 1 145 11
 120 0078 642B     		cmp	r3, #100
 121 007a 01D9     		bls	.L6
 146:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 147:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           return HAL_TIMEOUT;
 122              		.loc 1 147 18
 123 007c 0323     		movs	r3, #3
 124 007e 08E1     		b	.L7
 125              	.L6:
 143:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 126              		.loc 1 143 13
 127 0080 874B     		ldr	r3, .L23+4
 128 0082 1A68     		ldr	r2, [r3]
 129 0084 8023     		movs	r3, #128
 130 0086 5B00     		lsls	r3, r3, #1
 131 0088 1340     		ands	r3, r2
 143:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 132              		.loc 1 143 12
 133 008a F0D0     		beq	.L8
 134              	.L5:
 148:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 149:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 150:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 6


 151:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 152:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
 153:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 135              		.loc 1 153 20
 136 008c 834B     		ldr	r3, .L23
 137 008e 1A68     		ldr	r2, [r3]
 138              		.loc 1 153 14
 139 0090 C023     		movs	r3, #192
 140 0092 9B03     		lsls	r3, r3, #14
 141 0094 1340     		ands	r3, r2
 142 0096 FB60     		str	r3, [r7, #12]
 154:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 143              		.loc 1 154 36
 144 0098 7B68     		ldr	r3, [r7, #4]
 145 009a 5A68     		ldr	r2, [r3, #4]
 146              		.loc 1 154 56
 147 009c C023     		movs	r3, #192
 148 009e 9B03     		lsls	r3, r3, #14
 149 00a0 1340     		ands	r3, r2
 150              		.loc 1 154 8
 151 00a2 FA68     		ldr	r2, [r7, #12]
 152 00a4 9A42     		cmp	r2, r3
 153 00a6 07D1     		bne	.L9
 155:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined (LCD)
 156:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****      || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 154              		.loc 1 156 36
 155 00a8 7B68     		ldr	r3, [r7, #4]
 156 00aa 9A68     		ldr	r2, [r3, #8]
 157              		.loc 1 156 56
 158 00ac C023     		movs	r3, #192
 159 00ae 9B03     		lsls	r3, r3, #14
 160 00b0 1340     		ands	r3, r2
 161              		.loc 1 156 6
 162 00b2 FA68     		ldr	r2, [r7, #12]
 163 00b4 9A42     		cmp	r2, r3
 164 00b6 13D0     		beq	.L10
 165              	.L9:
 157:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 158:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****        )
 159:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     { /* Check HSE State */
 160:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 166              		.loc 1 160 25
 167 00b8 7B68     		ldr	r3, [r7, #4]
 168 00ba 5A68     		ldr	r2, [r3, #4]
 169              		.loc 1 160 45
 170 00bc C023     		movs	r3, #192
 171 00be 9B02     		lsls	r3, r3, #10
 172 00c0 1A40     		ands	r2, r3
 173              		.loc 1 160 10
 174 00c2 C023     		movs	r3, #192
 175 00c4 9B02     		lsls	r3, r3, #10
 176 00c6 9A42     		cmp	r2, r3
 177 00c8 0AD1     		bne	.L10
 161:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 162:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 178              		.loc 1 162 13
 179 00ca 744B     		ldr	r3, .L23
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 7


 180 00cc 1A68     		ldr	r2, [r3]
 181 00ce 8023     		movs	r3, #128
 182 00d0 9B02     		lsls	r3, r3, #10
 183 00d2 1A40     		ands	r2, r3
 184              		.loc 1 162 12
 185 00d4 8023     		movs	r3, #128
 186 00d6 9B02     		lsls	r3, r3, #10
 187 00d8 9A42     		cmp	r2, r3
 188 00da 01D1     		bne	.L10
 163:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 164:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           /* To update HSE divider, first switch-OFF HSE clock oscillator*/
 165:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           return HAL_ERROR;
 189              		.loc 1 165 18
 190 00dc 0123     		movs	r3, #1
 191 00de D8E0     		b	.L7
 192              	.L10:
 166:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 167:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 168:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 169:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 170:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value 
 171:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 193              		.loc 1 171 20
 194 00e0 6E4B     		ldr	r3, .L23
 195 00e2 1A6D     		ldr	r2, [r3, #80]
 196              		.loc 1 171 14
 197 00e4 C023     		movs	r3, #192
 198 00e6 9B02     		lsls	r3, r3, #10
 199 00e8 1340     		ands	r3, r2
 200 00ea FB60     		str	r3, [r7, #12]
 172:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 173:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCS
 201              		.loc 1 173 7
 202 00ec FB68     		ldr	r3, [r7, #12]
 203 00ee 002B     		cmp	r3, #0
 204 00f0 49D0     		beq	.L11
 205              		.loc 1 173 66 discriminator 1
 206 00f2 7B68     		ldr	r3, [r7, #4]
 207 00f4 5A68     		ldr	r2, [r3, #4]
 208              		.loc 1 173 86 discriminator 1
 209 00f6 C023     		movs	r3, #192
 210 00f8 9B02     		lsls	r3, r3, #10
 211 00fa 1340     		ands	r3, r2
 212              		.loc 1 173 34 discriminator 1
 213 00fc FA68     		ldr	r2, [r7, #12]
 214 00fe 9A42     		cmp	r2, r3
 215 0100 04D0     		beq	.L12
 174:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 216              		.loc 1 174 26
 217 0102 7B68     		ldr	r3, [r7, #4]
 218 0104 1B68     		ldr	r3, [r3]
 219              		.loc 1 174 50
 220 0106 2022     		movs	r2, #32
 221 0108 1340     		ands	r3, r2
 222              		.loc 1 174 7
 223 010a 0DD1     		bne	.L13
 224              	.L12:
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 8


 175:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 176:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 225              		.loc 1 176 38
 226 010c 7B68     		ldr	r3, [r7, #4]
 227 010e 9A68     		ldr	r2, [r3, #8]
 228              		.loc 1 176 58
 229 0110 C023     		movs	r3, #192
 230 0112 9B02     		lsls	r3, r3, #10
 231 0114 1340     		ands	r3, r2
 232              		.loc 1 176 7
 233 0116 FA68     		ldr	r2, [r7, #12]
 234 0118 9A42     		cmp	r2, r3
 235 011a 34D0     		beq	.L11
 177:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****        && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 236              		.loc 1 177 27
 237 011c 7B68     		ldr	r3, [r7, #4]
 238 011e 1A68     		ldr	r2, [r3]
 239              		.loc 1 177 51
 240 0120 8023     		movs	r3, #128
 241 0122 1B01     		lsls	r3, r3, #4
 242 0124 1340     		ands	r3, r2
 243              		.loc 1 177 8
 244 0126 2ED0     		beq	.L11
 245              	.L13:
 178:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 179:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****      ))
 180:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 181:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Store the content of CSR register before the reset of Backup Domain */
 182:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 246              		.loc 1 182 22
 247 0128 5C4B     		ldr	r3, .L23
 248 012a 1B6D     		ldr	r3, [r3, #80]
 249              		.loc 1 182 16
 250 012c 5D4A     		ldr	r2, .L23+8
 251 012e 1340     		ands	r3, r2
 252 0130 FB60     		str	r3, [r7, #12]
 183:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 184:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 185:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_BACKUPRESET_FORCE();
 253              		.loc 1 185 7
 254 0132 5A4B     		ldr	r3, .L23
 255 0134 1A6D     		ldr	r2, [r3, #80]
 256 0136 594B     		ldr	r3, .L23
 257 0138 8021     		movs	r1, #128
 258 013a 0903     		lsls	r1, r1, #12
 259 013c 0A43     		orrs	r2, r1
 260 013e 1A65     		str	r2, [r3, #80]
 186:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_BACKUPRESET_RELEASE();
 261              		.loc 1 186 7
 262 0140 564B     		ldr	r3, .L23
 263 0142 1A6D     		ldr	r2, [r3, #80]
 264 0144 554B     		ldr	r3, .L23
 265 0146 5849     		ldr	r1, .L23+12
 266 0148 0A40     		ands	r2, r1
 267 014a 1A65     		str	r2, [r3, #80]
 187:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 188:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Restore the Content of CSR register */
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 9


 189:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       RCC->CSR = temp_reg;
 268              		.loc 1 189 10
 269 014c 534B     		ldr	r3, .L23
 270              		.loc 1 189 16
 271 014e FA68     		ldr	r2, [r7, #12]
 272 0150 1A65     		str	r2, [r3, #80]
 190:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 191:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****        /* Wait for LSERDY if LSE was enabled */
 192:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 273              		.loc 1 192 11
 274 0152 FA68     		ldr	r2, [r7, #12]
 275 0154 8023     		movs	r3, #128
 276 0156 5B00     		lsls	r3, r3, #1
 277 0158 1340     		ands	r3, r2
 278              		.loc 1 192 10
 279 015a 14D0     		beq	.L11
 193:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 194:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         /* Get Start Tick */
 195:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 280              		.loc 1 195 21
 281 015c FFF7FEFF 		bl	HAL_GetTick
 282 0160 0300     		movs	r3, r0
 283 0162 3B61     		str	r3, [r7, #16]
 196:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 197:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 198:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 284              		.loc 1 198 14
 285 0164 09E0     		b	.L14
 286              	.L15:
 199:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 200:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 287              		.loc 1 200 15
 288 0166 FFF7FEFF 		bl	HAL_GetTick
 289 016a 0200     		movs	r2, r0
 290              		.loc 1 200 29
 291 016c 3B69     		ldr	r3, [r7, #16]
 292 016e D31A     		subs	r3, r2, r3
 293              		.loc 1 200 13
 294 0170 4E4A     		ldr	r2, .L23+16
 295 0172 9342     		cmp	r3, r2
 296 0174 01D9     		bls	.L14
 201:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 202:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             return HAL_TIMEOUT;
 297              		.loc 1 202 20
 298 0176 0323     		movs	r3, #3
 299 0178 8BE0     		b	.L7
 300              	.L14:
 198:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 301              		.loc 1 198 15
 302 017a 484B     		ldr	r3, .L23
 303 017c 1A6D     		ldr	r2, [r3, #80]
 304 017e 8023     		movs	r3, #128
 305 0180 9B00     		lsls	r3, r3, #2
 306 0182 1340     		ands	r3, r2
 198:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 307              		.loc 1 198 14
 308 0184 EFD0     		beq	.L15
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 10


 309              	.L11:
 203:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 204:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 205:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 206:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 207:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 310              		.loc 1 207 5
 311 0186 7B68     		ldr	r3, [r7, #4]
 312 0188 5A68     		ldr	r2, [r3, #4]
 313 018a C023     		movs	r3, #192
 314 018c 9B02     		lsls	r3, r3, #10
 315 018e 1A40     		ands	r2, r3
 316 0190 C023     		movs	r3, #192
 317 0192 9B02     		lsls	r3, r3, #10
 318 0194 9A42     		cmp	r2, r3
 319 0196 0CD1     		bne	.L16
 320              		.loc 1 207 5 is_stmt 0 discriminator 1
 321 0198 404B     		ldr	r3, .L23
 322 019a 1B68     		ldr	r3, [r3]
 323 019c 444A     		ldr	r2, .L23+20
 324 019e 1340     		ands	r3, r2
 325 01a0 1900     		movs	r1, r3
 326 01a2 7B68     		ldr	r3, [r7, #4]
 327 01a4 5A68     		ldr	r2, [r3, #4]
 328 01a6 C023     		movs	r3, #192
 329 01a8 9B03     		lsls	r3, r3, #14
 330 01aa 1A40     		ands	r2, r3
 331 01ac 3B4B     		ldr	r3, .L23
 332 01ae 0A43     		orrs	r2, r1
 333 01b0 1A60     		str	r2, [r3]
 334              	.L16:
 335              		.loc 1 207 5 discriminator 3
 336 01b2 3A4B     		ldr	r3, .L23
 337 01b4 196D     		ldr	r1, [r3, #80]
 338 01b6 7B68     		ldr	r3, [r7, #4]
 339 01b8 5A68     		ldr	r2, [r3, #4]
 340 01ba C023     		movs	r3, #192
 341 01bc 9B02     		lsls	r3, r3, #10
 342 01be 1A40     		ands	r2, r3
 343 01c0 364B     		ldr	r3, .L23
 344 01c2 0A43     		orrs	r2, r1
 345 01c4 1A65     		str	r2, [r3, #80]
 208:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 209:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Require to disable power clock if necessary */
 210:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(pwrclkchanged == SET)
 346              		.loc 1 210 7 is_stmt 1 discriminator 3
 347 01c6 1723     		movs	r3, #23
 348 01c8 FB18     		adds	r3, r7, r3
 349 01ca 1B78     		ldrb	r3, [r3]
 350 01cc 012B     		cmp	r3, #1
 351 01ce 05D1     		bne	.L3
 211:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 212:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 352              		.loc 1 212 7
 353 01d0 324B     		ldr	r3, .L23
 354 01d2 9A6B     		ldr	r2, [r3, #56]
 355 01d4 314B     		ldr	r3, .L23
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 11


 356 01d6 3749     		ldr	r1, .L23+24
 357 01d8 0A40     		ands	r2, r1
 358 01da 9A63     		str	r2, [r3, #56]
 359              	.L3:
 213:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 214:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 215:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 216:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined (RCC_CCIPR_USART1SEL)
 217:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*------------------------------- USART1 Configuration ------------------------*/
 218:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 360              		.loc 1 218 21
 361 01dc 7B68     		ldr	r3, [r7, #4]
 362 01de 1B68     		ldr	r3, [r3]
 363              		.loc 1 218 45
 364 01e0 0122     		movs	r2, #1
 365 01e2 1340     		ands	r3, r2
 366              		.loc 1 218 5
 367 01e4 09D0     		beq	.L17
 219:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 220:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 221:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 222:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 223:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the USART1 clock source */
 224:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 368              		.loc 1 224 5
 369 01e6 2D4B     		ldr	r3, .L23
 370 01e8 DB6C     		ldr	r3, [r3, #76]
 371 01ea 0322     		movs	r2, #3
 372 01ec 9343     		bics	r3, r2
 373 01ee 1900     		movs	r1, r3
 374 01f0 7B68     		ldr	r3, [r7, #4]
 375 01f2 DA68     		ldr	r2, [r3, #12]
 376 01f4 294B     		ldr	r3, .L23
 377 01f6 0A43     		orrs	r2, r1
 378 01f8 DA64     		str	r2, [r3, #76]
 379              	.L17:
 225:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 226:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART1SEL */
 227:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 228:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*----------------------------- USART2 Configuration --------------------------*/
 229:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 380              		.loc 1 229 21
 381 01fa 7B68     		ldr	r3, [r7, #4]
 382 01fc 1B68     		ldr	r3, [r3]
 383              		.loc 1 229 45
 384 01fe 0222     		movs	r2, #2
 385 0200 1340     		ands	r3, r2
 386              		.loc 1 229 5
 387 0202 09D0     		beq	.L18
 230:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 231:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 232:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 233:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 234:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the USART2 clock source */
 235:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 388              		.loc 1 235 5
 389 0204 254B     		ldr	r3, .L23
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 12


 390 0206 DB6C     		ldr	r3, [r3, #76]
 391 0208 0C22     		movs	r2, #12
 392 020a 9343     		bics	r3, r2
 393 020c 1900     		movs	r1, r3
 394 020e 7B68     		ldr	r3, [r7, #4]
 395 0210 1A69     		ldr	r2, [r3, #16]
 396 0212 224B     		ldr	r3, .L23
 397 0214 0A43     		orrs	r2, r1
 398 0216 DA64     		str	r2, [r3, #76]
 399              	.L18:
 236:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 237:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 238:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*------------------------------ LPUART1 Configuration ------------------------*/
 239:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 400              		.loc 1 239 21
 401 0218 7B68     		ldr	r3, [r7, #4]
 402 021a 1B68     		ldr	r3, [r3]
 403              		.loc 1 239 45
 404 021c 0422     		movs	r2, #4
 405 021e 1340     		ands	r3, r2
 406              		.loc 1 239 5
 407 0220 09D0     		beq	.L19
 240:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 241:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 242:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 243:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 244:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the LPUAR1 clock source */
 245:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 408              		.loc 1 245 5
 409 0222 1E4B     		ldr	r3, .L23
 410 0224 DB6C     		ldr	r3, [r3, #76]
 411 0226 244A     		ldr	r2, .L23+28
 412 0228 1340     		ands	r3, r2
 413 022a 1900     		movs	r1, r3
 414 022c 7B68     		ldr	r3, [r7, #4]
 415 022e 5A69     		ldr	r2, [r3, #20]
 416 0230 1A4B     		ldr	r3, .L23
 417 0232 0A43     		orrs	r2, r1
 418 0234 DA64     		str	r2, [r3, #76]
 419              	.L19:
 246:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 247:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 248:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*------------------------------ I2C1 Configuration ------------------------*/
 249:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 420              		.loc 1 249 21
 421 0236 7B68     		ldr	r3, [r7, #4]
 422 0238 1B68     		ldr	r3, [r3]
 423              		.loc 1 249 45
 424 023a 0822     		movs	r2, #8
 425 023c 1340     		ands	r3, r2
 426              		.loc 1 249 5
 427 023e 09D0     		beq	.L20
 250:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 251:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 252:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 253:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 254:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the I2C1 clock source */
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 13


 255:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 428              		.loc 1 255 5
 429 0240 164B     		ldr	r3, .L23
 430 0242 DB6C     		ldr	r3, [r3, #76]
 431 0244 1D4A     		ldr	r2, .L23+32
 432 0246 1340     		ands	r3, r2
 433 0248 1900     		movs	r1, r3
 434 024a 7B68     		ldr	r3, [r7, #4]
 435 024c 9A69     		ldr	r2, [r3, #24]
 436 024e 134B     		ldr	r3, .L23
 437 0250 0A43     		orrs	r2, r1
 438 0252 DA64     		str	r2, [r3, #76]
 439              	.L20:
 256:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 257:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 258:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined (RCC_CCIPR_I2C3SEL)
 259:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /*------------------------------ I2C3 Configuration ------------------------*/
 260:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 261:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 262:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 263:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 264:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 265:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the I2C3 clock source */
 266:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 267:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 268:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C3SEL */
 269:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 270:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 271:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  /*---------------------------- USB and RNG configuration --------------------*/
 272:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 440              		.loc 1 272 21
 441 0254 7B68     		ldr	r3, [r7, #4]
 442 0256 1B68     		ldr	r3, [r3]
 443              		.loc 1 272 45
 444 0258 4022     		movs	r2, #64
 445 025a 1340     		ands	r3, r2
 446              		.loc 1 272 5
 447 025c 09D0     		beq	.L21
 273:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 274:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 275:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 448              		.loc 1 275 5
 449 025e 0F4B     		ldr	r3, .L23
 450 0260 DB6C     		ldr	r3, [r3, #76]
 451 0262 174A     		ldr	r2, .L23+36
 452 0264 1340     		ands	r3, r2
 453 0266 1900     		movs	r1, r3
 454 0268 7B68     		ldr	r3, [r7, #4]
 455 026a 1A6A     		ldr	r2, [r3, #32]
 456 026c 0B4B     		ldr	r3, .L23
 457 026e 0A43     		orrs	r2, r1
 458 0270 DA64     		str	r2, [r3, #76]
 459              	.L21:
 276:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 277:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 278:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 279:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM1 configuration ------------------------*/
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 14


 280:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 460              		.loc 1 280 21
 461 0272 7B68     		ldr	r3, [r7, #4]
 462 0274 1B68     		ldr	r3, [r3]
 463              		.loc 1 280 45
 464 0276 8022     		movs	r2, #128
 465 0278 1340     		ands	r3, r2
 466              		.loc 1 280 5
 467 027a 09D0     		beq	.L22
 281:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 282:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
 283:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 468              		.loc 1 283 5
 469 027c 074B     		ldr	r3, .L23
 470 027e DB6C     		ldr	r3, [r3, #76]
 471 0280 104A     		ldr	r2, .L23+40
 472 0282 1340     		ands	r3, r2
 473 0284 1900     		movs	r1, r3
 474 0286 7B68     		ldr	r3, [r7, #4]
 475 0288 DA69     		ldr	r2, [r3, #28]
 476 028a 044B     		ldr	r3, .L23
 477 028c 0A43     		orrs	r2, r1
 478 028e DA64     		str	r2, [r3, #76]
 479              	.L22:
 284:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 285:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 286:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   return HAL_OK;
 480              		.loc 1 286 10
 481 0290 0023     		movs	r3, #0
 482              	.L7:
 287:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 483              		.loc 1 287 1
 484 0292 1800     		movs	r0, r3
 485 0294 BD46     		mov	sp, r7
 486 0296 06B0     		add	sp, sp, #24
 487              		@ sp needed
 488 0298 80BD     		pop	{r7, pc}
 489              	.L24:
 490 029a C046     		.align	2
 491              	.L23:
 492 029c 00100240 		.word	1073876992
 493 02a0 00700040 		.word	1073770496
 494 02a4 FFFFFCFF 		.word	-196609
 495 02a8 FFFFF7FF 		.word	-524289
 496 02ac 88130000 		.word	5000
 497 02b0 FFFFCFFF 		.word	-3145729
 498 02b4 FFFFFFEF 		.word	-268435457
 499 02b8 FFF3FFFF 		.word	-3073
 500 02bc FFCFFFFF 		.word	-12289
 501 02c0 FFFFFFFB 		.word	-67108865
 502 02c4 FFFFF3FF 		.word	-786433
 503              		.cfi_endproc
 504              	.LFE47:
 506              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 507              		.align	1
 508              		.global	HAL_RCCEx_GetPeriphCLKConfig
 509              		.syntax unified
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 15


 510              		.code	16
 511              		.thumb_func
 512              		.fpu softvfp
 514              	HAL_RCCEx_GetPeriphCLKConfig:
 515              	.LFB48:
 288:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 289:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 290:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Get the PeriphClkInit according to the internal RCC configuration registers.
 291:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
 292:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals clocks(USART1,USART2
 293:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         I2C1, I2C3, RTC, USB/RNG  and LPTIM1 clocks).
 294:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 295:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 296:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 297:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 516              		.loc 1 297 1
 517              		.cfi_startproc
 518              		@ args = 0, pretend = 0, frame = 16
 519              		@ frame_needed = 1, uses_anonymous_args = 0
 520 0000 80B5     		push	{r7, lr}
 521              	.LCFI3:
 522              		.cfi_def_cfa_offset 8
 523              		.cfi_offset 7, -8
 524              		.cfi_offset 14, -4
 525 0002 84B0     		sub	sp, sp, #16
 526              	.LCFI4:
 527              		.cfi_def_cfa_offset 24
 528 0004 00AF     		add	r7, sp, #0
 529              	.LCFI5:
 530              		.cfi_def_cfa_register 7
 531 0006 7860     		str	r0, [r7, #4]
 298:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 299:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 300:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    /* Set all possible values for the extended clock type parameter -----------*/
 301:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Common part first */
 302:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_LPUART1 | \
 532              		.loc 1 302 39
 533 0008 7B68     		ldr	r3, [r7, #4]
 534 000a AE22     		movs	r2, #174
 535 000c 1A60     		str	r2, [r3]
 303:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_RTC     | \
 304:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1;
 305:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART1SEL)
 306:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_USART1;
 536              		.loc 1 306 39
 537 000e 7B68     		ldr	r3, [r7, #4]
 538 0010 1B68     		ldr	r3, [r3]
 539 0012 0122     		movs	r2, #1
 540 0014 1A43     		orrs	r2, r3
 541 0016 7B68     		ldr	r3, [r7, #4]
 542 0018 1A60     		str	r2, [r3]
 307:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART1SEL */
 308:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if  defined(RCC_CCIPR_I2C3SEL)
 309:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C3;
 310:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C3SEL */
 311:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 312:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_USB;
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 16


 543              		.loc 1 312 39
 544 001a 7B68     		ldr	r3, [r7, #4]
 545 001c 1B68     		ldr	r3, [r3]
 546 001e 4022     		movs	r2, #64
 547 0020 1A43     		orrs	r2, r3
 548 0022 7B68     		ldr	r3, [r7, #4]
 549 0024 1A60     		str	r2, [r3]
 313:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 314:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 315:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_LCD;
 550              		.loc 1 315 39
 551 0026 7B68     		ldr	r3, [r7, #4]
 552 0028 1B68     		ldr	r3, [r3]
 553 002a 8022     		movs	r2, #128
 554 002c 1201     		lsls	r2, r2, #4
 555 002e 1A43     		orrs	r2, r3
 556 0030 7B68     		ldr	r3, [r7, #4]
 557 0032 1A60     		str	r2, [r3]
 316:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 317:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 318:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the RTC/LCD configuration -----------------------------------------------*/
 319:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   srcclk = __HAL_RCC_GET_RTC_SOURCE();
 558              		.loc 1 319 12
 559 0034 274B     		ldr	r3, .L28
 560 0036 1A6D     		ldr	r2, [r3, #80]
 561              		.loc 1 319 10
 562 0038 C023     		movs	r3, #192
 563 003a 9B02     		lsls	r3, r3, #10
 564 003c 1340     		ands	r3, r2
 565 003e FB60     		str	r3, [r7, #12]
 320:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if (srcclk != RCC_RTCCLKSOURCE_HSE_DIV2)
 566              		.loc 1 320 6
 567 0040 FA68     		ldr	r2, [r7, #12]
 568 0042 C023     		movs	r3, #192
 569 0044 9B02     		lsls	r3, r3, #10
 570 0046 9A42     		cmp	r2, r3
 571 0048 03D0     		beq	.L26
 321:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 322:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Source clock is LSE or LSI*/
 323:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     PeriphClkInit->RTCClockSelection = srcclk;
 572              		.loc 1 323 38
 573 004a 7B68     		ldr	r3, [r7, #4]
 574 004c FA68     		ldr	r2, [r7, #12]
 575 004e 5A60     		str	r2, [r3, #4]
 576 0050 08E0     		b	.L27
 577              	.L26:
 324:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 325:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   else
 326:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 327:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Source clock is HSE. Need to get the prescaler value*/
 328:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     PeriphClkInit->RTCClockSelection = srcclk | (READ_BIT(RCC->CR, RCC_CR_RTCPRE));
 578              		.loc 1 328 50
 579 0052 204B     		ldr	r3, .L28
 580 0054 1A68     		ldr	r2, [r3]
 581 0056 C023     		movs	r3, #192
 582 0058 9B03     		lsls	r3, r3, #14
 583 005a 1A40     		ands	r2, r3
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 17


 584              		.loc 1 328 47
 585 005c FB68     		ldr	r3, [r7, #12]
 586 005e 1A43     		orrs	r2, r3
 587              		.loc 1 328 38
 588 0060 7B68     		ldr	r3, [r7, #4]
 589 0062 5A60     		str	r2, [r3, #4]
 590              	.L27:
 329:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 330:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 331:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->LCDClockSelection = PeriphClkInit->RTCClockSelection;
 591              		.loc 1 331 51
 592 0064 7B68     		ldr	r3, [r7, #4]
 593 0066 5A68     		ldr	r2, [r3, #4]
 594              		.loc 1 331 36
 595 0068 7B68     		ldr	r3, [r7, #4]
 596 006a 9A60     		str	r2, [r3, #8]
 332:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 333:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART1SEL)
 334:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the USART1 configuration --------------------------------------------*/
 335:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 597              		.loc 1 335 42
 598 006c 194B     		ldr	r3, .L28
 599 006e DB6C     		ldr	r3, [r3, #76]
 600 0070 0322     		movs	r2, #3
 601 0072 1A40     		ands	r2, r3
 602              		.loc 1 335 40
 603 0074 7B68     		ldr	r3, [r7, #4]
 604 0076 DA60     		str	r2, [r3, #12]
 336:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART1SEL */
 337:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the USART2 clock source ---------------------------------------------*/
 338:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 605              		.loc 1 338 42
 606 0078 164B     		ldr	r3, .L28
 607 007a DB6C     		ldr	r3, [r3, #76]
 608 007c 0C22     		movs	r2, #12
 609 007e 1A40     		ands	r2, r3
 610              		.loc 1 338 40
 611 0080 7B68     		ldr	r3, [r7, #4]
 612 0082 1A61     		str	r2, [r3, #16]
 339:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source ---------------------------------------------*/
 340:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 613              		.loc 1 340 42
 614 0084 134B     		ldr	r3, .L28
 615 0086 DA6C     		ldr	r2, [r3, #76]
 616 0088 C023     		movs	r3, #192
 617 008a 1B01     		lsls	r3, r3, #4
 618 008c 1A40     		ands	r2, r3
 619              		.loc 1 340 40
 620 008e 7B68     		ldr	r3, [r7, #4]
 621 0090 5A61     		str	r2, [r3, #20]
 341:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the I2C1 clock source -----------------------------------------------*/
 342:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 622              		.loc 1 342 42
 623 0092 104B     		ldr	r3, .L28
 624 0094 DA6C     		ldr	r2, [r3, #76]
 625 0096 C023     		movs	r3, #192
 626 0098 9B01     		lsls	r3, r3, #6
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 18


 627 009a 1A40     		ands	r2, r3
 628              		.loc 1 342 40
 629 009c 7B68     		ldr	r3, [r7, #4]
 630 009e 9A61     		str	r2, [r3, #24]
 343:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_I2C3SEL)
 344:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Get the I2C3 clock source -----------------------------------------------*/
 345:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->I2c3ClockSelection    = __HAL_RCC_GET_I2C3_SOURCE();
 346:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C3SEL */
 347:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source -----------------------------------------------*/
 348:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->LptimClockSelection   = __HAL_RCC_GET_LPTIM1_SOURCE();
 631              		.loc 1 348 42
 632 00a0 0C4B     		ldr	r3, .L28
 633 00a2 DA6C     		ldr	r2, [r3, #76]
 634 00a4 C023     		movs	r3, #192
 635 00a6 1B03     		lsls	r3, r3, #12
 636 00a8 1A40     		ands	r2, r3
 637              		.loc 1 348 40
 638 00aa 7B68     		ldr	r3, [r7, #4]
 639 00ac DA61     		str	r2, [r3, #28]
 349:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the RTC clock source -----------------------------------------------*/
 350:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 640              		.loc 1 350 42
 641 00ae 094B     		ldr	r3, .L28
 642 00b0 1A6D     		ldr	r2, [r3, #80]
 643 00b2 C023     		movs	r3, #192
 644 00b4 9B02     		lsls	r3, r3, #10
 645 00b6 1A40     		ands	r2, r3
 646              		.loc 1 350 40
 647 00b8 7B68     		ldr	r3, [r7, #4]
 648 00ba 5A60     		str	r2, [r3, #4]
 351:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 352:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the USB/RNG clock source -----------------------------------------------*/
 353:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection     = __HAL_RCC_GET_USB_SOURCE();
 649              		.loc 1 353 42
 650 00bc 054B     		ldr	r3, .L28
 651 00be DA6C     		ldr	r2, [r3, #76]
 652 00c0 8023     		movs	r3, #128
 653 00c2 DB04     		lsls	r3, r3, #19
 654 00c4 1A40     		ands	r2, r3
 655              		.loc 1 353 40
 656 00c6 7B68     		ldr	r3, [r7, #4]
 657 00c8 1A62     		str	r2, [r3, #32]
 354:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 355:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 658              		.loc 1 355 1
 659 00ca C046     		nop
 660 00cc BD46     		mov	sp, r7
 661 00ce 04B0     		add	sp, sp, #16
 662              		@ sp needed
 663 00d0 80BD     		pop	{r7, pc}
 664              	.L29:
 665 00d2 C046     		.align	2
 666              	.L28:
 667 00d4 00100240 		.word	1073876992
 668              		.cfi_endproc
 669              	.LFE48:
 671              		.global	__aeabi_uidiv
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 19


 672              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 673              		.align	1
 674              		.global	HAL_RCCEx_GetPeriphCLKFreq
 675              		.syntax unified
 676              		.code	16
 677              		.thumb_func
 678              		.fpu softvfp
 680              	HAL_RCCEx_GetPeriphCLKFreq:
 681              	.LFB49:
 356:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 357:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 358:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency
 359:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock is unknown
 360:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  PeriphClk Peripheral clock identifier
 361:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
 362:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC      RTC peripheral clock
 363:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LCD      LCD peripheral clock (*)
 364:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB      USB or RNG peripheral clock (*)
 365:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1   USART1 peripheral clock (*)
 366:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2   USART2 peripheral clock
 367:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
 368:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1     I2C1 peripheral clock
 369:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2     I2C2 peripheral clock (*)
 370:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3     I2C3 peripheral clock (*)
 371:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note   (*) means that this peripheral is not present on all the devices
 372:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
 373:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 374:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
 375:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 682              		.loc 1 375 1
 683              		.cfi_startproc
 684              		@ args = 0, pretend = 0, frame = 40
 685              		@ frame_needed = 1, uses_anonymous_args = 0
 686 0000 80B5     		push	{r7, lr}
 687              	.LCFI6:
 688              		.cfi_def_cfa_offset 8
 689              		.cfi_offset 7, -8
 690              		.cfi_offset 14, -4
 691 0002 8AB0     		sub	sp, sp, #40
 692              	.LCFI7:
 693              		.cfi_def_cfa_offset 48
 694 0004 00AF     		add	r7, sp, #0
 695              	.LCFI8:
 696              		.cfi_def_cfa_register 7
 697 0006 7860     		str	r0, [r7, #4]
 376:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 698              		.loc 1 376 12
 699 0008 0023     		movs	r3, #0
 700 000a 7B62     		str	r3, [r7, #36]
 377:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t temp_reg, clkprediv, srcclk;    /* no init needed */
 378:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 379:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t pllmul, plldiv, pllvco;    /* no init needed */
 380:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 381:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 382:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check the parameters */
 383:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 384:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 20


 385:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   switch (PeriphClk)
 701              		.loc 1 385 3
 702 000c 7A68     		ldr	r2, [r7, #4]
 703 000e 8023     		movs	r3, #128
 704 0010 1B01     		lsls	r3, r3, #4
 705 0012 9A42     		cmp	r2, r3
 706 0014 1AD0     		beq	.L31
 707 0016 7A68     		ldr	r2, [r7, #4]
 708 0018 8023     		movs	r3, #128
 709 001a 1B01     		lsls	r3, r3, #4
 710 001c 9A42     		cmp	r2, r3
 711 001e 00D9     		bls	.LCB581
 712 0020 E4E1     		b	.L83	@long jump
 713              	.LCB581:
 714 0022 7B68     		ldr	r3, [r7, #4]
 715 0024 202B     		cmp	r3, #32
 716 0026 0DD8     		bhi	.L33
 717 0028 7B68     		ldr	r3, [r7, #4]
 718 002a 002B     		cmp	r3, #0
 719 002c 00D1     		bne	.LCB587
 720 002e DDE1     		b	.L83	@long jump
 721              	.LCB587:
 722 0030 7B68     		ldr	r3, [r7, #4]
 723 0032 202B     		cmp	r3, #32
 724 0034 00D9     		bls	.LCB590
 725 0036 D9E1     		b	.L83	@long jump
 726              	.LCB590:
 727 0038 7B68     		ldr	r3, [r7, #4]
 728 003a 9A00     		lsls	r2, r3, #2
 729 003c C64B     		ldr	r3, .L91
 730 003e D318     		adds	r3, r2, r3
 731 0040 1B68     		ldr	r3, [r3]
 732 0042 9F46     		mov	pc, r3
 733              		.section	.rodata.HAL_RCCEx_GetPeriphCLKFreq,"a",%progbits
 734              		.align	2
 735              	.L34:
 736 0000 EC030000 		.word	.L83
 737 0004 B8010000 		.word	.L39
 738 0008 34020000 		.word	.L38
 739 000c EC030000 		.word	.L83
 740 0010 B0020000 		.word	.L37
 741 0014 EC030000 		.word	.L83
 742 0018 EC030000 		.word	.L83
 743 001c EC030000 		.word	.L83
 744 0020 3A030000 		.word	.L36
 745 0024 EC030000 		.word	.L83
 746 0028 EC030000 		.word	.L83
 747 002c EC030000 		.word	.L83
 748 0030 EC030000 		.word	.L83
 749 0034 EC030000 		.word	.L83
 750 0038 EC030000 		.word	.L83
 751 003c EC030000 		.word	.L83
 752 0040 CA030000 		.word	.L35
 753 0044 EC030000 		.word	.L83
 754 0048 EC030000 		.word	.L83
 755 004c EC030000 		.word	.L83
 756 0050 EC030000 		.word	.L83
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 21


 757 0054 EC030000 		.word	.L83
 758 0058 EC030000 		.word	.L83
 759 005c EC030000 		.word	.L83
 760 0060 EC030000 		.word	.L83
 761 0064 EC030000 		.word	.L83
 762 0068 EC030000 		.word	.L83
 763 006c EC030000 		.word	.L83
 764 0070 EC030000 		.word	.L83
 765 0074 EC030000 		.word	.L83
 766 0078 EC030000 		.word	.L83
 767 007c EC030000 		.word	.L83
 768 0080 4C000000 		.word	.L31
 769              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq
 770              	.L33:
 771 0044 7B68     		ldr	r3, [r7, #4]
 772 0046 402B     		cmp	r3, #64
 773 0048 5ED0     		beq	.L40
 386:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 387:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_RTC:
 388:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 389:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_LCD:
 390:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 391:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 392:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get RCC CSR configuration ------------------------------------------------------*/
 393:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       temp_reg = RCC->CSR;
 394:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 395:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current RTC source */
 396:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_RTC_SOURCE();
 397:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 398:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSE is ready if RTC clock selection is LSE */
 399:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSERDY)))
 400:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 401:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 402:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 403:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSI is ready if RTC clock selection is LSI */
 404:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_RTCCLKSOURCE_LSI)
 405:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 406:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSIRDY))
 407:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 408:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = LSI_VALUE;
 409:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 410:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 411:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSE is ready and if RTC clock selection is HSE */
 412:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_RTCCLKSOURCE_HSE_DIVX)
 413:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 414:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 415:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 416:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           /* Get the current HSE clock divider */
 417:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           clkprediv = __HAL_RCC_GET_RTC_HSE_PRESCALER();
 418:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 419:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           switch (clkprediv)
 420:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 421:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             case RCC_RTC_HSE_DIV_16:  /* HSE DIV16 has been selected */
 422:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 423:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 16U;
 424:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 425:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 22


 426:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             case RCC_RTC_HSE_DIV_8:   /* HSE DIV8 has been selected  */
 427:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 428:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 8U;
 429:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 430:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 431:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             case RCC_RTC_HSE_DIV_4:   /* HSE DIV4 has been selected  */
 432:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 433:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 4U;
 434:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 435:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 436:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             default:                  /* HSE DIV2 has been selected  */
 437:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 438:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 2U;
 439:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 440:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 441:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 442:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 443:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 444:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for RTC */
 445:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 446:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 447:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 448:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 449:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 450:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 451:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 452:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_USB:
 453:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 454:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current USB source */
 455:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USB_SOURCE();
 456:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 457:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_USBCLKSOURCE_PLL)
 458:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 459:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 460:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 461:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           /* Get PLL clock source and multiplication factor ----------------------*/
 462:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 463:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 464:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           pllmul = PLLMulTable[(pllmul >> RCC_CFGR_PLLMUL_Pos)];
 465:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;
 466:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 467:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           /* Compute PLL clock input */
 468:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)
 469:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 470:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 471:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 472:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               pllvco =  (HSI_VALUE >> 2U);
 473:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 474:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             else
 475:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 476:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               pllvco =  HSI_VALUE;
 477:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 478:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 479:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else /* HSE source */
 480:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 481:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             pllvco = HSE_VALUE;
 482:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 23


 483:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           /* pllvco * pllmul / plldiv */
 484:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           pllvco = (pllvco * pllmul);
 485:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = (pllvco/ plldiv);
 486:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 487:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 488:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USBCLKSOURCE_HSI48)
 489:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 490:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY))
 491:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 492:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = HSI48_VALUE;
 493:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 494:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 495:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else /* RCC_USBCLKSOURCE_NONE */
 496:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 497:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = 0U;
 498:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 499:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 500:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 501:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 502:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART1SEL)
 503:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_USART1:
 504:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 505:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current USART1 source */
 506:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART1_SOURCE();
 507:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 508:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if USART1 clock selection is PCLK2 */
 509:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 510:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 511:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK2Freq();
 512:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 513:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if USART1 clock selection is HSI */
 514:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART1CLKSOURCE_HSI)
 515:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 516:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 517:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 518:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 519:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 520:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 521:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 522:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else
 523:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 524:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 525:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 526:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 527:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 528:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if USART1 clock selection is SYSCLK */
 529:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 530:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 531:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 532:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 533:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if USART1 clock selection is LSE */
 534:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART1CLKSOURCE_LSE)
 535:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 536:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY))
 537:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 538:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 539:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 24


 540:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 541:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for USART1*/
 542:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 543:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 544:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 545:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 546:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 547:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 548:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART1SEL */
 549:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_USART2:
 550:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 551:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current USART2 source */
 552:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART2_SOURCE();
 553:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 554:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if USART2 clock selection is PCLK1 */
 555:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 556:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 557:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 558:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 559:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if USART2 clock selection is HSI */
 560:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART2CLKSOURCE_HSI)
 561:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 562:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 563:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 564:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 565:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 566:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 567:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 568:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else
 569:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 570:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 571:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 572:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 573:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 574:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if USART2 clock selection is SYSCLK */
 575:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 576:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 577:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 578:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 579:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if USART2 clock selection is LSE */
 580:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART2CLKSOURCE_LSE)
 581:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 582:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY))
 583:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 584:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 585:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 586:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 587:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for USART2*/
 588:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 589:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 590:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 591:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 592:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 593:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 594:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_LPUART1:
 595:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 596:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current LPUART1 source */
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 25


 597:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 598:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 599:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LPUART1 clock selection is PCLK1 */
 600:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 601:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 602:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 603:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 604:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if LPUART1 clock selection is HSI */
 605:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_LPUART1CLKSOURCE_HSI)
 606:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 607:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 608:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 609:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 610:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 611:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 612:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 613:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else
 614:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 615:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 616:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 617:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 618:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 619:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LPUART1 clock selection is SYSCLK */
 620:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 621:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 622:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 623:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 624:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if LPUART1 clock selection is LSE */
 625:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_LPUART1CLKSOURCE_LSE)
 626:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 627:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY))
 628:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 629:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 630:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 631:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 632:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for LPUART1*/
 633:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 634:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 635:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 636:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 637:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 638:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 639:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_I2C1:
 640:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 641:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current I2C1 source */
 642:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 643:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 644:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C1 clock selection is PCLK1 */
 645:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 646:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 647:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 648:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 649:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if I2C1 clock selection is HSI */
 650:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C1CLKSOURCE_HSI)
 651:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 652:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 653:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 26


 654:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 655:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 656:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 657:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 658:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else
 659:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 660:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 661:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 662:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 663:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 664:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C1 clock selection is SYSCLK */
 665:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 666:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 667:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 668:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 669:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for I2C1*/
 670:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 671:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 672:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 673:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 674:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 675:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 676:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(I2C2)
 677:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_I2C2:
 678:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 679:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 680:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C2 on APB1 clock enabled*/
 681:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (READ_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C2EN))==RCC_APB1ENR_I2C2EN)
 682:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 683:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 684:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 685:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 686:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 687:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 688:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 689:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 690:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 691:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* I2C2 */
 692:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 693:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_I2C3SEL)
 694:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_I2C3:
 695:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 696:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current I2C3 source */
 697:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 698:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 699:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C3 clock selection is PCLK1 */
 700:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 701:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 702:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 703:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 704:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if I2C3 clock selection is HSI */
 705:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C3CLKSOURCE_HSI)
 706:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 707:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 708:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 709:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 710:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 27


 711:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 712:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 713:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else
 714:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 715:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 716:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 717:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 718:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 719:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C3 clock selection is SYSCLK */
 720:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 721:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 722:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 723:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 724:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for I2C3*/
 725:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 726:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 727:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 728:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 729:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 730:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 731:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C3SEL */
 732:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   default:
 733:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 734:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 774              		.loc 1 734 7
 775 004a CFE1     		b	.L83
 776              	.L31:
 393:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 777              		.loc 1 393 21
 778 004c C34B     		ldr	r3, .L91+4
 393:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 779              		.loc 1 393 16
 780 004e 1B6D     		ldr	r3, [r3, #80]
 781 0050 3B61     		str	r3, [r7, #16]
 396:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 782              		.loc 1 396 16
 783 0052 C24B     		ldr	r3, .L91+4
 784 0054 1A6D     		ldr	r2, [r3, #80]
 396:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 785              		.loc 1 396 14
 786 0056 C023     		movs	r3, #192
 787 0058 9B02     		lsls	r3, r3, #10
 788 005a 1340     		ands	r3, r2
 789 005c FB61     		str	r3, [r7, #28]
 399:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 790              		.loc 1 399 10
 791 005e FA69     		ldr	r2, [r7, #28]
 792 0060 8023     		movs	r3, #128
 793 0062 5B02     		lsls	r3, r3, #9
 794 0064 9A42     		cmp	r2, r3
 795 0066 08D1     		bne	.L41
 399:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 796              		.loc 1 399 48 discriminator 1
 797 0068 3A69     		ldr	r2, [r7, #16]
 798 006a 8023     		movs	r3, #128
 799 006c 9B00     		lsls	r3, r3, #2
 800 006e 1340     		ands	r3, r2
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 28


 399:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 801              		.loc 1 399 44 discriminator 1
 802 0070 03D0     		beq	.L41
 401:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 803              		.loc 1 401 19
 804 0072 8023     		movs	r3, #128
 805 0074 1B02     		lsls	r3, r3, #8
 806 0076 7B62     		str	r3, [r7, #36]
 807 0078 45E0     		b	.L42
 808              	.L41:
 404:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 809              		.loc 1 404 15
 810 007a FA69     		ldr	r2, [r7, #28]
 811 007c 8023     		movs	r3, #128
 812 007e 9B02     		lsls	r3, r3, #10
 813 0080 9A42     		cmp	r2, r3
 814 0082 07D1     		bne	.L43
 406:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 815              		.loc 1 406 13
 816 0084 3B69     		ldr	r3, [r7, #16]
 817 0086 0222     		movs	r2, #2
 818 0088 1340     		ands	r3, r2
 406:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 819              		.loc 1 406 12
 820 008a 00D1     		bne	.LCB646
 821 008c B0E1     		b	.L84	@long jump
 822              	.LCB646:
 408:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 823              		.loc 1 408 21
 824 008e B44B     		ldr	r3, .L91+8
 825 0090 7B62     		str	r3, [r7, #36]
 449:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 826              		.loc 1 449 7
 827 0092 ADE1     		b	.L84
 828              	.L43:
 412:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 829              		.loc 1 412 15
 830 0094 FA69     		ldr	r2, [r7, #28]
 831 0096 C023     		movs	r3, #192
 832 0098 9B02     		lsls	r3, r3, #10
 833 009a 9A42     		cmp	r2, r3
 834 009c 2FD1     		bne	.L44
 414:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 835              		.loc 1 414 13
 836 009e AF4B     		ldr	r3, .L91+4
 837 00a0 1A68     		ldr	r2, [r3]
 838 00a2 8023     		movs	r3, #128
 839 00a4 9B02     		lsls	r3, r3, #10
 840 00a6 1A40     		ands	r2, r3
 414:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 841              		.loc 1 414 12
 842 00a8 8023     		movs	r3, #128
 843 00aa 9B02     		lsls	r3, r3, #10
 844 00ac 9A42     		cmp	r2, r3
 845 00ae 29D1     		bne	.L85
 417:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 846              		.loc 1 417 23
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 29


 847 00b0 AA4B     		ldr	r3, .L91+4
 848 00b2 1A68     		ldr	r2, [r3]
 417:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 849              		.loc 1 417 21
 850 00b4 C023     		movs	r3, #192
 851 00b6 9B03     		lsls	r3, r3, #14
 852 00b8 1340     		ands	r3, r2
 853 00ba FB60     		str	r3, [r7, #12]
 854 00bc FA68     		ldr	r2, [r7, #12]
 855 00be C023     		movs	r3, #192
 856 00c0 9B03     		lsls	r3, r3, #14
 857 00c2 9A42     		cmp	r2, r3
 858 00c4 0FD0     		beq	.L46
 859 00c6 FA68     		ldr	r2, [r7, #12]
 860 00c8 C023     		movs	r3, #192
 861 00ca 9B03     		lsls	r3, r3, #14
 862 00cc 9A42     		cmp	r2, r3
 863 00ce 13D8     		bhi	.L47
 864 00d0 FA68     		ldr	r2, [r7, #12]
 865 00d2 8023     		movs	r3, #128
 866 00d4 5B03     		lsls	r3, r3, #13
 867 00d6 9A42     		cmp	r2, r3
 868 00d8 0BD0     		beq	.L48
 869 00da FA68     		ldr	r2, [r7, #12]
 870 00dc 8023     		movs	r3, #128
 871 00de 9B03     		lsls	r3, r3, #14
 872 00e0 9A42     		cmp	r2, r3
 873 00e2 03D0     		beq	.L49
 874 00e4 08E0     		b	.L47
 875              	.L46:
 423:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 876              		.loc 1 423 25
 877 00e6 9F4B     		ldr	r3, .L91+12
 878 00e8 7B62     		str	r3, [r7, #36]
 424:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 879              		.loc 1 424 15
 880 00ea 0CE0     		b	.L42
 881              	.L49:
 428:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 882              		.loc 1 428 25
 883 00ec 9E4B     		ldr	r3, .L91+16
 884 00ee 7B62     		str	r3, [r7, #36]
 429:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 885              		.loc 1 429 15
 886 00f0 09E0     		b	.L42
 887              	.L48:
 433:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 888              		.loc 1 433 25
 889 00f2 9E4B     		ldr	r3, .L91+20
 890 00f4 7B62     		str	r3, [r7, #36]
 434:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 891              		.loc 1 434 15
 892 00f6 06E0     		b	.L42
 893              	.L47:
 438:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 894              		.loc 1 438 25
 895 00f8 9D4B     		ldr	r3, .L91+24
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 30


 896 00fa 7B62     		str	r3, [r7, #36]
 439:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 897              		.loc 1 439 15
 898 00fc 03E0     		b	.L42
 899              	.L44:
 447:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 900              		.loc 1 447 19
 901 00fe 0023     		movs	r3, #0
 902 0100 7B62     		str	r3, [r7, #36]
 449:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 903              		.loc 1 449 7
 904 0102 75E1     		b	.L84
 905              	.L85:
 442:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 906              		.loc 1 442 9
 907 0104 C046     		nop
 908              	.L42:
 449:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 909              		.loc 1 449 7 discriminator 1
 910 0106 73E1     		b	.L84
 911              	.L40:
 455:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 912              		.loc 1 455 16
 913 0108 944B     		ldr	r3, .L91+4
 914 010a DA6C     		ldr	r2, [r3, #76]
 455:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 915              		.loc 1 455 14
 916 010c 8023     		movs	r3, #128
 917 010e DB04     		lsls	r3, r3, #19
 918 0110 1340     		ands	r3, r2
 919 0112 FB61     		str	r3, [r7, #28]
 457:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 920              		.loc 1 457 10
 921 0114 FB69     		ldr	r3, [r7, #28]
 922 0116 002B     		cmp	r3, #0
 923 0118 3CD1     		bne	.L51
 459:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 924              		.loc 1 459 13
 925 011a 904B     		ldr	r3, .L91+4
 926 011c 1A68     		ldr	r2, [r3]
 927 011e 8023     		movs	r3, #128
 928 0120 9B04     		lsls	r3, r3, #18
 929 0122 1A40     		ands	r2, r3
 459:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 930              		.loc 1 459 12
 931 0124 8023     		movs	r3, #128
 932 0126 9B04     		lsls	r3, r3, #18
 933 0128 9A42     		cmp	r2, r3
 934 012a 00D0     		beq	.LCB751
 935 012c 62E1     		b	.L86	@long jump
 936              	.LCB751:
 462:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 937              		.loc 1 462 23
 938 012e 8B4B     		ldr	r3, .L91+4
 939 0130 DA68     		ldr	r2, [r3, #12]
 462:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 940              		.loc 1 462 18
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 31


 941 0132 F023     		movs	r3, #240
 942 0134 9B03     		lsls	r3, r3, #14
 943 0136 1340     		ands	r3, r2
 944 0138 BB61     		str	r3, [r7, #24]
 463:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           pllmul = PLLMulTable[(pllmul >> RCC_CFGR_PLLMUL_Pos)];
 945              		.loc 1 463 23
 946 013a 884B     		ldr	r3, .L91+4
 947 013c DA68     		ldr	r2, [r3, #12]
 463:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           pllmul = PLLMulTable[(pllmul >> RCC_CFGR_PLLMUL_Pos)];
 948              		.loc 1 463 18
 949 013e C023     		movs	r3, #192
 950 0140 1B04     		lsls	r3, r3, #16
 951 0142 1340     		ands	r3, r2
 952 0144 7B61     		str	r3, [r7, #20]
 464:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;
 953              		.loc 1 464 40
 954 0146 BB69     		ldr	r3, [r7, #24]
 955 0148 9B0C     		lsrs	r3, r3, #18
 464:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;
 956              		.loc 1 464 31
 957 014a 8A4A     		ldr	r2, .L91+28
 958 014c D35C     		ldrb	r3, [r2, r3]
 464:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;
 959              		.loc 1 464 18
 960 014e BB61     		str	r3, [r7, #24]
 465:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 961              		.loc 1 465 28
 962 0150 7B69     		ldr	r3, [r7, #20]
 963 0152 9B0D     		lsrs	r3, r3, #22
 465:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 964              		.loc 1 465 18
 965 0154 0133     		adds	r3, r3, #1
 966 0156 7B61     		str	r3, [r7, #20]
 468:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 967              		.loc 1 468 14
 968 0158 804B     		ldr	r3, .L91+4
 969 015a DA68     		ldr	r2, [r3, #12]
 970 015c 8023     		movs	r3, #128
 971 015e 5B02     		lsls	r3, r3, #9
 972 0160 1340     		ands	r3, r2
 468:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 973              		.loc 1 468 13
 974 0162 0AD1     		bne	.L53
 470:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 975              		.loc 1 470 17
 976 0164 7D4B     		ldr	r3, .L91+4
 977 0166 1B68     		ldr	r3, [r3]
 978 0168 1022     		movs	r2, #16
 979 016a 1340     		ands	r3, r2
 470:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 980              		.loc 1 470 16
 981 016c 02D0     		beq	.L54
 472:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 982              		.loc 1 472 22
 983 016e 804B     		ldr	r3, .L91+24
 984 0170 3B62     		str	r3, [r7, #32]
 985 0172 04E0     		b	.L55
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 32


 986              	.L54:
 476:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 987              		.loc 1 476 22
 988 0174 804B     		ldr	r3, .L91+32
 989 0176 3B62     		str	r3, [r7, #32]
 990 0178 01E0     		b	.L55
 991              	.L53:
 481:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 992              		.loc 1 481 20
 993 017a 804B     		ldr	r3, .L91+36
 994 017c 3B62     		str	r3, [r7, #32]
 995              	.L55:
 484:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = (pllvco/ plldiv);
 996              		.loc 1 484 18
 997 017e 3B6A     		ldr	r3, [r7, #32]
 998 0180 BA69     		ldr	r2, [r7, #24]
 999 0182 5343     		muls	r3, r2
 1000 0184 3B62     		str	r3, [r7, #32]
 485:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 1001              		.loc 1 485 21
 1002 0186 7969     		ldr	r1, [r7, #20]
 1003 0188 386A     		ldr	r0, [r7, #32]
 1004 018a FFF7FEFF 		bl	__aeabi_uidiv
 1005 018e 0300     		movs	r3, r0
 1006 0190 7B62     		str	r3, [r7, #36]
 499:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1007              		.loc 1 499 7
 1008 0192 2FE1     		b	.L86
 1009              	.L51:
 488:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1010              		.loc 1 488 15
 1011 0194 FA69     		ldr	r2, [r7, #28]
 1012 0196 8023     		movs	r3, #128
 1013 0198 DB04     		lsls	r3, r3, #19
 1014 019a 9A42     		cmp	r2, r3
 1015 019c 09D1     		bne	.L56
 490:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1016              		.loc 1 490 13
 1017 019e 6F4B     		ldr	r3, .L91+4
 1018 01a0 9B68     		ldr	r3, [r3, #8]
 1019 01a2 0222     		movs	r2, #2
 1020 01a4 1340     		ands	r3, r2
 490:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1021              		.loc 1 490 12
 1022 01a6 022B     		cmp	r3, #2
 1023 01a8 00D0     		beq	.LCB825
 1024 01aa 23E1     		b	.L86	@long jump
 1025              	.LCB825:
 492:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 1026              		.loc 1 492 21
 1027 01ac 744B     		ldr	r3, .L91+40
 1028 01ae 7B62     		str	r3, [r7, #36]
 499:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1029              		.loc 1 499 7
 1030 01b0 20E1     		b	.L86
 1031              	.L56:
 497:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 33


 1032              		.loc 1 497 21
 1033 01b2 0023     		movs	r3, #0
 1034 01b4 7B62     		str	r3, [r7, #36]
 499:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1035              		.loc 1 499 7
 1036 01b6 1DE1     		b	.L86
 1037              	.L39:
 506:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1038              		.loc 1 506 16
 1039 01b8 684B     		ldr	r3, .L91+4
 1040 01ba DB6C     		ldr	r3, [r3, #76]
 506:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1041              		.loc 1 506 14
 1042 01bc 0322     		movs	r2, #3
 1043 01be 1340     		ands	r3, r2
 1044 01c0 FB61     		str	r3, [r7, #28]
 509:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1045              		.loc 1 509 10
 1046 01c2 FB69     		ldr	r3, [r7, #28]
 1047 01c4 002B     		cmp	r3, #0
 1048 01c6 04D1     		bne	.L57
 511:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1049              		.loc 1 511 21
 1050 01c8 FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
 1051 01cc 0300     		movs	r3, r0
 1052 01ce 7B62     		str	r3, [r7, #36]
 546:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1053              		.loc 1 546 7
 1054 01d0 12E1     		b	.L87
 1055              	.L57:
 514:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1056              		.loc 1 514 15
 1057 01d2 FB69     		ldr	r3, [r7, #28]
 1058 01d4 022B     		cmp	r3, #2
 1059 01d6 11D1     		bne	.L59
 516:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1060              		.loc 1 516 13
 1061 01d8 604B     		ldr	r3, .L91+4
 1062 01da 1B68     		ldr	r3, [r3]
 1063 01dc 0422     		movs	r2, #4
 1064 01de 1340     		ands	r3, r2
 516:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1065              		.loc 1 516 12
 1066 01e0 042B     		cmp	r3, #4
 1067 01e2 00D0     		beq	.LCB861
 1068 01e4 08E1     		b	.L87	@long jump
 1069              	.LCB861:
 518:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1070              		.loc 1 518 15
 1071 01e6 5D4B     		ldr	r3, .L91+4
 1072 01e8 1B68     		ldr	r3, [r3]
 1073 01ea 1022     		movs	r2, #16
 1074 01ec 1340     		ands	r3, r2
 518:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1075              		.loc 1 518 14
 1076 01ee 02D0     		beq	.L60
 520:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 34


 1077              		.loc 1 520 23
 1078 01f0 5F4B     		ldr	r3, .L91+24
 1079 01f2 7B62     		str	r3, [r7, #36]
 546:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1080              		.loc 1 546 7
 1081 01f4 00E1     		b	.L87
 1082              	.L60:
 524:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1083              		.loc 1 524 23
 1084 01f6 604B     		ldr	r3, .L91+32
 1085 01f8 7B62     		str	r3, [r7, #36]
 546:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1086              		.loc 1 546 7
 1087 01fa FDE0     		b	.L87
 1088              	.L59:
 529:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1089              		.loc 1 529 15
 1090 01fc FB69     		ldr	r3, [r7, #28]
 1091 01fe 012B     		cmp	r3, #1
 1092 0200 04D1     		bne	.L61
 531:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1093              		.loc 1 531 21
 1094 0202 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1095 0206 0300     		movs	r3, r0
 1096 0208 7B62     		str	r3, [r7, #36]
 546:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1097              		.loc 1 546 7
 1098 020a F5E0     		b	.L87
 1099              	.L61:
 534:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1100              		.loc 1 534 15
 1101 020c FB69     		ldr	r3, [r7, #28]
 1102 020e 032B     		cmp	r3, #3
 1103 0210 0DD1     		bne	.L62
 536:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1104              		.loc 1 536 13
 1105 0212 524B     		ldr	r3, .L91+4
 1106 0214 1A6D     		ldr	r2, [r3, #80]
 1107 0216 8023     		movs	r3, #128
 1108 0218 9B00     		lsls	r3, r3, #2
 1109 021a 1A40     		ands	r2, r3
 536:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1110              		.loc 1 536 12
 1111 021c 8023     		movs	r3, #128
 1112 021e 9B00     		lsls	r3, r3, #2
 1113 0220 9A42     		cmp	r2, r3
 1114 0222 00D0     		beq	.LCB901
 1115 0224 E8E0     		b	.L87	@long jump
 1116              	.LCB901:
 538:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 1117              		.loc 1 538 21
 1118 0226 8023     		movs	r3, #128
 1119 0228 1B02     		lsls	r3, r3, #8
 1120 022a 7B62     		str	r3, [r7, #36]
 546:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1121              		.loc 1 546 7
 1122 022c E4E0     		b	.L87
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 35


 1123              	.L62:
 544:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1124              		.loc 1 544 19
 1125 022e 0023     		movs	r3, #0
 1126 0230 7B62     		str	r3, [r7, #36]
 546:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1127              		.loc 1 546 7
 1128 0232 E1E0     		b	.L87
 1129              	.L38:
 552:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1130              		.loc 1 552 16
 1131 0234 494B     		ldr	r3, .L91+4
 1132 0236 DB6C     		ldr	r3, [r3, #76]
 552:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1133              		.loc 1 552 14
 1134 0238 0C22     		movs	r2, #12
 1135 023a 1340     		ands	r3, r2
 1136 023c FB61     		str	r3, [r7, #28]
 555:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1137              		.loc 1 555 10
 1138 023e FB69     		ldr	r3, [r7, #28]
 1139 0240 002B     		cmp	r3, #0
 1140 0242 04D1     		bne	.L63
 557:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1141              		.loc 1 557 21
 1142 0244 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1143 0248 0300     		movs	r3, r0
 1144 024a 7B62     		str	r3, [r7, #36]
 592:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1145              		.loc 1 592 7
 1146 024c D6E0     		b	.L88
 1147              	.L63:
 560:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1148              		.loc 1 560 15
 1149 024e FB69     		ldr	r3, [r7, #28]
 1150 0250 082B     		cmp	r3, #8
 1151 0252 11D1     		bne	.L65
 562:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1152              		.loc 1 562 13
 1153 0254 414B     		ldr	r3, .L91+4
 1154 0256 1B68     		ldr	r3, [r3]
 1155 0258 0422     		movs	r2, #4
 1156 025a 1340     		ands	r3, r2
 562:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1157              		.loc 1 562 12
 1158 025c 042B     		cmp	r3, #4
 1159 025e 00D0     		beq	.LCB938
 1160 0260 CCE0     		b	.L88	@long jump
 1161              	.LCB938:
 564:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1162              		.loc 1 564 15
 1163 0262 3E4B     		ldr	r3, .L91+4
 1164 0264 1B68     		ldr	r3, [r3]
 1165 0266 1022     		movs	r2, #16
 1166 0268 1340     		ands	r3, r2
 564:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1167              		.loc 1 564 14
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 36


 1168 026a 02D0     		beq	.L66
 566:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1169              		.loc 1 566 23
 1170 026c 404B     		ldr	r3, .L91+24
 1171 026e 7B62     		str	r3, [r7, #36]
 592:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1172              		.loc 1 592 7
 1173 0270 C4E0     		b	.L88
 1174              	.L66:
 570:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1175              		.loc 1 570 23
 1176 0272 414B     		ldr	r3, .L91+32
 1177 0274 7B62     		str	r3, [r7, #36]
 592:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1178              		.loc 1 592 7
 1179 0276 C1E0     		b	.L88
 1180              	.L65:
 575:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1181              		.loc 1 575 15
 1182 0278 FB69     		ldr	r3, [r7, #28]
 1183 027a 042B     		cmp	r3, #4
 1184 027c 04D1     		bne	.L67
 577:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1185              		.loc 1 577 21
 1186 027e FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1187 0282 0300     		movs	r3, r0
 1188 0284 7B62     		str	r3, [r7, #36]
 592:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1189              		.loc 1 592 7
 1190 0286 B9E0     		b	.L88
 1191              	.L67:
 580:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1192              		.loc 1 580 15
 1193 0288 FB69     		ldr	r3, [r7, #28]
 1194 028a 0C2B     		cmp	r3, #12
 1195 028c 0DD1     		bne	.L68
 582:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1196              		.loc 1 582 13
 1197 028e 334B     		ldr	r3, .L91+4
 1198 0290 1A6D     		ldr	r2, [r3, #80]
 1199 0292 8023     		movs	r3, #128
 1200 0294 9B00     		lsls	r3, r3, #2
 1201 0296 1A40     		ands	r2, r3
 582:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1202              		.loc 1 582 12
 1203 0298 8023     		movs	r3, #128
 1204 029a 9B00     		lsls	r3, r3, #2
 1205 029c 9A42     		cmp	r2, r3
 1206 029e 00D0     		beq	.LCB978
 1207 02a0 ACE0     		b	.L88	@long jump
 1208              	.LCB978:
 584:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 1209              		.loc 1 584 21
 1210 02a2 8023     		movs	r3, #128
 1211 02a4 1B02     		lsls	r3, r3, #8
 1212 02a6 7B62     		str	r3, [r7, #36]
 592:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 37


 1213              		.loc 1 592 7
 1214 02a8 A8E0     		b	.L88
 1215              	.L68:
 590:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1216              		.loc 1 590 19
 1217 02aa 0023     		movs	r3, #0
 1218 02ac 7B62     		str	r3, [r7, #36]
 592:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1219              		.loc 1 592 7
 1220 02ae A5E0     		b	.L88
 1221              	.L37:
 597:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1222              		.loc 1 597 16
 1223 02b0 2A4B     		ldr	r3, .L91+4
 1224 02b2 DA6C     		ldr	r2, [r3, #76]
 597:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1225              		.loc 1 597 14
 1226 02b4 C023     		movs	r3, #192
 1227 02b6 1B01     		lsls	r3, r3, #4
 1228 02b8 1340     		ands	r3, r2
 1229 02ba FB61     		str	r3, [r7, #28]
 600:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1230              		.loc 1 600 10
 1231 02bc FB69     		ldr	r3, [r7, #28]
 1232 02be 002B     		cmp	r3, #0
 1233 02c0 04D1     		bne	.L69
 602:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1234              		.loc 1 602 21
 1235 02c2 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1236 02c6 0300     		movs	r3, r0
 1237 02c8 7B62     		str	r3, [r7, #36]
 637:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1238              		.loc 1 637 7
 1239 02ca 99E0     		b	.L89
 1240              	.L69:
 605:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1241              		.loc 1 605 15
 1242 02cc FA69     		ldr	r2, [r7, #28]
 1243 02ce 8023     		movs	r3, #128
 1244 02d0 1B01     		lsls	r3, r3, #4
 1245 02d2 9A42     		cmp	r2, r3
 1246 02d4 11D1     		bne	.L71
 607:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1247              		.loc 1 607 13
 1248 02d6 214B     		ldr	r3, .L91+4
 1249 02d8 1B68     		ldr	r3, [r3]
 1250 02da 0422     		movs	r2, #4
 1251 02dc 1340     		ands	r3, r2
 607:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1252              		.loc 1 607 12
 1253 02de 042B     		cmp	r3, #4
 1254 02e0 00D0     		beq	.LCB1018
 1255 02e2 8DE0     		b	.L89	@long jump
 1256              	.LCB1018:
 609:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1257              		.loc 1 609 15
 1258 02e4 1D4B     		ldr	r3, .L91+4
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 38


 1259 02e6 1B68     		ldr	r3, [r3]
 1260 02e8 1022     		movs	r2, #16
 1261 02ea 1340     		ands	r3, r2
 609:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1262              		.loc 1 609 14
 1263 02ec 02D0     		beq	.L72
 611:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1264              		.loc 1 611 23
 1265 02ee 204B     		ldr	r3, .L91+24
 1266 02f0 7B62     		str	r3, [r7, #36]
 637:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1267              		.loc 1 637 7
 1268 02f2 85E0     		b	.L89
 1269              	.L72:
 615:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1270              		.loc 1 615 23
 1271 02f4 204B     		ldr	r3, .L91+32
 1272 02f6 7B62     		str	r3, [r7, #36]
 637:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1273              		.loc 1 637 7
 1274 02f8 82E0     		b	.L89
 1275              	.L71:
 620:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1276              		.loc 1 620 15
 1277 02fa FA69     		ldr	r2, [r7, #28]
 1278 02fc 8023     		movs	r3, #128
 1279 02fe DB00     		lsls	r3, r3, #3
 1280 0300 9A42     		cmp	r2, r3
 1281 0302 04D1     		bne	.L73
 622:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1282              		.loc 1 622 21
 1283 0304 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1284 0308 0300     		movs	r3, r0
 1285 030a 7B62     		str	r3, [r7, #36]
 637:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1286              		.loc 1 637 7
 1287 030c 78E0     		b	.L89
 1288              	.L73:
 625:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1289              		.loc 1 625 15
 1290 030e FA69     		ldr	r2, [r7, #28]
 1291 0310 C023     		movs	r3, #192
 1292 0312 1B01     		lsls	r3, r3, #4
 1293 0314 9A42     		cmp	r2, r3
 1294 0316 0DD1     		bne	.L74
 627:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1295              		.loc 1 627 13
 1296 0318 104B     		ldr	r3, .L91+4
 1297 031a 1A6D     		ldr	r2, [r3, #80]
 1298 031c 8023     		movs	r3, #128
 1299 031e 9B00     		lsls	r3, r3, #2
 1300 0320 1A40     		ands	r2, r3
 627:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1301              		.loc 1 627 12
 1302 0322 8023     		movs	r3, #128
 1303 0324 9B00     		lsls	r3, r3, #2
 1304 0326 9A42     		cmp	r2, r3
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 39


 1305 0328 00D0     		beq	.LCB1062
 1306 032a 69E0     		b	.L89	@long jump
 1307              	.LCB1062:
 629:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 1308              		.loc 1 629 21
 1309 032c 8023     		movs	r3, #128
 1310 032e 1B02     		lsls	r3, r3, #8
 1311 0330 7B62     		str	r3, [r7, #36]
 637:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1312              		.loc 1 637 7
 1313 0332 65E0     		b	.L89
 1314              	.L74:
 635:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1315              		.loc 1 635 19
 1316 0334 0023     		movs	r3, #0
 1317 0336 7B62     		str	r3, [r7, #36]
 637:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1318              		.loc 1 637 7
 1319 0338 62E0     		b	.L89
 1320              	.L36:
 642:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1321              		.loc 1 642 16
 1322 033a 084B     		ldr	r3, .L91+4
 1323 033c DA6C     		ldr	r2, [r3, #76]
 642:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1324              		.loc 1 642 14
 1325 033e C023     		movs	r3, #192
 1326 0340 9B01     		lsls	r3, r3, #6
 1327 0342 1340     		ands	r3, r2
 1328 0344 FB61     		str	r3, [r7, #28]
 645:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1329              		.loc 1 645 10
 1330 0346 FB69     		ldr	r3, [r7, #28]
 1331 0348 002B     		cmp	r3, #0
 1332 034a 1BD1     		bne	.L75
 647:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1333              		.loc 1 647 21
 1334 034c FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1335 0350 0300     		movs	r3, r0
 1336 0352 7B62     		str	r3, [r7, #36]
 674:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1337              		.loc 1 674 7
 1338 0354 56E0     		b	.L90
 1339              	.L92:
 1340 0356 C046     		.align	2
 1341              	.L91:
 1342 0358 00000000 		.word	.L34
 1343 035c 00100240 		.word	1073876992
 1344 0360 88900000 		.word	37000
 1345 0364 20A10700 		.word	500000
 1346 0368 40420F00 		.word	1000000
 1347 036c 80841E00 		.word	2000000
 1348 0370 00093D00 		.word	4000000
 1349 0374 00000000 		.word	PLLMulTable
 1350 0378 0024F400 		.word	16000000
 1351 037c 00127A00 		.word	8000000
 1352 0380 006CDC02 		.word	48000000
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 40


 1353              	.L75:
 650:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1354              		.loc 1 650 15
 1355 0384 FA69     		ldr	r2, [r7, #28]
 1356 0386 8023     		movs	r3, #128
 1357 0388 9B01     		lsls	r3, r3, #6
 1358 038a 9A42     		cmp	r2, r3
 1359 038c 10D1     		bne	.L77
 652:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1360              		.loc 1 652 13
 1361 038e 204B     		ldr	r3, .L93
 1362 0390 1B68     		ldr	r3, [r3]
 1363 0392 0422     		movs	r2, #4
 1364 0394 1340     		ands	r3, r2
 652:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1365              		.loc 1 652 12
 1366 0396 042B     		cmp	r3, #4
 1367 0398 34D1     		bne	.L90
 654:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1368              		.loc 1 654 15
 1369 039a 1D4B     		ldr	r3, .L93
 1370 039c 1B68     		ldr	r3, [r3]
 1371 039e 1022     		movs	r2, #16
 1372 03a0 1340     		ands	r3, r2
 654:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1373              		.loc 1 654 14
 1374 03a2 02D0     		beq	.L78
 656:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1375              		.loc 1 656 23
 1376 03a4 1B4B     		ldr	r3, .L93+4
 1377 03a6 7B62     		str	r3, [r7, #36]
 674:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1378              		.loc 1 674 7
 1379 03a8 2CE0     		b	.L90
 1380              	.L78:
 660:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1381              		.loc 1 660 23
 1382 03aa 1B4B     		ldr	r3, .L93+8
 1383 03ac 7B62     		str	r3, [r7, #36]
 674:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1384              		.loc 1 674 7
 1385 03ae 29E0     		b	.L90
 1386              	.L77:
 665:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1387              		.loc 1 665 15
 1388 03b0 FA69     		ldr	r2, [r7, #28]
 1389 03b2 8023     		movs	r3, #128
 1390 03b4 5B01     		lsls	r3, r3, #5
 1391 03b6 9A42     		cmp	r2, r3
 1392 03b8 04D1     		bne	.L79
 667:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1393              		.loc 1 667 21
 1394 03ba FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1395 03be 0300     		movs	r3, r0
 1396 03c0 7B62     		str	r3, [r7, #36]
 674:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1397              		.loc 1 674 7
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 41


 1398 03c2 1FE0     		b	.L90
 1399              	.L79:
 672:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1400              		.loc 1 672 19
 1401 03c4 0023     		movs	r3, #0
 1402 03c6 7B62     		str	r3, [r7, #36]
 674:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1403              		.loc 1 674 7
 1404 03c8 1CE0     		b	.L90
 1405              	.L35:
 681:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1406              		.loc 1 681 11
 1407 03ca 114B     		ldr	r3, .L93
 1408 03cc 9A6B     		ldr	r2, [r3, #56]
 1409 03ce 8023     		movs	r3, #128
 1410 03d0 DB03     		lsls	r3, r3, #15
 1411 03d2 1A40     		ands	r2, r3
 681:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1412              		.loc 1 681 10
 1413 03d4 8023     		movs	r3, #128
 1414 03d6 DB03     		lsls	r3, r3, #15
 1415 03d8 9A42     		cmp	r2, r3
 1416 03da 04D1     		bne	.L80
 683:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1417              		.loc 1 683 21
 1418 03dc FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1419 03e0 0300     		movs	r3, r0
 1420 03e2 7B62     		str	r3, [r7, #36]
 689:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1421              		.loc 1 689 7
 1422 03e4 0FE0     		b	.L50
 1423              	.L80:
 687:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1424              		.loc 1 687 19
 1425 03e6 0023     		movs	r3, #0
 1426 03e8 7B62     		str	r3, [r7, #36]
 689:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1427              		.loc 1 689 7
 1428 03ea 0CE0     		b	.L50
 1429              	.L83:
 1430              		.loc 1 734 7
 1431 03ec C046     		nop
 1432 03ee 0AE0     		b	.L50
 1433              	.L84:
 449:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1434              		.loc 1 449 7
 1435 03f0 C046     		nop
 1436 03f2 08E0     		b	.L50
 1437              	.L86:
 499:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1438              		.loc 1 499 7
 1439 03f4 C046     		nop
 1440 03f6 06E0     		b	.L50
 1441              	.L87:
 546:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1442              		.loc 1 546 7
 1443 03f8 C046     		nop
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 42


 1444 03fa 04E0     		b	.L50
 1445              	.L88:
 592:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1446              		.loc 1 592 7
 1447 03fc C046     		nop
 1448 03fe 02E0     		b	.L50
 1449              	.L89:
 637:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1450              		.loc 1 637 7
 1451 0400 C046     		nop
 1452 0402 00E0     		b	.L50
 1453              	.L90:
 674:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1454              		.loc 1 674 7
 1455 0404 C046     		nop
 1456              	.L50:
 735:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 736:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 737:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   return(frequency);
 1457              		.loc 1 737 9
 1458 0406 7B6A     		ldr	r3, [r7, #36]
 738:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1459              		.loc 1 738 1
 1460 0408 1800     		movs	r0, r3
 1461 040a BD46     		mov	sp, r7
 1462 040c 0AB0     		add	sp, sp, #40
 1463              		@ sp needed
 1464 040e 80BD     		pop	{r7, pc}
 1465              	.L94:
 1466              		.align	2
 1467              	.L93:
 1468 0410 00100240 		.word	1073876992
 1469 0414 00093D00 		.word	4000000
 1470 0418 0024F400 		.word	16000000
 1471              		.cfi_endproc
 1472              	.LFE49:
 1474              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
 1475              		.align	1
 1476              		.global	HAL_RCCEx_EnableLSECSS
 1477              		.syntax unified
 1478              		.code	16
 1479              		.thumb_func
 1480              		.fpu softvfp
 1482              	HAL_RCCEx_EnableLSECSS:
 1483              	.LFB50:
 739:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 740:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 741:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Enables the LSE Clock Security System.
 742:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 743:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 744:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
 745:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1484              		.loc 1 745 1
 1485              		.cfi_startproc
 1486              		@ args = 0, pretend = 0, frame = 0
 1487              		@ frame_needed = 1, uses_anonymous_args = 0
 1488 0000 80B5     		push	{r7, lr}
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 43


 1489              	.LCFI9:
 1490              		.cfi_def_cfa_offset 8
 1491              		.cfi_offset 7, -8
 1492              		.cfi_offset 14, -4
 1493 0002 00AF     		add	r7, sp, #0
 1494              	.LCFI10:
 1495              		.cfi_def_cfa_register 7
 746:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   SET_BIT(RCC->CSR, RCC_CSR_LSECSSON) ;
 1496              		.loc 1 746 3
 1497 0004 044B     		ldr	r3, .L96
 1498 0006 1A6D     		ldr	r2, [r3, #80]
 1499 0008 034B     		ldr	r3, .L96
 1500 000a 8021     		movs	r1, #128
 1501 000c 8901     		lsls	r1, r1, #6
 1502 000e 0A43     		orrs	r2, r1
 1503 0010 1A65     		str	r2, [r3, #80]
 747:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1504              		.loc 1 747 1
 1505 0012 C046     		nop
 1506 0014 BD46     		mov	sp, r7
 1507              		@ sp needed
 1508 0016 80BD     		pop	{r7, pc}
 1509              	.L97:
 1510              		.align	2
 1511              	.L96:
 1512 0018 00100240 		.word	1073876992
 1513              		.cfi_endproc
 1514              	.LFE50:
 1516              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 1517              		.align	1
 1518              		.global	HAL_RCCEx_DisableLSECSS
 1519              		.syntax unified
 1520              		.code	16
 1521              		.thumb_func
 1522              		.fpu softvfp
 1524              	HAL_RCCEx_DisableLSECSS:
 1525              	.LFB51:
 748:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 749:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 750:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Disables the LSE Clock Security System.
 751:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note   Once enabled this bit cannot be disabled, except after an LSE failure detection
 752:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         (LSECSSD=1). In that case the software MUST disable the LSECSSON bit.
 753:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         Reset by power on reset and RTC software reset (RTCRST bit).
 754:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 755:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 756:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
 757:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1526              		.loc 1 757 1
 1527              		.cfi_startproc
 1528              		@ args = 0, pretend = 0, frame = 0
 1529              		@ frame_needed = 1, uses_anonymous_args = 0
 1530 0000 80B5     		push	{r7, lr}
 1531              	.LCFI11:
 1532              		.cfi_def_cfa_offset 8
 1533              		.cfi_offset 7, -8
 1534              		.cfi_offset 14, -4
 1535 0002 00AF     		add	r7, sp, #0
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 44


 1536              	.LCFI12:
 1537              		.cfi_def_cfa_register 7
 758:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Disable LSE CSS */
 759:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    CLEAR_BIT(RCC->CSR, RCC_CSR_LSECSSON) ;
 1538              		.loc 1 759 4
 1539 0004 074B     		ldr	r3, .L99
 1540 0006 1A6D     		ldr	r2, [r3, #80]
 1541 0008 064B     		ldr	r3, .L99
 1542 000a 0749     		ldr	r1, .L99+4
 1543 000c 0A40     		ands	r2, r1
 1544 000e 1A65     		str	r2, [r3, #80]
 760:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 761:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT */
 762:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 1545              		.loc 1 762 3
 1546 0010 044B     		ldr	r3, .L99
 1547 0012 1A69     		ldr	r2, [r3, #16]
 1548 0014 034B     		ldr	r3, .L99
 1549 0016 8021     		movs	r1, #128
 1550 0018 8A43     		bics	r2, r1
 1551 001a 1A61     		str	r2, [r3, #16]
 763:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1552              		.loc 1 763 1
 1553 001c C046     		nop
 1554 001e BD46     		mov	sp, r7
 1555              		@ sp needed
 1556 0020 80BD     		pop	{r7, pc}
 1557              	.L100:
 1558 0022 C046     		.align	2
 1559              	.L99:
 1560 0024 00100240 		.word	1073876992
 1561 0028 FFDFFFFF 		.word	-8193
 1562              		.cfi_endproc
 1563              	.LFE51:
 1565              		.section	.text.HAL_RCCEx_EnableLSECSS_IT,"ax",%progbits
 1566              		.align	1
 1567              		.global	HAL_RCCEx_EnableLSECSS_IT
 1568              		.syntax unified
 1569              		.code	16
 1570              		.thumb_func
 1571              		.fpu softvfp
 1573              	HAL_RCCEx_EnableLSECSS_IT:
 1574              	.LFB52:
 764:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 765:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 766:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System IT & corresponding EXTI line.
 767:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System IT is mapped on RTC EXTI line 19
 768:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 769:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 770:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS_IT(void)
 771:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1575              		.loc 1 771 1
 1576              		.cfi_startproc
 1577              		@ args = 0, pretend = 0, frame = 0
 1578              		@ frame_needed = 1, uses_anonymous_args = 0
 1579 0000 80B5     		push	{r7, lr}
 1580              	.LCFI13:
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 45


 1581              		.cfi_def_cfa_offset 8
 1582              		.cfi_offset 7, -8
 1583              		.cfi_offset 14, -4
 1584 0002 00AF     		add	r7, sp, #0
 1585              	.LCFI14:
 1586              		.cfi_def_cfa_register 7
 772:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
 773:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    SET_BIT(RCC->CSR, RCC_CSR_LSECSSON) ;
 1587              		.loc 1 773 4
 1588 0004 0E4B     		ldr	r3, .L102
 1589 0006 1A6D     		ldr	r2, [r3, #80]
 1590 0008 0D4B     		ldr	r3, .L102
 1591 000a 8021     		movs	r1, #128
 1592 000c 8901     		lsls	r1, r1, #6
 1593 000e 0A43     		orrs	r2, r1
 1594 0010 1A65     		str	r2, [r3, #80]
 774:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 775:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Enable LSE CSS IT */
 776:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 1595              		.loc 1 776 3
 1596 0012 0B4B     		ldr	r3, .L102
 1597 0014 1A69     		ldr	r2, [r3, #16]
 1598 0016 0A4B     		ldr	r3, .L102
 1599 0018 8021     		movs	r1, #128
 1600 001a 0A43     		orrs	r2, r1
 1601 001c 1A61     		str	r2, [r3, #16]
 777:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 778:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Enable IT on EXTI Line 19 */
 779:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 1602              		.loc 1 779 3
 1603 001e 094B     		ldr	r3, .L102+4
 1604 0020 1A68     		ldr	r2, [r3]
 1605 0022 084B     		ldr	r3, .L102+4
 1606 0024 8021     		movs	r1, #128
 1607 0026 0903     		lsls	r1, r1, #12
 1608 0028 0A43     		orrs	r2, r1
 1609 002a 1A60     		str	r2, [r3]
 780:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 1610              		.loc 1 780 3
 1611 002c 054B     		ldr	r3, .L102+4
 1612 002e 9A68     		ldr	r2, [r3, #8]
 1613 0030 044B     		ldr	r3, .L102+4
 1614 0032 8021     		movs	r1, #128
 1615 0034 0903     		lsls	r1, r1, #12
 1616 0036 0A43     		orrs	r2, r1
 1617 0038 9A60     		str	r2, [r3, #8]
 781:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1618              		.loc 1 781 1
 1619 003a C046     		nop
 1620 003c BD46     		mov	sp, r7
 1621              		@ sp needed
 1622 003e 80BD     		pop	{r7, pc}
 1623              	.L103:
 1624              		.align	2
 1625              	.L102:
 1626 0040 00100240 		.word	1073876992
 1627 0044 00040140 		.word	1073808384
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 46


 1628              		.cfi_endproc
 1629              	.LFE52:
 1631              		.section	.text.HAL_RCCEx_LSECSS_IRQHandler,"ax",%progbits
 1632              		.align	1
 1633              		.global	HAL_RCCEx_LSECSS_IRQHandler
 1634              		.syntax unified
 1635              		.code	16
 1636              		.thumb_func
 1637              		.fpu softvfp
 1639              	HAL_RCCEx_LSECSS_IRQHandler:
 1640              	.LFB53:
 782:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 783:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 784:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief Handle the RCC LSE Clock Security System interrupt request.
 785:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 786:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 787:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_LSECSS_IRQHandler(void)
 788:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1641              		.loc 1 788 1
 1642              		.cfi_startproc
 1643              		@ args = 0, pretend = 0, frame = 0
 1644              		@ frame_needed = 1, uses_anonymous_args = 0
 1645 0000 80B5     		push	{r7, lr}
 1646              	.LCFI15:
 1647              		.cfi_def_cfa_offset 8
 1648              		.cfi_offset 7, -8
 1649              		.cfi_offset 14, -4
 1650 0002 00AF     		add	r7, sp, #0
 1651              	.LCFI16:
 1652              		.cfi_def_cfa_register 7
 789:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
 790:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 1653              		.loc 1 790 6
 1654 0004 064B     		ldr	r3, .L107
 1655 0006 5B69     		ldr	r3, [r3, #20]
 1656 0008 8022     		movs	r2, #128
 1657 000a 1340     		ands	r3, r2
 1658              		.loc 1 790 5
 1659 000c 802B     		cmp	r3, #128
 1660 000e 04D1     		bne	.L106
 791:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 792:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* RCC LSE Clock Security System interrupt user callback */
 793:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     HAL_RCCEx_LSECSS_Callback();
 1661              		.loc 1 793 5
 1662 0010 FFF7FEFF 		bl	HAL_RCCEx_LSECSS_Callback
 794:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 795:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Clear RCC LSE CSS pending bit */
 796:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
 1663              		.loc 1 796 5
 1664 0014 024B     		ldr	r3, .L107
 1665 0016 8022     		movs	r2, #128
 1666 0018 9A61     		str	r2, [r3, #24]
 1667              	.L106:
 797:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 798:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1668              		.loc 1 798 1
 1669 001a C046     		nop
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 47


 1670 001c BD46     		mov	sp, r7
 1671              		@ sp needed
 1672 001e 80BD     		pop	{r7, pc}
 1673              	.L108:
 1674              		.align	2
 1675              	.L107:
 1676 0020 00100240 		.word	1073876992
 1677              		.cfi_endproc
 1678              	.LFE53:
 1680              		.section	.text.HAL_RCCEx_LSECSS_Callback,"ax",%progbits
 1681              		.align	1
 1682              		.weak	HAL_RCCEx_LSECSS_Callback
 1683              		.syntax unified
 1684              		.code	16
 1685              		.thumb_func
 1686              		.fpu softvfp
 1688              	HAL_RCCEx_LSECSS_Callback:
 1689              	.LFB54:
 799:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 800:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 801:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  RCCEx LSE Clock Security System interrupt callback.
 802:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval none
 803:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 804:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_LSECSS_Callback(void)
 805:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1690              		.loc 1 805 1
 1691              		.cfi_startproc
 1692              		@ args = 0, pretend = 0, frame = 0
 1693              		@ frame_needed = 1, uses_anonymous_args = 0
 1694 0000 80B5     		push	{r7, lr}
 1695              	.LCFI17:
 1696              		.cfi_def_cfa_offset 8
 1697              		.cfi_offset 7, -8
 1698              		.cfi_offset 14, -4
 1699 0002 00AF     		add	r7, sp, #0
 1700              	.LCFI18:
 1701              		.cfi_def_cfa_register 7
 806:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 807:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
 808:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    */
 809:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1702              		.loc 1 809 1
 1703 0004 C046     		nop
 1704 0006 BD46     		mov	sp, r7
 1705              		@ sp needed
 1706 0008 80BD     		pop	{r7, pc}
 1707              		.cfi_endproc
 1708              	.LFE54:
 1710              		.section	.text.HAL_RCCEx_EnableHSI48_VREFINT,"ax",%progbits
 1711              		.align	1
 1712              		.global	HAL_RCCEx_EnableHSI48_VREFINT
 1713              		.syntax unified
 1714              		.code	16
 1715              		.thumb_func
 1716              		.fpu softvfp
 1718              	HAL_RCCEx_EnableHSI48_VREFINT:
 1719              	.LFB55:
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 48


 810:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 811:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(SYSCFG_CFGR3_ENREF_HSI48)
 812:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 813:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief Enables Vrefint for the HSI48.
 814:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note  This is functional only if the LOCK is not set
 815:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 816:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 817:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableHSI48_VREFINT(void)
 818:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1720              		.loc 1 818 1
 1721              		.cfi_startproc
 1722              		@ args = 0, pretend = 0, frame = 0
 1723              		@ frame_needed = 1, uses_anonymous_args = 0
 1724 0000 80B5     		push	{r7, lr}
 1725              	.LCFI19:
 1726              		.cfi_def_cfa_offset 8
 1727              		.cfi_offset 7, -8
 1728              		.cfi_offset 14, -4
 1729 0002 00AF     		add	r7, sp, #0
 1730              	.LCFI20:
 1731              		.cfi_def_cfa_register 7
 819:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Enable the Buffer for the ADC by setting SYSCFG_CFGR3_ENREF_HSI48 bit in SYSCFG_CFGR3 register
 820:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   SET_BIT (SYSCFG->CFGR3, SYSCFG_CFGR3_ENREF_HSI48);
 1732              		.loc 1 820 3
 1733 0004 044B     		ldr	r3, .L111
 1734 0006 1A6A     		ldr	r2, [r3, #32]
 1735 0008 034B     		ldr	r3, .L111
 1736 000a 8021     		movs	r1, #128
 1737 000c 8901     		lsls	r1, r1, #6
 1738 000e 0A43     		orrs	r2, r1
 1739 0010 1A62     		str	r2, [r3, #32]
 821:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1740              		.loc 1 821 1
 1741 0012 C046     		nop
 1742 0014 BD46     		mov	sp, r7
 1743              		@ sp needed
 1744 0016 80BD     		pop	{r7, pc}
 1745              	.L112:
 1746              		.align	2
 1747              	.L111:
 1748 0018 00000140 		.word	1073807360
 1749              		.cfi_endproc
 1750              	.LFE55:
 1752              		.section	.text.HAL_RCCEx_DisableHSI48_VREFINT,"ax",%progbits
 1753              		.align	1
 1754              		.global	HAL_RCCEx_DisableHSI48_VREFINT
 1755              		.syntax unified
 1756              		.code	16
 1757              		.thumb_func
 1758              		.fpu softvfp
 1760              	HAL_RCCEx_DisableHSI48_VREFINT:
 1761              	.LFB56:
 822:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 823:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 824:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief Disables the Vrefint for the HSI48.
 825:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note  This is functional only if the LOCK is not set
 826:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 49


 827:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 828:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableHSI48_VREFINT(void)
 829:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1762              		.loc 1 829 1
 1763              		.cfi_startproc
 1764              		@ args = 0, pretend = 0, frame = 0
 1765              		@ frame_needed = 1, uses_anonymous_args = 0
 1766 0000 80B5     		push	{r7, lr}
 1767              	.LCFI21:
 1768              		.cfi_def_cfa_offset 8
 1769              		.cfi_offset 7, -8
 1770              		.cfi_offset 14, -4
 1771 0002 00AF     		add	r7, sp, #0
 1772              	.LCFI22:
 1773              		.cfi_def_cfa_register 7
 830:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Disable the Vrefint by resetting SYSCFG_CFGR3_ENREF_HSI48 bit in SYSCFG_CFGR3 register */
 831:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   CLEAR_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENREF_HSI48);
 1774              		.loc 1 831 3
 1775 0004 044B     		ldr	r3, .L114
 1776 0006 1A6A     		ldr	r2, [r3, #32]
 1777 0008 034B     		ldr	r3, .L114
 1778 000a 0449     		ldr	r1, .L114+4
 1779 000c 0A40     		ands	r2, r1
 1780 000e 1A62     		str	r2, [r3, #32]
 832:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1781              		.loc 1 832 1
 1782 0010 C046     		nop
 1783 0012 BD46     		mov	sp, r7
 1784              		@ sp needed
 1785 0014 80BD     		pop	{r7, pc}
 1786              	.L115:
 1787 0016 C046     		.align	2
 1788              	.L114:
 1789 0018 00000140 		.word	1073807360
 1790 001c FFDFFFFF 		.word	-8193
 1791              		.cfi_endproc
 1792              	.LFE56:
 1794              		.section	.text.HAL_RCCEx_CRSConfig,"ax",%progbits
 1795              		.align	1
 1796              		.global	HAL_RCCEx_CRSConfig
 1797              		.syntax unified
 1798              		.code	16
 1799              		.thumb_func
 1800              		.fpu softvfp
 1802              	HAL_RCCEx_CRSConfig:
 1803              	.LFB57:
 833:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 834:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* SYSCFG_CFGR3_ENREF_HSI48 */
 835:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 836:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 837:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @}
 838:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 839:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 840:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined (CRS)
 841:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 842:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions
 843:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  *  @brief  Extended Clock Recovery System Control functions
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 50


 844:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  *
 845:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** @verbatim
 846:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  ===============================================================================
 847:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                 ##### Extended Clock Recovery System Control functions  #####
 848:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  ===============================================================================
 849:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     [..]
 850:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       For devices with Clock Recovery System feature (CRS), RCC Extention HAL driver can be used as
 851:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 852:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) In System clock config, HSI48 needs to be enabled
 853:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 854:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) Enable CRS clock in IP MSP init which will use CRS functions
 855:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 856:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) Call CRS functions as follows:
 857:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           (##) Prepare synchronization configuration necessary for HSI48 calibration
 858:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) Default values can be set for frequency Error Measurement (reload and error lim
 859:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                         and also HSI48 oscillator smooth trimming.
 860:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) Macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate
 861:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                         directly reload value with target and synchronization frequencies values
 862:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           (##) Call function HAL_RCCEx_CRSConfig which
 863:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) Reset CRS registers to their default values.
 864:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) Configure CRS registers with synchronization configuration
 865:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) Enable automatic calibration and frequency error counter feature
 866:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the
 867:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            periodic USB SOF will not be generated by the host. No SYNC signal will therefore be
 868:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock
 869:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs
 870:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            should be used as SYNC signal.
 871:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 872:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           (##) A polling function is provided to wait for complete synchronization
 873:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) Call function HAL_RCCEx_CRSWaitSynchronization()
 874:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) According to CRS status, user can decide to adjust again the calibration or con
 875:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                         application if synchronization is OK
 876:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 877:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) User can retrieve information related to synchronization in calling function
 878:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             HAL_RCCEx_CRSGetSynchronizationInfo()
 879:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 880:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) Regarding synchronization status and synchronization information, user can try a new cali
 881:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            in changing synchronization configuration and call again HAL_RCCEx_CRSConfig.
 882:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            Note: When the SYNC event is detected during the downcounting phase (before reaching the
 883:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            it means that the actual frequency is lower than the target (and so, that the TRIM value
 884:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            incremented), while when it is detected during the upcounting phase it means that the ac
 885:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            is higher (and that the TRIM value should be decremented).
 886:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 887:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interr
 888:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           through CRS Handler (RCC_IRQn/RCC_IRQHandler)
 889:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (++) Call function HAL_RCCEx_CRSConfig()
 890:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (++) Enable RCC_IRQn (thanks to NVIC functions)
 891:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (++) Enable CRS interrupt (__HAL_RCC_CRS_ENABLE_IT)
 892:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (++) Implement CRS status management in the following user callbacks called from
 893:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                    HAL_RCCEx_CRS_IRQHandler():
 894:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncOkCallback()
 895:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncWarnCallback()
 896:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ExpectedSyncCallback()
 897:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ErrorCallback()
 898:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 899:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) To force a SYNC EVENT, user can use the function HAL_RCCEx_CRSSoftwareSynchronizationGene
 900:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           This function can be called before calling HAL_RCCEx_CRSConfig (for instance in Systick h
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 51


 901:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 902:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** @endverbatim
 903:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  * @{
 904:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  */
 905:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 906:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 907:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Start automatic synchronization for polling mode
 908:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  pInit Pointer on RCC_CRSInitTypeDef structure
 909:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 910:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 911:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
 912:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1804              		.loc 1 912 1
 1805              		.cfi_startproc
 1806              		@ args = 0, pretend = 0, frame = 16
 1807              		@ frame_needed = 1, uses_anonymous_args = 0
 1808 0000 80B5     		push	{r7, lr}
 1809              	.LCFI23:
 1810              		.cfi_def_cfa_offset 8
 1811              		.cfi_offset 7, -8
 1812              		.cfi_offset 14, -4
 1813 0002 84B0     		sub	sp, sp, #16
 1814              	.LCFI24:
 1815              		.cfi_def_cfa_offset 24
 1816 0004 00AF     		add	r7, sp, #0
 1817              	.LCFI25:
 1818              		.cfi_def_cfa_register 7
 1819 0006 7860     		str	r0, [r7, #4]
 913:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t value;
 914:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 915:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check the parameters */
 916:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler));
 917:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source));
 918:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity));
 919:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue));
 920:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue));
 921:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));
 922:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 923:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* CONFIGURATION */
 924:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 925:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Before configuration, reset CRS registers to their default values*/
 926:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_FORCE_RESET();
 1820              		.loc 1 926 3
 1821 0008 1C4B     		ldr	r3, .L117
 1822 000a 9A6A     		ldr	r2, [r3, #40]
 1823 000c 1B4B     		ldr	r3, .L117
 1824 000e 8021     		movs	r1, #128
 1825 0010 0905     		lsls	r1, r1, #20
 1826 0012 0A43     		orrs	r2, r1
 1827 0014 9A62     		str	r2, [r3, #40]
 927:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
 1828              		.loc 1 927 3
 1829 0016 194B     		ldr	r3, .L117
 1830 0018 9A6A     		ldr	r2, [r3, #40]
 1831 001a 184B     		ldr	r3, .L117
 1832 001c 1849     		ldr	r1, .L117+4
 1833 001e 0A40     		ands	r2, r1
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 52


 1834 0020 9A62     		str	r2, [r3, #40]
 928:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 929:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Set the SYNCDIV[2:0] bits according to Prescaler value */
 930:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Set the SYNCSRC[1:0] bits according to Source value */
 931:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Set the SYNCSPOL bit according to Polarity value */
 932:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 1835              		.loc 1 932 17
 1836 0022 7B68     		ldr	r3, [r7, #4]
 1837 0024 1A68     		ldr	r2, [r3]
 1838              		.loc 1 932 36
 1839 0026 7B68     		ldr	r3, [r7, #4]
 1840 0028 5B68     		ldr	r3, [r3, #4]
 1841              		.loc 1 932 29
 1842 002a 1A43     		orrs	r2, r3
 1843              		.loc 1 932 52
 1844 002c 7B68     		ldr	r3, [r7, #4]
 1845 002e 9B68     		ldr	r3, [r3, #8]
 1846              		.loc 1 932 9
 1847 0030 1343     		orrs	r3, r2
 1848 0032 FB60     		str	r3, [r7, #12]
 933:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Set the RELOAD[15:0] bits according to ReloadValue value */
 934:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   value |= pInit->ReloadValue;
 1849              		.loc 1 934 17
 1850 0034 7B68     		ldr	r3, [r7, #4]
 1851 0036 DB68     		ldr	r3, [r3, #12]
 1852              		.loc 1 934 9
 1853 0038 FA68     		ldr	r2, [r7, #12]
 1854 003a 1343     		orrs	r3, r2
 1855 003c FB60     		str	r3, [r7, #12]
 935:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
 936:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 1856              		.loc 1 936 18
 1857 003e 7B68     		ldr	r3, [r7, #4]
 1858 0040 1B69     		ldr	r3, [r3, #16]
 1859              		.loc 1 936 36
 1860 0042 1B04     		lsls	r3, r3, #16
 1861              		.loc 1 936 9
 1862 0044 FA68     		ldr	r2, [r7, #12]
 1863 0046 1343     		orrs	r3, r2
 1864 0048 FB60     		str	r3, [r7, #12]
 937:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
 1865              		.loc 1 937 3
 1866 004a 0E4B     		ldr	r3, .L117+8
 1867 004c FA68     		ldr	r2, [r7, #12]
 1868 004e 5A60     		str	r2, [r3, #4]
 938:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 939:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Adjust HSI48 oscillator smooth trimming */
 940:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
 941:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 1869              		.loc 1 941 3
 1870 0050 0C4B     		ldr	r3, .L117+8
 1871 0052 1B68     		ldr	r3, [r3]
 1872 0054 0C4A     		ldr	r2, .L117+12
 1873 0056 1340     		ands	r3, r2
 1874 0058 1900     		movs	r1, r3
 1875 005a 7B68     		ldr	r3, [r7, #4]
 1876 005c 5B69     		ldr	r3, [r3, #20]
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 53


 1877 005e 1A02     		lsls	r2, r3, #8
 1878 0060 084B     		ldr	r3, .L117+8
 1879 0062 0A43     		orrs	r2, r1
 1880 0064 1A60     		str	r2, [r3]
 942:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 943:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* START AUTOMATIC SYNCHRONIZATION*/
 944:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 945:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Enable Automatic trimming & Frequency error counter */
 946:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 1881              		.loc 1 946 3
 1882 0066 074B     		ldr	r3, .L117+8
 1883 0068 1A68     		ldr	r2, [r3]
 1884 006a 064B     		ldr	r3, .L117+8
 1885 006c 6021     		movs	r1, #96
 1886 006e 0A43     		orrs	r2, r1
 1887 0070 1A60     		str	r2, [r3]
 947:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1888              		.loc 1 947 1
 1889 0072 C046     		nop
 1890 0074 BD46     		mov	sp, r7
 1891 0076 04B0     		add	sp, sp, #16
 1892              		@ sp needed
 1893 0078 80BD     		pop	{r7, pc}
 1894              	.L118:
 1895 007a C046     		.align	2
 1896              	.L117:
 1897 007c 00100240 		.word	1073876992
 1898 0080 FFFFFFF7 		.word	-134217729
 1899 0084 006C0040 		.word	1073769472
 1900 0088 FFC0FFFF 		.word	-16129
 1901              		.cfi_endproc
 1902              	.LFE57:
 1904              		.section	.text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate,"ax",%progbits
 1905              		.align	1
 1906              		.global	HAL_RCCEx_CRSSoftwareSynchronizationGenerate
 1907              		.syntax unified
 1908              		.code	16
 1909              		.thumb_func
 1910              		.fpu softvfp
 1912              	HAL_RCCEx_CRSSoftwareSynchronizationGenerate:
 1913              	.LFB58:
 948:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 949:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 950:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Generate the software synchronization event
 951:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 952:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 953:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
 954:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1914              		.loc 1 954 1
 1915              		.cfi_startproc
 1916              		@ args = 0, pretend = 0, frame = 0
 1917              		@ frame_needed = 1, uses_anonymous_args = 0
 1918 0000 80B5     		push	{r7, lr}
 1919              	.LCFI26:
 1920              		.cfi_def_cfa_offset 8
 1921              		.cfi_offset 7, -8
 1922              		.cfi_offset 14, -4
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 54


 1923 0002 00AF     		add	r7, sp, #0
 1924              	.LCFI27:
 1925              		.cfi_def_cfa_register 7
 955:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
 1926              		.loc 1 955 3
 1927 0004 044B     		ldr	r3, .L120
 1928 0006 1A68     		ldr	r2, [r3]
 1929 0008 034B     		ldr	r3, .L120
 1930 000a 8021     		movs	r1, #128
 1931 000c 0A43     		orrs	r2, r1
 1932 000e 1A60     		str	r2, [r3]
 956:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1933              		.loc 1 956 1
 1934 0010 C046     		nop
 1935 0012 BD46     		mov	sp, r7
 1936              		@ sp needed
 1937 0014 80BD     		pop	{r7, pc}
 1938              	.L121:
 1939 0016 C046     		.align	2
 1940              	.L120:
 1941 0018 006C0040 		.word	1073769472
 1942              		.cfi_endproc
 1943              	.LFE58:
 1945              		.section	.text.HAL_RCCEx_CRSGetSynchronizationInfo,"ax",%progbits
 1946              		.align	1
 1947              		.global	HAL_RCCEx_CRSGetSynchronizationInfo
 1948              		.syntax unified
 1949              		.code	16
 1950              		.thumb_func
 1951              		.fpu softvfp
 1953              	HAL_RCCEx_CRSGetSynchronizationInfo:
 1954              	.LFB59:
 957:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 958:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 959:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Return synchronization info
 960:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
 961:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 962:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 963:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
 964:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1955              		.loc 1 964 1
 1956              		.cfi_startproc
 1957              		@ args = 0, pretend = 0, frame = 8
 1958              		@ frame_needed = 1, uses_anonymous_args = 0
 1959 0000 80B5     		push	{r7, lr}
 1960              	.LCFI28:
 1961              		.cfi_def_cfa_offset 8
 1962              		.cfi_offset 7, -8
 1963              		.cfi_offset 14, -4
 1964 0002 82B0     		sub	sp, sp, #8
 1965              	.LCFI29:
 1966              		.cfi_def_cfa_offset 16
 1967 0004 00AF     		add	r7, sp, #0
 1968              	.LCFI30:
 1969              		.cfi_def_cfa_register 7
 1970 0006 7860     		str	r0, [r7, #4]
 965:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check the parameter */
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 55


 966:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(pSynchroInfo != (void *)NULL);
 967:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 968:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the reload value */
 969:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   pSynchroInfo->ReloadValue = (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
 1971              		.loc 1 969 42
 1972 0008 0F4B     		ldr	r3, .L123
 1973 000a 5B68     		ldr	r3, [r3, #4]
 1974              		.loc 1 969 31
 1975 000c 1B04     		lsls	r3, r3, #16
 1976 000e 1A0C     		lsrs	r2, r3, #16
 1977              		.loc 1 969 29
 1978 0010 7B68     		ldr	r3, [r7, #4]
 1979 0012 1A60     		str	r2, [r3]
 970:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 971:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get HSI48 oscillator smooth trimming */
 972:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   pSynchroInfo->HSI48CalibrationValue = (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Po
 1980              		.loc 1 972 52
 1981 0014 0C4B     		ldr	r3, .L123
 1982 0016 1B68     		ldr	r3, [r3]
 1983              		.loc 1 972 41
 1984 0018 1B0A     		lsrs	r3, r3, #8
 1985 001a 3F22     		movs	r2, #63
 1986 001c 1A40     		ands	r2, r3
 1987              		.loc 1 972 39
 1988 001e 7B68     		ldr	r3, [r7, #4]
 1989 0020 5A60     		str	r2, [r3, #4]
 973:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 974:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get Frequency error capture */
 975:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorCapture = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Po
 1990              		.loc 1 975 47
 1991 0022 094B     		ldr	r3, .L123
 1992 0024 9B68     		ldr	r3, [r3, #8]
 1993              		.loc 1 975 36
 1994 0026 1B0C     		lsrs	r3, r3, #16
 1995 0028 1B04     		lsls	r3, r3, #16
 1996 002a 1A0C     		lsrs	r2, r3, #16
 1997              		.loc 1 975 34
 1998 002c 7B68     		ldr	r3, [r7, #4]
 1999 002e 9A60     		str	r2, [r3, #8]
 976:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 977:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get Frequency error direction */
 978:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorDirection = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
 2000              		.loc 1 978 49
 2001 0030 054B     		ldr	r3, .L123
 2002 0032 9A68     		ldr	r2, [r3, #8]
 2003              		.loc 1 978 38
 2004 0034 8023     		movs	r3, #128
 2005 0036 1B02     		lsls	r3, r3, #8
 2006 0038 1A40     		ands	r2, r3
 2007              		.loc 1 978 36
 2008 003a 7B68     		ldr	r3, [r7, #4]
 2009 003c DA60     		str	r2, [r3, #12]
 979:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 2010              		.loc 1 979 1
 2011 003e C046     		nop
 2012 0040 BD46     		mov	sp, r7
 2013 0042 02B0     		add	sp, sp, #8
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 56


 2014              		@ sp needed
 2015 0044 80BD     		pop	{r7, pc}
 2016              	.L124:
 2017 0046 C046     		.align	2
 2018              	.L123:
 2019 0048 006C0040 		.word	1073769472
 2020              		.cfi_endproc
 2021              	.LFE59:
 2023              		.section	.text.HAL_RCCEx_CRSWaitSynchronization,"ax",%progbits
 2024              		.align	1
 2025              		.global	HAL_RCCEx_CRSWaitSynchronization
 2026              		.syntax unified
 2027              		.code	16
 2028              		.thumb_func
 2029              		.fpu softvfp
 2031              	HAL_RCCEx_CRSWaitSynchronization:
 2032              	.LFB60:
 980:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 981:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 982:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** * @brief Wait for CRS Synchronization status.
 983:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** * @param Timeout  Duration of the timeout
 984:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** * @note  Timeout is based on the maximum time to receive a SYNC event based on synchronization
 985:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *        frequency.
 986:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** * @note    If Timeout set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned.
 987:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** * @retval Combination of Synchronization status
 988:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *          This parameter can be a combination of the following values:
 989:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TIMEOUT
 990:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCOK
 991:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCWARN
 992:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCERR
 993:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCMISS
 994:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TRIMOVF
 995:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** */
 996:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
 997:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 2033              		.loc 1 997 1
 2034              		.cfi_startproc
 2035              		@ args = 0, pretend = 0, frame = 16
 2036              		@ frame_needed = 1, uses_anonymous_args = 0
 2037 0000 80B5     		push	{r7, lr}
 2038              	.LCFI31:
 2039              		.cfi_def_cfa_offset 8
 2040              		.cfi_offset 7, -8
 2041              		.cfi_offset 14, -4
 2042 0002 84B0     		sub	sp, sp, #16
 2043              	.LCFI32:
 2044              		.cfi_def_cfa_offset 24
 2045 0004 00AF     		add	r7, sp, #0
 2046              	.LCFI33:
 2047              		.cfi_def_cfa_register 7
 2048 0006 7860     		str	r0, [r7, #4]
 998:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
 2049              		.loc 1 998 12
 2050 0008 0023     		movs	r3, #0
 2051 000a FB60     		str	r3, [r7, #12]
 999:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t tickstart;
1000:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 57


1001:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get timeout */
1002:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 2052              		.loc 1 1002 15
 2053 000c FFF7FEFF 		bl	HAL_GetTick
 2054 0010 0300     		movs	r3, r0
 2055 0012 BB60     		str	r3, [r7, #8]
 2056              	.L134:
1003:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1004:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Wait for CRS flag or timeout detection */
1005:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   do
1006:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
1007:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(Timeout != HAL_MAX_DELAY)
 2057              		.loc 1 1007 7
 2058 0014 7B68     		ldr	r3, [r7, #4]
 2059 0016 0133     		adds	r3, r3, #1
 2060 0018 0CD0     		beq	.L126
1008:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1009:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 2061              		.loc 1 1009 12
 2062 001a FFF7FEFF 		bl	HAL_GetTick
 2063 001e 0200     		movs	r2, r0
 2064              		.loc 1 1009 26
 2065 0020 BB68     		ldr	r3, [r7, #8]
 2066 0022 D31A     		subs	r3, r2, r3
 2067              		.loc 1 1009 9
 2068 0024 7A68     		ldr	r2, [r7, #4]
 2069 0026 9A42     		cmp	r2, r3
 2070 0028 02D3     		bcc	.L127
 2071              		.loc 1 1009 50 discriminator 1
 2072 002a 7B68     		ldr	r3, [r7, #4]
 2073 002c 002B     		cmp	r3, #0
 2074 002e 01D1     		bne	.L126
 2075              	.L127:
1010:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
1011:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         crsstatus = RCC_CRS_TIMEOUT;
 2076              		.loc 1 1011 19
 2077 0030 0123     		movs	r3, #1
 2078 0032 FB60     		str	r3, [r7, #12]
 2079              	.L126:
1012:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
1013:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1014:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check CRS SYNCOK flag  */
1015:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
 2080              		.loc 1 1015 8
 2081 0034 2D4B     		ldr	r3, .L136
 2082 0036 9B68     		ldr	r3, [r3, #8]
 2083 0038 0122     		movs	r2, #1
 2084 003a 1340     		ands	r3, r2
 2085              		.loc 1 1015 7
 2086 003c 012B     		cmp	r3, #1
 2087 003e 06D1     		bne	.L128
1016:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1017:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* CRS SYNC event OK */
1018:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCOK;
 2088              		.loc 1 1018 17
 2089 0040 FB68     		ldr	r3, [r7, #12]
 2090 0042 0222     		movs	r2, #2
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 58


 2091 0044 1343     		orrs	r3, r2
 2092 0046 FB60     		str	r3, [r7, #12]
1019:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1020:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clear CRS SYNC event OK bit */
1021:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
 2093              		.loc 1 1021 7
 2094 0048 284B     		ldr	r3, .L136
 2095 004a 0122     		movs	r2, #1
 2096 004c DA60     		str	r2, [r3, #12]
 2097              	.L128:
1022:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1023:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1024:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check CRS SYNCWARN flag  */
1025:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
 2098              		.loc 1 1025 8
 2099 004e 274B     		ldr	r3, .L136
 2100 0050 9B68     		ldr	r3, [r3, #8]
 2101 0052 0222     		movs	r2, #2
 2102 0054 1340     		ands	r3, r2
 2103              		.loc 1 1025 7
 2104 0056 022B     		cmp	r3, #2
 2105 0058 06D1     		bne	.L129
1026:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1027:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* CRS SYNC warning */
1028:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCWARN;
 2106              		.loc 1 1028 17
 2107 005a FB68     		ldr	r3, [r7, #12]
 2108 005c 0422     		movs	r2, #4
 2109 005e 1343     		orrs	r3, r2
 2110 0060 FB60     		str	r3, [r7, #12]
1029:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1030:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clear CRS SYNCWARN bit */
1031:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
 2111              		.loc 1 1031 7
 2112 0062 224B     		ldr	r3, .L136
 2113 0064 0222     		movs	r2, #2
 2114 0066 DA60     		str	r2, [r3, #12]
 2115              	.L129:
1032:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1033:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1034:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check CRS TRIM overflow flag  */
1035:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
 2116              		.loc 1 1035 8
 2117 0068 204B     		ldr	r3, .L136
 2118 006a 9A68     		ldr	r2, [r3, #8]
 2119 006c 8023     		movs	r3, #128
 2120 006e DB00     		lsls	r3, r3, #3
 2121 0070 1A40     		ands	r2, r3
 2122              		.loc 1 1035 7
 2123 0072 8023     		movs	r3, #128
 2124 0074 DB00     		lsls	r3, r3, #3
 2125 0076 9A42     		cmp	r2, r3
 2126 0078 06D1     		bne	.L130
1036:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1037:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
1038:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_TRIMOVF;
 2127              		.loc 1 1038 17
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 59


 2128 007a FB68     		ldr	r3, [r7, #12]
 2129 007c 2022     		movs	r2, #32
 2130 007e 1343     		orrs	r3, r2
 2131 0080 FB60     		str	r3, [r7, #12]
1039:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1040:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
1041:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
 2132              		.loc 1 1041 7
 2133 0082 1A4B     		ldr	r3, .L136
 2134 0084 0422     		movs	r2, #4
 2135 0086 DA60     		str	r2, [r3, #12]
 2136              	.L130:
1042:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1043:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1044:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check CRS Error flag  */
1045:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
 2137              		.loc 1 1045 8
 2138 0088 184B     		ldr	r3, .L136
 2139 008a 9A68     		ldr	r2, [r3, #8]
 2140 008c 8023     		movs	r3, #128
 2141 008e 5B00     		lsls	r3, r3, #1
 2142 0090 1A40     		ands	r2, r3
 2143              		.loc 1 1045 7
 2144 0092 8023     		movs	r3, #128
 2145 0094 5B00     		lsls	r3, r3, #1
 2146 0096 9A42     		cmp	r2, r3
 2147 0098 06D1     		bne	.L131
1046:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1047:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
1048:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCERR;
 2148              		.loc 1 1048 17
 2149 009a FB68     		ldr	r3, [r7, #12]
 2150 009c 0822     		movs	r2, #8
 2151 009e 1343     		orrs	r3, r2
 2152 00a0 FB60     		str	r3, [r7, #12]
1049:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1050:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
1051:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
 2153              		.loc 1 1051 7
 2154 00a2 124B     		ldr	r3, .L136
 2155 00a4 0422     		movs	r2, #4
 2156 00a6 DA60     		str	r2, [r3, #12]
 2157              	.L131:
1052:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1053:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1054:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check CRS SYNC Missed flag  */
1055:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
 2158              		.loc 1 1055 8
 2159 00a8 104B     		ldr	r3, .L136
 2160 00aa 9A68     		ldr	r2, [r3, #8]
 2161 00ac 8023     		movs	r3, #128
 2162 00ae 9B00     		lsls	r3, r3, #2
 2163 00b0 1A40     		ands	r2, r3
 2164              		.loc 1 1055 7
 2165 00b2 8023     		movs	r3, #128
 2166 00b4 9B00     		lsls	r3, r3, #2
 2167 00b6 9A42     		cmp	r2, r3
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 60


 2168 00b8 06D1     		bne	.L132
1056:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1057:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* CRS SYNC Missed */
1058:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCMISS;
 2169              		.loc 1 1058 17
 2170 00ba FB68     		ldr	r3, [r7, #12]
 2171 00bc 1022     		movs	r2, #16
 2172 00be 1343     		orrs	r3, r2
 2173 00c0 FB60     		str	r3, [r7, #12]
1059:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1060:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clear CRS SYNC Missed bit */
1061:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
 2174              		.loc 1 1061 7
 2175 00c2 0A4B     		ldr	r3, .L136
 2176 00c4 0422     		movs	r2, #4
 2177 00c6 DA60     		str	r2, [r3, #12]
 2178              	.L132:
1062:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1063:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1064:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check CRS Expected SYNC flag  */
1065:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
 2179              		.loc 1 1065 8
 2180 00c8 084B     		ldr	r3, .L136
 2181 00ca 9B68     		ldr	r3, [r3, #8]
 2182 00cc 0822     		movs	r2, #8
 2183 00ce 1340     		ands	r3, r2
 2184              		.loc 1 1065 7
 2185 00d0 082B     		cmp	r3, #8
 2186 00d2 02D1     		bne	.L133
1066:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1067:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* frequency error counter reached a zero value */
1068:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
 2187              		.loc 1 1068 7 discriminator 2
 2188 00d4 054B     		ldr	r3, .L136
 2189 00d6 0822     		movs	r2, #8
 2190 00d8 DA60     		str	r2, [r3, #12]
 2191              	.L133:
1069:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1070:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   } while(RCC_CRS_NONE == crsstatus);
 2192              		.loc 1 1070 3
 2193 00da FB68     		ldr	r3, [r7, #12]
 2194 00dc 002B     		cmp	r3, #0
 2195 00de 99D0     		beq	.L134
1071:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1072:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   return crsstatus;
 2196              		.loc 1 1072 10
 2197 00e0 FB68     		ldr	r3, [r7, #12]
1073:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 2198              		.loc 1 1073 1
 2199 00e2 1800     		movs	r0, r3
 2200 00e4 BD46     		mov	sp, r7
 2201 00e6 04B0     		add	sp, sp, #16
 2202              		@ sp needed
 2203 00e8 80BD     		pop	{r7, pc}
 2204              	.L137:
 2205 00ea C046     		.align	2
 2206              	.L136:
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 61


 2207 00ec 006C0040 		.word	1073769472
 2208              		.cfi_endproc
 2209              	.LFE60:
 2211              		.section	.text.HAL_RCCEx_CRS_IRQHandler,"ax",%progbits
 2212              		.align	1
 2213              		.global	HAL_RCCEx_CRS_IRQHandler
 2214              		.syntax unified
 2215              		.code	16
 2216              		.thumb_func
 2217              		.fpu softvfp
 2219              	HAL_RCCEx_CRS_IRQHandler:
 2220              	.LFB61:
1074:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1075:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
1076:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief Handle the Clock Recovery System interrupt request.
1077:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
1078:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
1079:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_CRS_IRQHandler(void)
1080:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 2221              		.loc 1 1080 1
 2222              		.cfi_startproc
 2223              		@ args = 0, pretend = 0, frame = 16
 2224              		@ frame_needed = 1, uses_anonymous_args = 0
 2225 0000 80B5     		push	{r7, lr}
 2226              	.LCFI34:
 2227              		.cfi_def_cfa_offset 8
 2228              		.cfi_offset 7, -8
 2229              		.cfi_offset 14, -4
 2230 0002 84B0     		sub	sp, sp, #16
 2231              	.LCFI35:
 2232              		.cfi_def_cfa_offset 24
 2233 0004 00AF     		add	r7, sp, #0
 2234              	.LCFI36:
 2235              		.cfi_def_cfa_register 7
1081:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
 2236              		.loc 1 1081 12
 2237 0006 0023     		movs	r3, #0
 2238 0008 FB60     		str	r3, [r7, #12]
1082:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
1083:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t itflags = READ_REG(CRS->ISR);
 2239              		.loc 1 1083 22
 2240 000a 2F4B     		ldr	r3, .L147
 2241              		.loc 1 1083 12
 2242 000c 9B68     		ldr	r3, [r3, #8]
 2243 000e BB60     		str	r3, [r7, #8]
1084:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
 2244              		.loc 1 1084 24
 2245 0010 2D4B     		ldr	r3, .L147
 2246              		.loc 1 1084 12
 2247 0012 1B68     		ldr	r3, [r3]
 2248 0014 7B60     		str	r3, [r7, #4]
1085:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1086:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check CRS SYNCOK flag  */
1087:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
 2249              		.loc 1 1087 16
 2250 0016 BB68     		ldr	r3, [r7, #8]
 2251 0018 0122     		movs	r2, #1
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 62


 2252 001a 1340     		ands	r3, r2
 2253              		.loc 1 1087 5
 2254 001c 09D0     		beq	.L139
 2255              		.loc 1 1087 61 discriminator 1
 2256 001e 7B68     		ldr	r3, [r7, #4]
 2257 0020 0122     		movs	r2, #1
 2258 0022 1340     		ands	r3, r2
 2259              		.loc 1 1087 46 discriminator 1
 2260 0024 05D0     		beq	.L139
1088:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
1089:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Clear CRS SYNC event OK flag */
1090:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
 2261              		.loc 1 1090 5
 2262 0026 284B     		ldr	r3, .L147
 2263 0028 0122     		movs	r2, #1
 2264 002a DA60     		str	r2, [r3, #12]
1091:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1092:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* user callback */
1093:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncOkCallback();
 2265              		.loc 1 1093 5
 2266 002c FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncOkCallback
 2267 0030 46E0     		b	.L140
 2268              	.L139:
1094:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
1095:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check CRS SYNCWARN flag  */
1096:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
 2269              		.loc 1 1096 21
 2270 0032 BB68     		ldr	r3, [r7, #8]
 2271 0034 0222     		movs	r2, #2
 2272 0036 1340     		ands	r3, r2
 2273              		.loc 1 1096 10
 2274 0038 09D0     		beq	.L141
 2275              		.loc 1 1096 68 discriminator 1
 2276 003a 7B68     		ldr	r3, [r7, #4]
 2277 003c 0222     		movs	r2, #2
 2278 003e 1340     		ands	r3, r2
 2279              		.loc 1 1096 53 discriminator 1
 2280 0040 05D0     		beq	.L141
1097:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
1098:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Clear CRS SYNCWARN flag */
1099:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
 2281              		.loc 1 1099 5
 2282 0042 214B     		ldr	r3, .L147
 2283 0044 0222     		movs	r2, #2
 2284 0046 DA60     		str	r2, [r3, #12]
1100:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1101:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* user callback */
1102:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncWarnCallback();
 2285              		.loc 1 1102 5
 2286 0048 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncWarnCallback
 2287 004c 38E0     		b	.L140
 2288              	.L141:
1103:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
1104:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check CRS Expected SYNC flag  */
1105:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
 2289              		.loc 1 1105 21
 2290 004e BB68     		ldr	r3, [r7, #8]
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 63


 2291 0050 0822     		movs	r2, #8
 2292 0052 1340     		ands	r3, r2
 2293              		.loc 1 1105 10
 2294 0054 09D0     		beq	.L142
 2295              		.loc 1 1105 65 discriminator 1
 2296 0056 7B68     		ldr	r3, [r7, #4]
 2297 0058 0822     		movs	r2, #8
 2298 005a 1340     		ands	r3, r2
 2299              		.loc 1 1105 50 discriminator 1
 2300 005c 05D0     		beq	.L142
1106:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
1107:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* frequency error counter reached a zero value */
1108:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
 2301              		.loc 1 1108 5
 2302 005e 1A4B     		ldr	r3, .L147
 2303 0060 0822     		movs	r2, #8
 2304 0062 DA60     		str	r2, [r3, #12]
1109:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1110:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* user callback */
1111:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_ExpectedSyncCallback();
 2305              		.loc 1 1111 5
 2306 0064 FFF7FEFF 		bl	HAL_RCCEx_CRS_ExpectedSyncCallback
 2307 0068 2AE0     		b	.L140
 2308              	.L142:
1112:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
1113:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check CRS Error flags  */
1114:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   else
1115:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
1116:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
 2309              		.loc 1 1116 18
 2310 006a BB68     		ldr	r3, [r7, #8]
 2311 006c 0422     		movs	r2, #4
 2312 006e 1340     		ands	r3, r2
 2313              		.loc 1 1116 7
 2314 0070 26D0     		beq	.L146
 2315              		.loc 1 1116 60 discriminator 1
 2316 0072 7B68     		ldr	r3, [r7, #4]
 2317 0074 0422     		movs	r2, #4
 2318 0076 1340     		ands	r3, r2
 2319              		.loc 1 1116 45 discriminator 1
 2320 0078 22D0     		beq	.L146
1117:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1118:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
 2321              		.loc 1 1118 19
 2322 007a BA68     		ldr	r2, [r7, #8]
 2323 007c 8023     		movs	r3, #128
 2324 007e 5B00     		lsls	r3, r3, #1
 2325 0080 1340     		ands	r3, r2
 2326              		.loc 1 1118 9
 2327 0082 03D0     		beq	.L143
1119:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
1120:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCERR;
 2328              		.loc 1 1120 18
 2329 0084 FB68     		ldr	r3, [r7, #12]
 2330 0086 0822     		movs	r2, #8
 2331 0088 1343     		orrs	r3, r2
 2332 008a FB60     		str	r3, [r7, #12]
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 64


 2333              	.L143:
1121:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
1122:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
 2334              		.loc 1 1122 19
 2335 008c BA68     		ldr	r2, [r7, #8]
 2336 008e 8023     		movs	r3, #128
 2337 0090 9B00     		lsls	r3, r3, #2
 2338 0092 1340     		ands	r3, r2
 2339              		.loc 1 1122 9
 2340 0094 03D0     		beq	.L144
1123:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
1124:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCMISS;
 2341              		.loc 1 1124 18
 2342 0096 FB68     		ldr	r3, [r7, #12]
 2343 0098 1022     		movs	r2, #16
 2344 009a 1343     		orrs	r3, r2
 2345 009c FB60     		str	r3, [r7, #12]
 2346              	.L144:
1125:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
1126:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
 2347              		.loc 1 1126 19
 2348 009e BA68     		ldr	r2, [r7, #8]
 2349 00a0 8023     		movs	r3, #128
 2350 00a2 DB00     		lsls	r3, r3, #3
 2351 00a4 1340     		ands	r3, r2
 2352              		.loc 1 1126 9
 2353 00a6 03D0     		beq	.L145
1127:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
1128:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_TRIMOVF;
 2354              		.loc 1 1128 18
 2355 00a8 FB68     		ldr	r3, [r7, #12]
 2356 00aa 2022     		movs	r2, #32
 2357 00ac 1343     		orrs	r3, r2
 2358 00ae FB60     		str	r3, [r7, #12]
 2359              	.L145:
1129:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
1130:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1131:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clear CRS Error flags */
1132:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
 2360              		.loc 1 1132 7
 2361 00b0 054B     		ldr	r3, .L147
 2362 00b2 0422     		movs	r2, #4
 2363 00b4 DA60     		str	r2, [r3, #12]
1133:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1134:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* user error callback */
1135:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       HAL_RCCEx_CRS_ErrorCallback(crserror);
 2364              		.loc 1 1135 7
 2365 00b6 FB68     		ldr	r3, [r7, #12]
 2366 00b8 1800     		movs	r0, r3
 2367 00ba FFF7FEFF 		bl	HAL_RCCEx_CRS_ErrorCallback
1136:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1137:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
1138:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 2368              		.loc 1 1138 1
 2369 00be FFE7     		b	.L146
 2370              	.L140:
 2371              	.L146:
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 65


 2372 00c0 C046     		nop
 2373 00c2 BD46     		mov	sp, r7
 2374 00c4 04B0     		add	sp, sp, #16
 2375              		@ sp needed
 2376 00c6 80BD     		pop	{r7, pc}
 2377              	.L148:
 2378              		.align	2
 2379              	.L147:
 2380 00c8 006C0040 		.word	1073769472
 2381              		.cfi_endproc
 2382              	.LFE61:
 2384              		.section	.text.HAL_RCCEx_CRS_SyncOkCallback,"ax",%progbits
 2385              		.align	1
 2386              		.weak	HAL_RCCEx_CRS_SyncOkCallback
 2387              		.syntax unified
 2388              		.code	16
 2389              		.thumb_func
 2390              		.fpu softvfp
 2392              	HAL_RCCEx_CRS_SyncOkCallback:
 2393              	.LFB62:
1139:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1140:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
1141:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
1142:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval none
1143:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
1144:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncOkCallback(void)
1145:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 2394              		.loc 1 1145 1
 2395              		.cfi_startproc
 2396              		@ args = 0, pretend = 0, frame = 0
 2397              		@ frame_needed = 1, uses_anonymous_args = 0
 2398 0000 80B5     		push	{r7, lr}
 2399              	.LCFI37:
 2400              		.cfi_def_cfa_offset 8
 2401              		.cfi_offset 7, -8
 2402              		.cfi_offset 14, -4
 2403 0002 00AF     		add	r7, sp, #0
 2404              	.LCFI38:
 2405              		.cfi_def_cfa_register 7
1146:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1147:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
1148:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    */
1149:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 2406              		.loc 1 1149 1
 2407 0004 C046     		nop
 2408 0006 BD46     		mov	sp, r7
 2409              		@ sp needed
 2410 0008 80BD     		pop	{r7, pc}
 2411              		.cfi_endproc
 2412              	.LFE62:
 2414              		.section	.text.HAL_RCCEx_CRS_SyncWarnCallback,"ax",%progbits
 2415              		.align	1
 2416              		.weak	HAL_RCCEx_CRS_SyncWarnCallback
 2417              		.syntax unified
 2418              		.code	16
 2419              		.thumb_func
 2420              		.fpu softvfp
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 66


 2422              	HAL_RCCEx_CRS_SyncWarnCallback:
 2423              	.LFB63:
1150:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1151:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
1152:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
1153:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval none
1154:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
1155:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
1156:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 2424              		.loc 1 1156 1
 2425              		.cfi_startproc
 2426              		@ args = 0, pretend = 0, frame = 0
 2427              		@ frame_needed = 1, uses_anonymous_args = 0
 2428 0000 80B5     		push	{r7, lr}
 2429              	.LCFI39:
 2430              		.cfi_def_cfa_offset 8
 2431              		.cfi_offset 7, -8
 2432              		.cfi_offset 14, -4
 2433 0002 00AF     		add	r7, sp, #0
 2434              	.LCFI40:
 2435              		.cfi_def_cfa_register 7
1157:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1158:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
1159:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    */
1160:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 2436              		.loc 1 1160 1
 2437 0004 C046     		nop
 2438 0006 BD46     		mov	sp, r7
 2439              		@ sp needed
 2440 0008 80BD     		pop	{r7, pc}
 2441              		.cfi_endproc
 2442              	.LFE63:
 2444              		.section	.text.HAL_RCCEx_CRS_ExpectedSyncCallback,"ax",%progbits
 2445              		.align	1
 2446              		.weak	HAL_RCCEx_CRS_ExpectedSyncCallback
 2447              		.syntax unified
 2448              		.code	16
 2449              		.thumb_func
 2450              		.fpu softvfp
 2452              	HAL_RCCEx_CRS_ExpectedSyncCallback:
 2453              	.LFB64:
1161:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1162:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
1163:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
1164:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval none
1165:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
1166:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
1167:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 2454              		.loc 1 1167 1
 2455              		.cfi_startproc
 2456              		@ args = 0, pretend = 0, frame = 0
 2457              		@ frame_needed = 1, uses_anonymous_args = 0
 2458 0000 80B5     		push	{r7, lr}
 2459              	.LCFI41:
 2460              		.cfi_def_cfa_offset 8
 2461              		.cfi_offset 7, -8
 2462              		.cfi_offset 14, -4
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 67


 2463 0002 00AF     		add	r7, sp, #0
 2464              	.LCFI42:
 2465              		.cfi_def_cfa_register 7
1168:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1169:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
1170:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    */
1171:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 2466              		.loc 1 1171 1
 2467 0004 C046     		nop
 2468 0006 BD46     		mov	sp, r7
 2469              		@ sp needed
 2470 0008 80BD     		pop	{r7, pc}
 2471              		.cfi_endproc
 2472              	.LFE64:
 2474              		.section	.text.HAL_RCCEx_CRS_ErrorCallback,"ax",%progbits
 2475              		.align	1
 2476              		.weak	HAL_RCCEx_CRS_ErrorCallback
 2477              		.syntax unified
 2478              		.code	16
 2479              		.thumb_func
 2480              		.fpu softvfp
 2482              	HAL_RCCEx_CRS_ErrorCallback:
 2483              	.LFB65:
1172:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1173:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
1174:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Error interrupt callback.
1175:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  Error Combination of Error status.
1176:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         This parameter can be a combination of the following values:
1177:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCERR
1178:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCMISS
1179:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_TRIMOVF
1180:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval none
1181:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
1182:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
1183:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 2484              		.loc 1 1183 1
 2485              		.cfi_startproc
 2486              		@ args = 0, pretend = 0, frame = 8
 2487              		@ frame_needed = 1, uses_anonymous_args = 0
 2488 0000 80B5     		push	{r7, lr}
 2489              	.LCFI43:
 2490              		.cfi_def_cfa_offset 8
 2491              		.cfi_offset 7, -8
 2492              		.cfi_offset 14, -4
 2493 0002 82B0     		sub	sp, sp, #8
 2494              	.LCFI44:
 2495              		.cfi_def_cfa_offset 16
 2496 0004 00AF     		add	r7, sp, #0
 2497              	.LCFI45:
 2498              		.cfi_def_cfa_register 7
 2499 0006 7860     		str	r0, [r7, #4]
1184:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
1185:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   UNUSED(Error);
1186:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1187:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1188:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
1189:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    */
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 68


1190:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 2500              		.loc 1 1190 1
 2501 0008 C046     		nop
 2502 000a BD46     		mov	sp, r7
 2503 000c 02B0     		add	sp, sp, #8
 2504              		@ sp needed
 2505 000e 80BD     		pop	{r7, pc}
 2506              		.cfi_endproc
 2507              	.LFE65:
 2509              		.text
 2510              	.Letext0:
 2511              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 2512              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 2513              		.file 4 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l053xx.h"
 2514              		.file 5 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h"
 2515              		.file 6 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 2516              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc_ex.h"
 2517              		.file 8 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/system_stm32l0xx.h"
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 69


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l0xx_hal_rcc_ex.c
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:16     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:24     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:492    .text.HAL_RCCEx_PeriphCLKConfig:000000000000029c $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:507    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:514    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:667    .text.HAL_RCCEx_GetPeriphCLKConfig:00000000000000d4 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:673    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:680    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:734    .rodata.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1342   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000358 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1355   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000384 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1468   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000410 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1475   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1482   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 HAL_RCCEx_EnableLSECSS
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1512   .text.HAL_RCCEx_EnableLSECSS:0000000000000018 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1517   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1524   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 HAL_RCCEx_DisableLSECSS
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1560   .text.HAL_RCCEx_DisableLSECSS:0000000000000024 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1566   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1573   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 HAL_RCCEx_EnableLSECSS_IT
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1626   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000040 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1632   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1639   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 HAL_RCCEx_LSECSS_IRQHandler
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1688   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 HAL_RCCEx_LSECSS_Callback
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1676   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000020 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1681   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1711   .text.HAL_RCCEx_EnableHSI48_VREFINT:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1718   .text.HAL_RCCEx_EnableHSI48_VREFINT:0000000000000000 HAL_RCCEx_EnableHSI48_VREFINT
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1748   .text.HAL_RCCEx_EnableHSI48_VREFINT:0000000000000018 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1753   .text.HAL_RCCEx_DisableHSI48_VREFINT:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1760   .text.HAL_RCCEx_DisableHSI48_VREFINT:0000000000000000 HAL_RCCEx_DisableHSI48_VREFINT
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1789   .text.HAL_RCCEx_DisableHSI48_VREFINT:0000000000000018 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1795   .text.HAL_RCCEx_CRSConfig:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1802   .text.HAL_RCCEx_CRSConfig:0000000000000000 HAL_RCCEx_CRSConfig
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1897   .text.HAL_RCCEx_CRSConfig:000000000000007c $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1905   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1912   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 HAL_RCCEx_CRSSoftwareSynchronizationGenerate
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1941   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000018 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1946   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:1953   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 HAL_RCCEx_CRSGetSynchronizationInfo
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:2019   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000048 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:2024   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:2031   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 HAL_RCCEx_CRSWaitSynchronization
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:2207   .text.HAL_RCCEx_CRSWaitSynchronization:00000000000000ec $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:2212   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:2219   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 HAL_RCCEx_CRS_IRQHandler
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:2392   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 HAL_RCCEx_CRS_SyncOkCallback
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:2422   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 HAL_RCCEx_CRS_SyncWarnCallback
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:2452   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 HAL_RCCEx_CRS_ExpectedSyncCallback
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:2482   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 HAL_RCCEx_CRS_ErrorCallback
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:2380   .text.HAL_RCCEx_CRS_IRQHandler:00000000000000c8 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:2385   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:2415   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:2445   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s:2475   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 $t
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccEmYKQ3.s 			page 70



UNDEFINED SYMBOLS
HAL_GetTick
__aeabi_uidiv
HAL_RCC_GetPCLK2Freq
HAL_RCC_GetSysClockFreq
HAL_RCC_GetPCLK1Freq
PLLMulTable
