# Caravel user project includes
-v $(USER_PROJECT_VERILOG)/rtl/user_project_wrapper.v	     
-v $(USER_PROJECT_VERILOG)/wfg/wfg_core/rtl/wfg_core.sv
-v $(USER_PROJECT_VERILOG)/wfg/wfg_core/rtl/wfg_core_top.sv
-v $(USER_PROJECT_VERILOG)/wfg/wfg_core/rtl/wfg_core_wishbone_reg.sv
-v $(USER_PROJECT_VERILOG)/wfg/wfg_drive_spi/rtl/wfg_drive_spi.sv
-v $(USER_PROJECT_VERILOG)/wfg/wfg_drive_spi/rtl/wfg_drive_spi_top.sv
-v $(USER_PROJECT_VERILOG)/wfg/wfg_drive_spi/rtl/wfg_drive_spi_wishbone_reg.sv
-v $(USER_PROJECT_VERILOG)/wfg/wfg_stim_sine/rtl/wfg_stim_sine.sv
-v $(USER_PROJECT_VERILOG)/wfg/wfg_stim_sine/rtl/wfg_stim_sine_top.sv
-v $(USER_PROJECT_VERILOG)/wfg/wfg_stim_sine/rtl/wfg_stim_sine_wishbone_reg.sv
-v $(USER_PROJECT_VERILOG)/wfg/wfg_top/rtl/wfg_top.sv
