<stg><name>fp2mul503_mont.131_Pipeline_VITIS_LOOP_349_1</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln347 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.i.i:1 %i_266 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_266"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i.i:2 %icmp_ln349 = icmp_eq  i4 %i_266, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln349"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i.i:4 %add_ln349 = add i4 %i_266, i4 1

]]></Node>
<StgValue><ssdm name="add_ln349"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i:5 %br_ln349 = br i1 %icmp_ln349, void %for.inc.i.i.split, void %for.inc.i.i38.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="4">
<![CDATA[
for.inc.i.i.split:2 %trunc_ln350 = trunc i4 %i_266

]]></Node>
<StgValue><ssdm name="trunc_ln350"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i.i.split:3 %zext_ln350 = zext i3 %trunc_ln350

]]></Node>
<StgValue><ssdm name="zext_ln350"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.i.split:4 %a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln350

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc.i.i.split:5 %tmp_985_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %trunc_ln350

]]></Node>
<StgValue><ssdm name="tmp_985_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="4">
<![CDATA[
for.inc.i.i.split:6 %zext_ln350_134 = zext i4 %tmp_985_cast

]]></Node>
<StgValue><ssdm name="zext_ln350_134"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.i.split:7 %a_addr_12 = getelementptr i64 %a, i32 0, i32 %zext_ln350_134

]]></Node>
<StgValue><ssdm name="a_addr_12"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.i.split:8 %a_load = load i4 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.i.split:11 %a_load_10 = load i4 %a_addr_12

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i.split:26 %store_ln347 = store i4 %add_ln349, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.i.i:0 %carry = phi i1 0, void %newFuncRoot, i1 %tmp, void %for.inc.i.i.split

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.i.split:8 %a_load = load i4 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="1">
<![CDATA[
for.inc.i.i.split:9 %zext_ln350_135 = zext i1 %carry

]]></Node>
<StgValue><ssdm name="zext_ln350_135"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i.split:10 %tempReg = add i64 %a_load, i64 %zext_ln350_135

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.i.split:11 %a_load_10 = load i4 %a_addr_12

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
for.inc.i.i38.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.i.split:0 %specpipeline_ln347 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln347"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i.split:1 %specloopname_ln349 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln349"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i.split:12 %add_ln350 = add i64 %a_load_10, i64 %tempReg

]]></Node>
<StgValue><ssdm name="add_ln350"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.i.split:13 %t1_addr = getelementptr i64 %t1, i32 0, i32 %zext_ln350

]]></Node>
<StgValue><ssdm name="t1_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.i.i.split:14 %store_ln350 = store i64 %add_ln350, i3 %t1_addr

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i.split:15 %xor_ln350 = xor i64 %add_ln350, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln350"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i.split:16 %xor_ln350_171 = xor i64 %a_load_10, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln350_171"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i.split:17 %or_ln350 = or i64 %xor_ln350, i64 %xor_ln350_171

]]></Node>
<StgValue><ssdm name="or_ln350"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:18 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.i.split:19 %xor_ln350_182 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln350_182"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="63" op_0_bw="64">
<![CDATA[
for.inc.i.i.split:20 %trunc_ln350_83 = trunc i64 %tempReg

]]></Node>
<StgValue><ssdm name="trunc_ln350_83"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.inc.i.i.split:21 %xor_ln350_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln350_182, i63 %trunc_ln350_83

]]></Node>
<StgValue><ssdm name="xor_ln350_s"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i.split:22 %and_ln350 = and i64 %a_load, i64 %xor_ln350_s

]]></Node>
<StgValue><ssdm name="and_ln350"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i.split:23 %xor_ln350_173 = xor i64 %or_ln350, i64 %add_ln350

]]></Node>
<StgValue><ssdm name="xor_ln350_173"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i.split:24 %or_ln350_73 = or i64 %xor_ln350_173, i64 %and_ln350

]]></Node>
<StgValue><ssdm name="or_ln350_73"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.i.i.split:25 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln350_73, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i.split:27 %br_ln349 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="58" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="t1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="t1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="61" from="StgValue_60" to="i" fromId="60" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_62" to="store_ln347" fromId="62" toId="7">
</dataflow>
<dataflow id="64" from="i" to="store_ln347" fromId="6" toId="7">
</dataflow>
<dataflow id="65" from="i" to="i_266" fromId="6" toId="9">
</dataflow>
<dataflow id="66" from="i_266" to="icmp_ln349" fromId="9" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_67" to="icmp_ln349" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="i_266" to="add_ln349" fromId="9" toId="11">
</dataflow>
<dataflow id="71" from="StgValue_70" to="add_ln349" fromId="70" toId="11">
</dataflow>
<dataflow id="72" from="icmp_ln349" to="br_ln349" fromId="10" toId="12">
</dataflow>
<dataflow id="73" from="i_266" to="trunc_ln350" fromId="9" toId="13">
</dataflow>
<dataflow id="74" from="trunc_ln350" to="zext_ln350" fromId="13" toId="14">
</dataflow>
<dataflow id="75" from="a" to="a_addr" fromId="58" toId="15">
</dataflow>
<dataflow id="77" from="StgValue_76" to="a_addr" fromId="76" toId="15">
</dataflow>
<dataflow id="78" from="zext_ln350" to="a_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="80" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp_985_cast" fromId="79" toId="16">
</dataflow>
<dataflow id="82" from="StgValue_81" to="tmp_985_cast" fromId="81" toId="16">
</dataflow>
<dataflow id="83" from="trunc_ln350" to="tmp_985_cast" fromId="13" toId="16">
</dataflow>
<dataflow id="84" from="tmp_985_cast" to="zext_ln350_134" fromId="16" toId="17">
</dataflow>
<dataflow id="85" from="a" to="a_addr_12" fromId="58" toId="18">
</dataflow>
<dataflow id="86" from="StgValue_76" to="a_addr_12" fromId="76" toId="18">
</dataflow>
<dataflow id="87" from="zext_ln350_134" to="a_addr_12" fromId="17" toId="18">
</dataflow>
<dataflow id="88" from="a_addr" to="a_load" fromId="15" toId="19">
</dataflow>
<dataflow id="89" from="a_addr_12" to="a_load_10" fromId="18" toId="20">
</dataflow>
<dataflow id="90" from="add_ln349" to="store_ln347" fromId="11" toId="21">
</dataflow>
<dataflow id="91" from="i" to="store_ln347" fromId="6" toId="21">
</dataflow>
<dataflow id="93" from="StgValue_92" to="carry" fromId="92" toId="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="94" from="br_ln0" to="carry" fromId="8" toId="22">
</dataflow>
<dataflow id="95" from="tmp" to="carry" fromId="43" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="96" from="br_ln349" to="carry" fromId="44" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="97" toId="23">
</dataflow>
<dataflow id="100" from="StgValue_99" to="speclooptripcount_ln0" fromId="99" toId="23">
</dataflow>
<dataflow id="101" from="StgValue_99" to="speclooptripcount_ln0" fromId="99" toId="23">
</dataflow>
<dataflow id="102" from="StgValue_99" to="speclooptripcount_ln0" fromId="99" toId="23">
</dataflow>
<dataflow id="103" from="a_addr" to="a_load" fromId="15" toId="24">
</dataflow>
<dataflow id="104" from="carry" to="zext_ln350_135" fromId="22" toId="25">
</dataflow>
<dataflow id="105" from="a_load" to="tempReg" fromId="24" toId="26">
</dataflow>
<dataflow id="106" from="zext_ln350_135" to="tempReg" fromId="25" toId="26">
</dataflow>
<dataflow id="107" from="a_addr_12" to="a_load_10" fromId="18" toId="27">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecPipeline" to="specpipeline_ln347" fromId="108" toId="28">
</dataflow>
<dataflow id="111" from="StgValue_110" to="specpipeline_ln347" fromId="110" toId="28">
</dataflow>
<dataflow id="112" from="StgValue_76" to="specpipeline_ln347" fromId="76" toId="28">
</dataflow>
<dataflow id="113" from="StgValue_76" to="specpipeline_ln347" fromId="76" toId="28">
</dataflow>
<dataflow id="114" from="StgValue_76" to="specpipeline_ln347" fromId="76" toId="28">
</dataflow>
<dataflow id="116" from="empty_44" to="specpipeline_ln347" fromId="115" toId="28">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecLoopName" to="specloopname_ln349" fromId="117" toId="29">
</dataflow>
<dataflow id="120" from="empty_32" to="specloopname_ln349" fromId="119" toId="29">
</dataflow>
<dataflow id="121" from="a_load_10" to="add_ln350" fromId="27" toId="30">
</dataflow>
<dataflow id="122" from="tempReg" to="add_ln350" fromId="26" toId="30">
</dataflow>
<dataflow id="123" from="t1" to="t1_addr" fromId="59" toId="31">
</dataflow>
<dataflow id="124" from="StgValue_76" to="t1_addr" fromId="76" toId="31">
</dataflow>
<dataflow id="125" from="zext_ln350" to="t1_addr" fromId="14" toId="31">
</dataflow>
<dataflow id="126" from="add_ln350" to="store_ln350" fromId="30" toId="32">
</dataflow>
<dataflow id="127" from="t1_addr" to="store_ln350" fromId="31" toId="32">
</dataflow>
<dataflow id="128" from="add_ln350" to="xor_ln350" fromId="30" toId="33">
</dataflow>
<dataflow id="129" from="tempReg" to="xor_ln350" fromId="26" toId="33">
</dataflow>
<dataflow id="130" from="a_load_10" to="xor_ln350_171" fromId="27" toId="34">
</dataflow>
<dataflow id="131" from="tempReg" to="xor_ln350_171" fromId="26" toId="34">
</dataflow>
<dataflow id="132" from="xor_ln350" to="or_ln350" fromId="33" toId="35">
</dataflow>
<dataflow id="133" from="xor_ln350_171" to="or_ln350" fromId="34" toId="35">
</dataflow>
<dataflow id="135" from="_ssdm_op_BitSelect.i1.i64.i64" to="bit_sel" fromId="134" toId="36">
</dataflow>
<dataflow id="136" from="tempReg" to="bit_sel" fromId="26" toId="36">
</dataflow>
<dataflow id="138" from="StgValue_137" to="bit_sel" fromId="137" toId="36">
</dataflow>
<dataflow id="139" from="bit_sel" to="xor_ln350_182" fromId="36" toId="37">
</dataflow>
<dataflow id="140" from="StgValue_81" to="xor_ln350_182" fromId="81" toId="37">
</dataflow>
<dataflow id="141" from="tempReg" to="trunc_ln350_83" fromId="26" toId="38">
</dataflow>
<dataflow id="143" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="xor_ln350_s" fromId="142" toId="39">
</dataflow>
<dataflow id="144" from="xor_ln350_182" to="xor_ln350_s" fromId="37" toId="39">
</dataflow>
<dataflow id="145" from="trunc_ln350_83" to="xor_ln350_s" fromId="38" toId="39">
</dataflow>
<dataflow id="146" from="a_load" to="and_ln350" fromId="24" toId="40">
</dataflow>
<dataflow id="147" from="xor_ln350_s" to="and_ln350" fromId="39" toId="40">
</dataflow>
<dataflow id="148" from="or_ln350" to="xor_ln350_173" fromId="35" toId="41">
</dataflow>
<dataflow id="149" from="add_ln350" to="xor_ln350_173" fromId="30" toId="41">
</dataflow>
<dataflow id="150" from="xor_ln350_173" to="or_ln350_73" fromId="41" toId="42">
</dataflow>
<dataflow id="151" from="and_ln350" to="or_ln350_73" fromId="40" toId="42">
</dataflow>
<dataflow id="153" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="152" toId="43">
</dataflow>
<dataflow id="154" from="or_ln350_73" to="tmp" fromId="42" toId="43">
</dataflow>
<dataflow id="156" from="StgValue_155" to="tmp" fromId="155" toId="43">
</dataflow>
<dataflow id="157" from="icmp_ln349" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="158" from="icmp_ln349" to="StgValue_3" fromId="10" toId="3">
</dataflow>
<dataflow id="159" from="icmp_ln349" to="StgValue_4" fromId="10" toId="4">
</dataflow>
</dataflows>


</stg>
