#:C9     
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.58f
#Current Working Directory:
#:D   E:\VLSI_Training_CDAC\Xilinx\Circuit_Test
#Date/Time:
#:T   Wed Jun 07 12:36:22 2017
#------------------------------
	#Reading test.ncd...
	#Loading device for application Rf_Device from file '6slx9.nph' in environment C:\Xilinx\14.5\ISE_DS\ISE\.
	#   "test" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -3
	#Design creation date: 2017.06.07.07.05.43
	#Building chip graphics...
	#Loading speed info...
	#1
setattr main edit-mode no-logic-changes
	#2
select -k comp 'XLXN_1'
	#3
unselect comp 'XLXN_1'
	#4
select -k comp 'XLXN_2'
	#5
unselect comp 'XLXN_2'
	#6
select -k comp 'XLXN_3'
	#7
unselect -all
	#8
unselect -all
	#9
select site 'TIEOFF_X14Y2'
	#site "TIEOFF_X14Y2",  type = TIEOFF  (RPM grid X32Y4)
	#10
unselect -all
	#11
select net 'XLXN_1_IBUF'
	#net "XLXN_1_IBUF"
	#12
unselect -all
	#13
select site 'ILOGIC_X6Y0'
	#site "ILOGIC_X6Y0",  type = ILOGIC2  (RPM grid X34Y0)
