# System-Verilog-Basics  

**This repo is not about any projects. It's just about why Systemverilog is better than Verilog and it's important features.**
