{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553612292764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553612292770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 10:58:11 2019 " "Processing started: Tue Mar 26 10:58:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553612292770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553612292770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_master_test -c spi_master_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_master_test -c spi_master_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553612292770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553612294325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553612294326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 iter_integer_linear_calc " "Found entity 1: iter_integer_linear_calc" {  } { { "../../../iter_integer_linear_cal/iter_integer_linear_calc.v" "" { Text "/home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553612320095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553612320095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tyler/verilib/serial_rx/serial_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tyler/verilib/serial_rx/serial_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_rx " "Found entity 1: serial_rx" {  } { { "../../../serial_rx/serial_rx.v" "" { Text "/home/tyler/verilib/serial_rx/serial_rx.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553612320097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553612320097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tyler/verilib/serial_tx/serial_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tyler/verilib/serial_tx/serial_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_tx " "Found entity 1: serial_tx" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553612320126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553612320126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tyler/verilib/serial_ck/serial_ck.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tyler/verilib/serial_ck/serial_ck.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_ck " "Found entity 1: serial_ck" {  } { { "../../../serial_ck/serial_ck.v" "" { Text "/home/tyler/verilib/serial_ck/serial_ck.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553612320140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553612320140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tyler/verilib/spi_master/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tyler/verilib/spi_master/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "../../spi_master.v" "" { Text "/home/tyler/verilib/spi_master/spi_master.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553612320143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553612320143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_master " "Elaborating entity \"spi_master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553612320407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iter_integer_linear_calc iter_integer_linear_calc:IILC_MOSI_0 " "Elaborating entity \"iter_integer_linear_calc\" for hierarchy \"iter_integer_linear_calc:IILC_MOSI_0\"" {  } { { "../../spi_master.v" "IILC_MOSI_0" { Text "/home/tyler/verilib/spi_master/spi_master.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553612320618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_ck serial_ck:SERIAL_CK_0 " "Elaborating entity \"serial_ck\" for hierarchy \"serial_ck:SERIAL_CK_0\"" {  } { { "../../spi_master.v" "SERIAL_CK_0" { Text "/home/tyler/verilib/spi_master/spi_master.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553612320700 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_n0 serial_ck.v(26) " "Verilog HDL or VHDL warning at serial_ck.v(26): object \"i_n0\" assigned a value but never read" {  } { { "../../../serial_ck/serial_ck.v" "" { Text "/home/tyler/verilib/serial_ck/serial_ck.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553612320701 "|spi_master|serial_ck:SERIAL_CK_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_rx serial_rx:SERIAL_RX_0 " "Elaborating entity \"serial_rx\" for hierarchy \"serial_rx:SERIAL_RX_0\"" {  } { { "../../spi_master.v" "SERIAL_RX_0" { Text "/home/tyler/verilib/spi_master/spi_master.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553612320809 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_n0 serial_rx.v(26) " "Verilog HDL or VHDL warning at serial_rx.v(26): object \"i_n0\" assigned a value but never read" {  } { { "../../../serial_rx/serial_rx.v" "" { Text "/home/tyler/verilib/serial_rx/serial_rx.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553612320811 "|spi_master|serial_rx:SERIAL_RX_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_tx serial_tx:SERIAL_TX_0 " "Elaborating entity \"serial_tx\" for hierarchy \"serial_tx:SERIAL_TX_0\"" {  } { { "../../spi_master.v" "SERIAL_TX_0" { Text "/home/tyler/verilib/spi_master/spi_master.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553612321002 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_n0 serial_tx.v(27) " "Verilog HDL or VHDL warning at serial_tx.v(27): object \"i_n0\" assigned a value but never read" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553612321003 "|spi_master|serial_tx:SERIAL_TX_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 1 serial_tx.v(72) " "Verilog HDL assignment warning at serial_tx.v(72): truncated value with size 256 to match size of target (1)" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553612321008 "|spi_master|serial_tx:SERIAL_TX_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 serial_tx.v(83) " "Verilog HDL assignment warning at serial_tx.v(83): truncated value with size 32 to match size of target (8)" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553612321010 "|spi_master|serial_tx:SERIAL_TX_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 1 serial_tx.v(84) " "Verilog HDL assignment warning at serial_tx.v(84): truncated value with size 256 to match size of target (1)" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553612321011 "|spi_master|serial_tx:SERIAL_TX_0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1553612325231 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|y serial_tx:SERIAL_TX_0\|y~_emulated serial_tx:SERIAL_TX_0\|y~1 " "Register \"serial_tx:SERIAL_TX_0\|y\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|y~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|y~1\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|y"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_ck:SERIAL_CK_0\|y serial_ck:SERIAL_CK_0\|y~_emulated serial_ck:SERIAL_CK_0\|y~1 " "Register \"serial_ck:SERIAL_CK_0\|y\" is converted into an equivalent circuit using register \"serial_ck:SERIAL_CK_0\|y~_emulated\" and latch \"serial_ck:SERIAL_CK_0\|y~1\"" {  } { { "../../../serial_ck/serial_ck.v" "" { Text "/home/tyler/verilib/serial_ck/serial_ck.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_ck:SERIAL_CK_0|y"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[0\] serial_tx:SERIAL_TX_0\|sr\[0\]~_emulated serial_tx:SERIAL_TX_0\|sr\[0\]~1 " "Register \"serial_tx:SERIAL_TX_0\|sr\[0\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[0\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[0\]~1\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[1\] serial_tx:SERIAL_TX_0\|sr\[1\]~_emulated serial_tx:SERIAL_TX_0\|sr\[1\]~5 " "Register \"serial_tx:SERIAL_TX_0\|sr\[1\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[1\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[1\]~5\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[2\] serial_tx:SERIAL_TX_0\|sr\[2\]~_emulated serial_tx:SERIAL_TX_0\|sr\[2\]~9 " "Register \"serial_tx:SERIAL_TX_0\|sr\[2\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[2\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[2\]~9\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[3\] serial_tx:SERIAL_TX_0\|sr\[3\]~_emulated serial_tx:SERIAL_TX_0\|sr\[3\]~13 " "Register \"serial_tx:SERIAL_TX_0\|sr\[3\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[3\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[3\]~13\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[4\] serial_tx:SERIAL_TX_0\|sr\[4\]~_emulated serial_tx:SERIAL_TX_0\|sr\[4\]~17 " "Register \"serial_tx:SERIAL_TX_0\|sr\[4\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[4\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[4\]~17\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[5\] serial_tx:SERIAL_TX_0\|sr\[5\]~_emulated serial_tx:SERIAL_TX_0\|sr\[5\]~21 " "Register \"serial_tx:SERIAL_TX_0\|sr\[5\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[5\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[5\]~21\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[6\] serial_tx:SERIAL_TX_0\|sr\[6\]~_emulated serial_tx:SERIAL_TX_0\|sr\[6\]~25 " "Register \"serial_tx:SERIAL_TX_0\|sr\[6\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[6\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[6\]~25\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[7\] serial_tx:SERIAL_TX_0\|sr\[7\]~_emulated serial_tx:SERIAL_TX_0\|sr\[7\]~29 " "Register \"serial_tx:SERIAL_TX_0\|sr\[7\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[7\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[7\]~29\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[8\] serial_tx:SERIAL_TX_0\|sr\[8\]~_emulated serial_tx:SERIAL_TX_0\|sr\[8\]~33 " "Register \"serial_tx:SERIAL_TX_0\|sr\[8\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[8\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[8\]~33\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[9\] serial_tx:SERIAL_TX_0\|sr\[9\]~_emulated serial_tx:SERIAL_TX_0\|sr\[9\]~37 " "Register \"serial_tx:SERIAL_TX_0\|sr\[9\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[9\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[9\]~37\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[10\] serial_tx:SERIAL_TX_0\|sr\[10\]~_emulated serial_tx:SERIAL_TX_0\|sr\[10\]~41 " "Register \"serial_tx:SERIAL_TX_0\|sr\[10\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[10\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[10\]~41\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[11\] serial_tx:SERIAL_TX_0\|sr\[11\]~_emulated serial_tx:SERIAL_TX_0\|sr\[11\]~45 " "Register \"serial_tx:SERIAL_TX_0\|sr\[11\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[11\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[11\]~45\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[12\] serial_tx:SERIAL_TX_0\|sr\[12\]~_emulated serial_tx:SERIAL_TX_0\|sr\[12\]~49 " "Register \"serial_tx:SERIAL_TX_0\|sr\[12\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[12\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[12\]~49\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[13\] serial_tx:SERIAL_TX_0\|sr\[13\]~_emulated serial_tx:SERIAL_TX_0\|sr\[13\]~53 " "Register \"serial_tx:SERIAL_TX_0\|sr\[13\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[13\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[13\]~53\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[14\] serial_tx:SERIAL_TX_0\|sr\[14\]~_emulated serial_tx:SERIAL_TX_0\|sr\[14\]~57 " "Register \"serial_tx:SERIAL_TX_0\|sr\[14\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[14\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[14\]~57\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[15\] serial_tx:SERIAL_TX_0\|sr\[15\]~_emulated serial_tx:SERIAL_TX_0\|sr\[15\]~61 " "Register \"serial_tx:SERIAL_TX_0\|sr\[15\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[15\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[15\]~61\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[16\] serial_tx:SERIAL_TX_0\|sr\[16\]~_emulated serial_tx:SERIAL_TX_0\|sr\[16\]~65 " "Register \"serial_tx:SERIAL_TX_0\|sr\[16\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[16\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[16\]~65\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[20\] serial_tx:SERIAL_TX_0\|sr\[20\]~_emulated serial_tx:SERIAL_TX_0\|sr\[20\]~69 " "Register \"serial_tx:SERIAL_TX_0\|sr\[20\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[20\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[20\]~69\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[24\] serial_tx:SERIAL_TX_0\|sr\[24\]~_emulated serial_tx:SERIAL_TX_0\|sr\[24\]~73 " "Register \"serial_tx:SERIAL_TX_0\|sr\[24\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[24\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[24\]~73\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[28\] serial_tx:SERIAL_TX_0\|sr\[28\]~_emulated serial_tx:SERIAL_TX_0\|sr\[28\]~77 " "Register \"serial_tx:SERIAL_TX_0\|sr\[28\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[28\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[28\]~77\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[17\] serial_tx:SERIAL_TX_0\|sr\[17\]~_emulated serial_tx:SERIAL_TX_0\|sr\[17\]~81 " "Register \"serial_tx:SERIAL_TX_0\|sr\[17\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[17\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[17\]~81\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[21\] serial_tx:SERIAL_TX_0\|sr\[21\]~_emulated serial_tx:SERIAL_TX_0\|sr\[21\]~85 " "Register \"serial_tx:SERIAL_TX_0\|sr\[21\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[21\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[21\]~85\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[25\] serial_tx:SERIAL_TX_0\|sr\[25\]~_emulated serial_tx:SERIAL_TX_0\|sr\[25\]~89 " "Register \"serial_tx:SERIAL_TX_0\|sr\[25\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[25\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[25\]~89\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[29\] serial_tx:SERIAL_TX_0\|sr\[29\]~_emulated serial_tx:SERIAL_TX_0\|sr\[29\]~93 " "Register \"serial_tx:SERIAL_TX_0\|sr\[29\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[29\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[29\]~93\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[18\] serial_tx:SERIAL_TX_0\|sr\[18\]~_emulated serial_tx:SERIAL_TX_0\|sr\[18\]~97 " "Register \"serial_tx:SERIAL_TX_0\|sr\[18\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[18\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[18\]~97\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[22\] serial_tx:SERIAL_TX_0\|sr\[22\]~_emulated serial_tx:SERIAL_TX_0\|sr\[22\]~101 " "Register \"serial_tx:SERIAL_TX_0\|sr\[22\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[22\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[22\]~101\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[26\] serial_tx:SERIAL_TX_0\|sr\[26\]~_emulated serial_tx:SERIAL_TX_0\|sr\[26\]~105 " "Register \"serial_tx:SERIAL_TX_0\|sr\[26\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[26\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[26\]~105\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[30\] serial_tx:SERIAL_TX_0\|sr\[30\]~_emulated serial_tx:SERIAL_TX_0\|sr\[30\]~109 " "Register \"serial_tx:SERIAL_TX_0\|sr\[30\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[30\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[30\]~109\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[19\] serial_tx:SERIAL_TX_0\|sr\[19\]~_emulated serial_tx:SERIAL_TX_0\|sr\[19\]~113 " "Register \"serial_tx:SERIAL_TX_0\|sr\[19\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[19\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[19\]~113\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[23\] serial_tx:SERIAL_TX_0\|sr\[23\]~_emulated serial_tx:SERIAL_TX_0\|sr\[23\]~117 " "Register \"serial_tx:SERIAL_TX_0\|sr\[23\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[23\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[23\]~117\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[27\] serial_tx:SERIAL_TX_0\|sr\[27\]~_emulated serial_tx:SERIAL_TX_0\|sr\[27\]~121 " "Register \"serial_tx:SERIAL_TX_0\|sr\[27\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[27\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[27\]~121\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_tx:SERIAL_TX_0\|sr\[31\] serial_tx:SERIAL_TX_0\|sr\[31\]~_emulated serial_tx:SERIAL_TX_0\|sr\[31\]~125 " "Register \"serial_tx:SERIAL_TX_0\|sr\[31\]\" is converted into an equivalent circuit using register \"serial_tx:SERIAL_TX_0\|sr\[31\]~_emulated\" and latch \"serial_tx:SERIAL_TX_0\|sr\[31\]~125\"" {  } { { "../../../serial_tx/serial_tx.v" "" { Text "/home/tyler/verilib/serial_tx/serial_tx.v" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1553612325425 "|spi_master|serial_tx:SERIAL_TX_0|sr[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1553612325425 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553612329038 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553612337733 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553612339166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553612339166 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2460 " "Implemented 2460 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "311 " "Implemented 311 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553612340887 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553612340887 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2114 " "Implemented 2114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553612340887 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553612340887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1366 " "Peak virtual memory: 1366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553612340941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 10:59:00 2019 " "Processing ended: Tue Mar 26 10:59:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553612340941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553612340941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553612340941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553612340941 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1553612345334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553612345335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 10:59:02 2019 " "Processing started: Tue Mar 26 10:59:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553612345335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1553612345335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off spi_master_test -c spi_master_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off spi_master_test -c spi_master_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1553612345335 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1553612346010 ""}
{ "Info" "0" "" "Project  = spi_master_test" {  } {  } 0 0 "Project  = spi_master_test" 0 0 "Fitter" 0 0 1553612346028 ""}
{ "Info" "0" "" "Revision = spi_master_test" {  } {  } 0 0 "Revision = spi_master_test" 0 0 "Fitter" 0 0 1553612346028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1553612346547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1553612346547 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spi_master_test 5CEFA5F23I7 " "Selected device 5CEFA5F23I7 for design \"spi_master_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1553612346659 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553612346821 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553612346821 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1553612348500 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1553612349850 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "346 346 " "No exact pin location assignment(s) for 346 pins of 346 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1553612350563 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_INPUT_PAD_LOCATIONS" "311 240 " "There are 311 IO input pads in the design, but only 240 IO input pad locations available on the device." {  } {  } 0 169281 "There are %1!d! IO input pads in the design, but only %2!d! IO input pad locations available on the device." 0 0 "Fitter" 0 -1 1553612350574 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553612350578 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1553612357115 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1426 " "Peak virtual memory: 1426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553612358152 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 26 10:59:18 2019 " "Processing ended: Tue Mar 26 10:59:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553612358152 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553612358152 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553612358152 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553612358152 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 46 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 46 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553612358602 ""}
