// Seed: 3404853084
module module_0 (
    input supply0 id_0,
    input wand id_1
    , id_7,
    output wor id_2,
    input tri id_3,
    input wire id_4,
    input wire id_5
);
  assign id_7 = id_0;
  wire id_8;
  wire id_9;
  `define pp_10 0
endmodule
module module_1 (
    output wand id_0
    , id_19,
    output wand id_1,
    input supply0 id_2,
    output wand id_3,
    input uwire id_4,
    output logic id_5,
    input tri id_6,
    input tri id_7,
    output supply1 id_8,
    input tri id_9,
    output uwire id_10,
    input tri id_11,
    input tri0 id_12,
    output tri0 id_13,
    input tri0 id_14,
    output tri id_15,
    input wor id_16,
    input wire id_17
);
  assign id_13 = id_11;
  xnor primCall (id_3, id_6, id_2, id_7, id_12, id_11, id_14, id_9, id_4, id_16, id_17, id_19);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_1,
      id_9,
      id_4,
      id_6
  );
  assign modCall_1.id_2 = 0;
  always
    if (1) id_5 = id_16;
    else id_19 = id_12;
endmodule
