// Seed: 1915560842
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  initial begin
    id_2 <= #1 1;
    SystemTFIdentifier(1);
  end
  assign id_2 = 1;
  type_3(
      1, 1 > 'b0
  ); type_4(
      1'b0, 1, 1
  );
  reg id_2 = id_2;
endmodule
