// Seed: 2033005289
module module_0 (
    output tri0 id_0,
    input tri id_1,
    input supply1 id_2,
    input tri id_3,
    output wor id_4,
    output tri0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    output uwire id_8
);
  wire id_10;
  tri0 id_11 = 1;
  wire id_12;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri id_5,
    input wand id_6,
    input supply0 id_7
);
  assign id_9 = id_7;
  assign id_9 = 1;
  module_0 modCall_1 (
      id_9,
      id_1,
      id_1,
      id_9,
      id_9,
      id_9,
      id_6,
      id_9,
      id_9
  );
  assign modCall_1.type_10 = 0;
  assign id_9 = id_0;
  assign id_9 = |1'b0;
endmodule
