\doxysection{TAMP\+\_\+\+Type\+Def Struct Reference}
\label{struct_t_a_m_p___type_def}\index{TAMP\_TypeDef@{TAMP\_TypeDef}}


Tamper and backup registers.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR2}
\item 
uint32\+\_\+t \textbf{ RESERVED0}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FLTCR}
\item 
uint32\+\_\+t \textbf{ RESERVED1} [6]
\item 
uint32\+\_\+t \textbf{ RESERVED2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ IER}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ MISR}
\item 
uint32\+\_\+t \textbf{ RESERVED3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SCR}
\item 
uint32\+\_\+t \textbf{ RESERVED4} [48]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP0R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP1R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP2R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP3R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP4R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP5R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP6R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP7R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP8R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP9R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP10R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP11R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP12R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP13R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP14R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP15R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP16R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP17R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP18R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP19R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP20R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP21R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP22R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP23R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP24R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP25R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP26R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP27R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP28R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP29R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP30R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BKP31R}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Tamper and backup registers. 

Definition at line \textbf{ 753} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_t_a_m_p___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP0R@{BKP0R}}
\index{BKP0R@{BKP0R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP0R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP0R}

TAMP backup register 0, Address offset\+: 0x100 

Definition at line \textbf{ 767} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_aade2881a3e408bfd106b27f78bbbcfc9}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP10R@{BKP10R}}
\index{BKP10R@{BKP10R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP10R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP10R}

TAMP backup register 10, Address offset\+: 0x128 

Definition at line \textbf{ 777} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_ac66d5e2d3459cff89794c47dbc8f7228}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP11R@{BKP11R}}
\index{BKP11R@{BKP11R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP11R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP11R}

TAMP backup register 11, Address offset\+: 0x12C 

Definition at line \textbf{ 778} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP12R@{BKP12R}}
\index{BKP12R@{BKP12R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP12R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP12R}

TAMP backup register 12, Address offset\+: 0x130 

Definition at line \textbf{ 779} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP13R@{BKP13R}}
\index{BKP13R@{BKP13R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP13R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP13R}

TAMP backup register 13, Address offset\+: 0x134 

Definition at line \textbf{ 780} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_ac60f13e6619724747e61cfbff55b9fab}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP14R@{BKP14R}}
\index{BKP14R@{BKP14R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP14R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP14R}

TAMP backup register 14, Address offset\+: 0x138 

Definition at line \textbf{ 781} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_afafaddc3a983eb71332b7526d82191ad}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP15R@{BKP15R}}
\index{BKP15R@{BKP15R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP15R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP15R}

TAMP backup register 15, Address offset\+: 0x13C 

Definition at line \textbf{ 782} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_ad2f2eb2fb4b93e21515b10e920e719b6}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP16R@{BKP16R}}
\index{BKP16R@{BKP16R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP16R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP16R}

TAMP backup register 16, Address offset\+: 0x140 

Definition at line \textbf{ 783} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a2842aa523df62f3508316eb3b2e08f4e}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP17R@{BKP17R}}
\index{BKP17R@{BKP17R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP17R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP17R}

TAMP backup register 17, Address offset\+: 0x144 

Definition at line \textbf{ 784} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a640ccb2ccfb6316b88c070362dc29339}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP18R@{BKP18R}}
\index{BKP18R@{BKP18R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP18R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP18R}

TAMP backup register 18, Address offset\+: 0x148 

Definition at line \textbf{ 785} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a4ec1dd54d976989b7c9e59fb14d974fb}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP19R@{BKP19R}}
\index{BKP19R@{BKP19R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP19R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP19R}

TAMP backup register 19, Address offset\+: 0x14C 

Definition at line \textbf{ 786} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_af85290529fb82acef7c9fcea3718346c}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP1R@{BKP1R}}
\index{BKP1R@{BKP1R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP1R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP1R}

TAMP backup register 1, Address offset\+: 0x104 

Definition at line \textbf{ 768} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a1d6f7434fbcf5a01999d8a034fcff4e9}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP20R@{BKP20R}}
\index{BKP20R@{BKP20R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP20R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP20R}

TAMP backup register 20, Address offset\+: 0x150 

Definition at line \textbf{ 787} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_ad631ab450114ab05d803ad516265e983}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP21R@{BKP21R}}
\index{BKP21R@{BKP21R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP21R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP21R}

TAMP backup register 21, Address offset\+: 0x154 

Definition at line \textbf{ 788} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_aad2aa3f597d129acdf3feb003ce3f71b}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP22R@{BKP22R}}
\index{BKP22R@{BKP22R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP22R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP22R}

TAMP backup register 22, Address offset\+: 0x158 

Definition at line \textbf{ 789} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_aa9a52b4018522596dbe7fbe0c377e052}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP23R@{BKP23R}}
\index{BKP23R@{BKP23R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP23R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP23R}

TAMP backup register 23, Address offset\+: 0x15C 

Definition at line \textbf{ 790} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a6e7cd4ca596e9f5e62fc5016c27b946a}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP24R@{BKP24R}}
\index{BKP24R@{BKP24R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP24R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP24R}

TAMP backup register 24, Address offset\+: 0x160 

Definition at line \textbf{ 791} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a886cd2eade6499b8862eb0c5ac8e8af8}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP25R@{BKP25R}}
\index{BKP25R@{BKP25R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP25R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP25R}

TAMP backup register 25, Address offset\+: 0x164 

Definition at line \textbf{ 792} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a4c71682d0e053ba0b5aa49889e25a61d}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP26R@{BKP26R}}
\index{BKP26R@{BKP26R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP26R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP26R}

TAMP backup register 26, Address offset\+: 0x168 

Definition at line \textbf{ 793} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_ad2b928fb6f78675d1d1475dfd0c5f957}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP27R@{BKP27R}}
\index{BKP27R@{BKP27R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP27R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP27R}

TAMP backup register 27, Address offset\+: 0x16C 

Definition at line \textbf{ 794} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_afd8a59dbc0af15cc3d2a8ffb378e58d8}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP28R@{BKP28R}}
\index{BKP28R@{BKP28R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP28R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP28R}

TAMP backup register 28, Address offset\+: 0x170 

Definition at line \textbf{ 795} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a6e26e6e054d9cf1a6581db2d801ca2d9}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP29R@{BKP29R}}
\index{BKP29R@{BKP29R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP29R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP29R}

TAMP backup register 29, Address offset\+: 0x174 

Definition at line \textbf{ 796} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP2R@{BKP2R}}
\index{BKP2R@{BKP2R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP2R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP2R}

TAMP backup register 2, Address offset\+: 0x108 

Definition at line \textbf{ 769} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a29e63d7b160bb19f7b9525538a1ce9ee}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP30R@{BKP30R}}
\index{BKP30R@{BKP30R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP30R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP30R}

TAMP backup register 30, Address offset\+: 0x178 

Definition at line \textbf{ 797} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a86c4d91891e23bbcb73ccc367adf1104}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP31R@{BKP31R}}
\index{BKP31R@{BKP31R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP31R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP31R}

TAMP backup register 31, Address offset\+: 0x17C 

Definition at line \textbf{ 798} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP3R@{BKP3R}}
\index{BKP3R@{BKP3R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP3R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP3R}

TAMP backup register 3, Address offset\+: 0x10C 

Definition at line \textbf{ 770} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP4R@{BKP4R}}
\index{BKP4R@{BKP4R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP4R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP4R}

TAMP backup register 4, Address offset\+: 0x110 

Definition at line \textbf{ 771} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP5R@{BKP5R}}
\index{BKP5R@{BKP5R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP5R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP5R}

TAMP backup register 5, Address offset\+: 0x114 

Definition at line \textbf{ 772} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a1d854d2d7f0452f4c90035952b92d2ba}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP6R@{BKP6R}}
\index{BKP6R@{BKP6R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP6R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP6R}

TAMP backup register 6, Address offset\+: 0x118 

Definition at line \textbf{ 773} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP7R@{BKP7R}}
\index{BKP7R@{BKP7R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP7R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP7R}

TAMP backup register 7, Address offset\+: 0x11C 

Definition at line \textbf{ 774} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_ac1085f6aae54b353c30871fe90c59851}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP8R@{BKP8R}}
\index{BKP8R@{BKP8R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP8R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP8R}

TAMP backup register 8, Address offset\+: 0x120 

Definition at line \textbf{ 775} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a6c33564df6eaf97400e0457dde9b14ef}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP9R@{BKP9R}}
\index{BKP9R@{BKP9R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{BKP9R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BKP9R}

TAMP backup register 9, Address offset\+: 0x124 

Definition at line \textbf{ 776} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{CR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR1}

TAMP configuration register 1, Address offset\+: 0x00 

Definition at line \textbf{ 755} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_afdfa307571967afb1d97943e982b6586}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{CR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR2}

TAMP configuration register 2, Address offset\+: 0x04 

Definition at line \textbf{ 756} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a7b9a396bf60fe92f8ea0713862d9679e}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!FLTCR@{FLTCR}}
\index{FLTCR@{FLTCR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{FLTCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FLTCR}

TAMP filter control register, Address offset\+: 0x0C 

Definition at line \textbf{ 758} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!IER@{IER}}
\index{IER@{IER}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{IER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t IER}

TAMP Interrupt enable register, Address offset\+: 0x2C 

Definition at line \textbf{ 761} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a524e134cec519206cb41d0545e382978}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!MISR@{MISR}}
\index{MISR@{MISR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{MISR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t MISR}

TAMP Masked Interrupt Status register Address offset\+: 0x34 

Definition at line \textbf{ 763} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_af86c61a5d38a4fc9cef942a12744486b}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{RESERVED0}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

no configuration register 3, Address offset\+: 0x08 

Definition at line \textbf{ 757} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a52555c0aaca0111720c26d793c1df010}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{RESERVED1}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1[6]}

Reserved Address offset\+: 0x10 -\/ 0x24 

Definition at line \textbf{ 759} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{RESERVED2}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved Address offset\+: 0x28 

Definition at line \textbf{ 760} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_af2b40c5e36a5e861490988275499e158}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{RESERVED3}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3}

Reserved Address offset\+: 0x38 

Definition at line \textbf{ 764} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a5f3f39467dbb5d996dc25056c82670e5}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{RESERVED4}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4[48]}

Reserved Address offset\+: 0x040 -\/ 0x\+FC 

Definition at line \textbf{ 766} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_a64a95891ad3e904dd5548112539c1c98}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!SCR@{SCR}}
\index{SCR@{SCR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{SCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SCR}

TAMP Status clear register, Address offset\+: 0x3C 

Definition at line \textbf{ 765} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_a_m_p___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!SR@{SR}}
\index{SR@{SR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{SR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

TAMP Status register, Address offset\+: 0x30 

Definition at line \textbf{ 762} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
