

================================================================
== Vitis HLS Report for 'word_width_manual_Pipeline_LOAD'
================================================================
* Date:           Sun Jun  9 03:14:24 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m3
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.811 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- LOAD    |  1228800|  1228800|         2|          1|          1|  1228800|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     539|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     105|    -|
|Register         |        -|     -|     119|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     119|     644|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln885_2_fu_260_p2     |         +|   0|  0|  28|          21|           1|
    |add_ln885_fu_240_p2       |         +|   0|  0|   9|           2|           1|
    |i_fu_226_p2               |         +|   0|  0|  28|          21|           1|
    |sub_ln414_1_fu_369_p2     |         -|   0|  0|  12|           5|           5|
    |sub_ln414_fu_339_p2       |         -|   0|  0|  12|           5|           5|
    |and_ln414_1_fu_435_p2     |       and|   0|  0|  24|          24|          24|
    |and_ln414_2_fu_441_p2     |       and|   0|  0|  24|          24|          24|
    |and_ln414_fu_423_p2       |       and|   0|  0|  24|          24|          24|
    |ap_condition_357          |       and|   0|  0|   2|           1|           1|
    |ap_condition_360          |       and|   0|  0|   2|           1|           1|
    |ap_condition_364          |       and|   0|  0|   2|           1|           1|
    |icmp_ln1064_2_fu_289_p2   |      icmp|   0|  0|  15|          21|          19|
    |icmp_ln1064_fu_246_p2     |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln20_fu_220_p2       |      icmp|   0|  0|  15|          21|          21|
    |icmp_ln414_fu_333_p2      |      icmp|   0|  0|   9|           5|           5|
    |lshr_ln414_fu_417_p2      |      lshr|   0|  0|  63|           2|          24|
    |Hi_fu_323_p2              |        or|   0|  0|   5|           3|           5|
    |or_ln18_fu_464_p2         |        or|   0|  0|   2|           1|           1|
    |p_Result_s_fu_447_p2      |        or|   0|  0|  24|          24|          24|
    |select_ln18_1_fu_295_p3   |    select|   0|  0|  20|           1|           1|
    |select_ln18_fu_469_p3     |    select|   0|  0|  20|           1|           1|
    |select_ln414_1_fu_353_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln414_2_fu_361_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln414_3_fu_403_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln414_fu_345_p3    |    select|   0|  0|   5|           1|           5|
    |shl_ln414_1_fu_411_p2     |       shl|   0|  0|  63|           2|          24|
    |shl_ln414_fu_387_p2       |       shl|   0|  0|  63|          24|          24|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln414_fu_429_p2       |       xor|   0|  0|  24|           2|          24|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 539|         243|         304|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_sig_allocacmp_t_V_1_load_1  |   9|          2|   21|         42|
    |empty_fu_100                   |  14|          3|    2|          6|
    |i_V_fu_96                      |   9|          2|   21|         42|
    |p_Val2_s_fu_104                |   9|          2|   24|         48|
    |t_V_1_fu_108                   |  14|          3|   21|         63|
    |x_idx_V_flag_0_fu_116          |  14|          3|    1|          3|
    |x_idx_V_new_0_fu_112           |   9|          2|   21|         42|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 105|         23|  114|        252|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |empty_fu_100             |   2|   0|    2|          0|
    |i_V_fu_96                |  21|   0|   21|          0|
    |icmp_ln1064_2_reg_579    |   1|   0|    1|          0|
    |icmp_ln1064_reg_570      |   1|   0|    1|          0|
    |p_Val2_s_fu_104          |  24|   0|   24|          0|
    |p_load_reg_560           |   2|   0|    2|          0|
    |t_V_1_fu_108             |  21|   0|   21|          0|
    |t_V_1_load_reg_574       |  21|   0|   21|          0|
    |x_idx_V_flag_0_fu_116    |   1|   0|    1|          0|
    |x_idx_V_new_0_fu_112     |  21|   0|   21|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 119|   0|  119|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_LOAD|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_LOAD|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_LOAD|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_LOAD|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_LOAD|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_LOAD|  return value|
|x_idx_V_load               |   in|   21|     ap_none|                     x_idx_V_load|        scalar|
|x_write3_V_load            |   in|   24|     ap_none|                  x_write3_V_load|        scalar|
|x_sel_wr_V_load            |   in|    2|     ap_none|                  x_sel_wr_V_load|        scalar|
|x_in_Addr_A                |  out|   32|        bram|                             x_in|         array|
|x_in_EN_A                  |  out|    1|        bram|                             x_in|         array|
|x_in_WEN_A                 |  out|    1|        bram|                             x_in|         array|
|x_in_Din_A                 |  out|    8|        bram|                             x_in|         array|
|x_in_Dout_A                |   in|    8|        bram|                             x_in|         array|
|x_idx_V_flag_0_out         |  out|    1|      ap_vld|               x_idx_V_flag_0_out|       pointer|
|x_idx_V_flag_0_out_ap_vld  |  out|    1|      ap_vld|               x_idx_V_flag_0_out|       pointer|
|x_idx_V_new_0_out          |  out|   21|      ap_vld|                x_idx_V_new_0_out|       pointer|
|x_idx_V_new_0_out_ap_vld   |  out|    1|      ap_vld|                x_idx_V_new_0_out|       pointer|
|p_Val2_out                 |  out|   24|      ap_vld|                       p_Val2_out|       pointer|
|p_Val2_out_ap_vld          |  out|    1|      ap_vld|                       p_Val2_out|       pointer|
|p_out                      |  out|    2|      ap_vld|                            p_out|       pointer|
|p_out_ap_vld               |  out|    1|      ap_vld|                            p_out|       pointer|
|x_x_V_address0             |  out|   19|   ap_memory|                            x_x_V|         array|
|x_x_V_ce0                  |  out|    1|   ap_memory|                            x_x_V|         array|
|x_x_V_we0                  |  out|    1|   ap_memory|                            x_x_V|         array|
|x_x_V_d0                   |  out|   24|   ap_memory|                            x_x_V|         array|
+---------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.47>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 5 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 7 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t_V_1 = alloca i32 1"   --->   Operation 8 'alloca' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_idx_V_new_0 = alloca i32 1"   --->   Operation 9 'alloca' 'x_idx_V_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0 = alloca i32 1"   --->   Operation 10 'alloca' 'x_idx_V_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %x_x_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_sel_wr_V_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %x_sel_wr_V_load"   --->   Operation 13 'read' 'x_sel_wr_V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_write3_V_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %x_write3_V_load"   --->   Operation 14 'read' 'x_write3_V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_idx_V_load_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %x_idx_V_load"   --->   Operation 15 'read' 'x_idx_V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.47ns)   --->   "%store_ln0 = store i1 0, i1 %x_idx_V_flag_0"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 17 [1/1] (0.47ns)   --->   "%store_ln0 = store i21 %x_idx_V_load_read, i21 %t_V_1"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %x_write3_V_load_read, i24 %p_Val2_s"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.47ns)   --->   "%store_ln0 = store i2 %x_sel_wr_V_load_read, i2 %empty"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i21 0, i21 %i_V"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_V_1 = load i21 %i_V" [../src/word_width_manual.cpp:20]   --->   Operation 22 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.06ns)   --->   "%icmp_ln20 = icmp_eq  i21 %i_V_1, i21 1228800" [../src/word_width_manual.cpp:20]   --->   Operation 23 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1228800, i64 1228800, i64 1228800"   --->   Operation 24 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.90ns)   --->   "%i = add i21 %i_V_1, i21 1" [../src/word_width_manual.cpp:20]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %.split, void %.loopexit.loopexit.exitStub" [../src/word_width_manual.cpp:20]   --->   Operation 26 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_load = load i2 %empty"   --->   Operation 27 'load' 'p_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i21 %i_V_1"   --->   Operation 28 'zext' 'zext_ln587' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%x_in_addr = getelementptr i8 %x_in, i64 0, i64 %zext_ln587"   --->   Operation 29 'getelementptr' 'x_in_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.23ns)   --->   "%p_Val2_5 = load i21 %x_in_addr"   --->   Operation 30 'load' 'p_Val2_5' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_2 : Operation 31 [1/1] (0.54ns)   --->   "%add_ln885 = add i2 %p_load, i2 1"   --->   Operation 31 'add' 'add_ln885' <Predicate = (!icmp_ln20)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.44ns)   --->   "%icmp_ln1064 = icmp_eq  i2 %add_ln885, i2 3"   --->   Operation 32 'icmp' 'icmp_ln1064' <Predicate = (!icmp_ln20)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln1064, void %.split..split._crit_edge_crit_edge, void" [../src/ww_write_mem.hpp:13]   --->   Operation 33 'br' 'br_ln13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.47ns)   --->   "%store_ln13 = store i2 %add_ln885, i2 %empty" [../src/ww_write_mem.hpp:13]   --->   Operation 34 'store' 'store_ln13' <Predicate = (!icmp_ln20 & !icmp_ln1064)> <Delay = 0.47>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln13 = br void %.split._crit_edge" [../src/ww_write_mem.hpp:13]   --->   Operation 35 'br' 'br_ln13' <Predicate = (!icmp_ln20 & !icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%t_V_1_load = load i21 %t_V_1"   --->   Operation 36 'load' 't_V_1_load' <Predicate = (!icmp_ln20 & icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.90ns)   --->   "%add_ln885_2 = add i21 %t_V_1_load, i21 1"   --->   Operation 37 'add' 'add_ln885_2' <Predicate = (!icmp_ln20 & icmp_ln1064)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.47ns)   --->   "%store_ln16 = store i1 1, i1 %x_idx_V_flag_0" [../src/ww_write_mem.hpp:16]   --->   Operation 38 'store' 'store_ln16' <Predicate = (!icmp_ln20 & icmp_ln1064)> <Delay = 0.47>
ST_2 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln16 = store i21 %add_ln885_2, i21 %x_idx_V_new_0" [../src/ww_write_mem.hpp:16]   --->   Operation 39 'store' 'store_ln16' <Predicate = (!icmp_ln20 & icmp_ln1064)> <Delay = 0.42>
ST_2 : Operation 40 [1/1] (0.47ns)   --->   "%store_ln16 = store i21 %add_ln885_2, i21 %t_V_1" [../src/ww_write_mem.hpp:16]   --->   Operation 40 'store' 'store_ln16' <Predicate = (!icmp_ln20 & icmp_ln1064)> <Delay = 0.47>
ST_2 : Operation 41 [1/1] (0.47ns)   --->   "%store_ln16 = store i2 0, i2 %empty" [../src/ww_write_mem.hpp:16]   --->   Operation 41 'store' 'store_ln16' <Predicate = (!icmp_ln20 & icmp_ln1064)> <Delay = 0.47>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%t_V_1_load_1 = load i21 %t_V_1" [../src/ww_write_mem.hpp:18]   --->   Operation 42 'load' 't_V_1_load_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.06ns)   --->   "%icmp_ln1064_2 = icmp_eq  i21 %t_V_1_load_1, i21 409600"   --->   Operation 43 'icmp' 'icmp_ln1064_2' <Predicate = (!icmp_ln20)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.35ns)   --->   "%select_ln18_1 = select i1 %icmp_ln1064_2, i21 0, i21 %t_V_1_load_1" [../src/ww_write_mem.hpp:18]   --->   Operation 44 'select' 'select_ln18_1' <Predicate = (!icmp_ln20)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.47ns)   --->   "%store_ln18 = store i21 %select_ln18_1, i21 %t_V_1" [../src/ww_write_mem.hpp:18]   --->   Operation 45 'store' 'store_ln18' <Predicate = (!icmp_ln20)> <Delay = 0.47>
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln20 = store i21 %i, i21 %i_V" [../src/word_width_manual.cpp:20]   --->   Operation 46 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.42>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_load8 = load i2 %empty"   --->   Operation 85 'load' 'p_load8' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i24 %p_Val2_s"   --->   Operation 86 'load' 'p_Val2_load_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%x_idx_V_new_0_load = load i21 %x_idx_V_new_0"   --->   Operation 87 'load' 'x_idx_V_new_0_load' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0_load = load i1 %x_idx_V_flag_0"   --->   Operation 88 'load' 'x_idx_V_flag_0_load' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %x_idx_V_flag_0_out, i1 %x_idx_V_flag_0_load"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i21P0A, i21 %x_idx_V_new_0_out, i21 %x_idx_V_new_0_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_Val2_out, i24 %p_Val2_load_1"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %p_out, i2 %p_load8"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.81>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_Val2_load = load i24 %p_Val2_s"   --->   Operation 47 'load' 'p_Val2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 48 'specpipeline' 'specpipeline_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 49 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%Lo = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %p_load, i3 0"   --->   Operation 50 'bitconcatenate' 'Lo' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%Hi = or i5 %Lo, i5 7"   --->   Operation 51 'or' 'Hi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (1.23ns)   --->   "%p_Val2_5 = load i21 %x_in_addr"   --->   Operation 52 'load' 'p_Val2_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln232 = zext i8 %p_Val2_5"   --->   Operation 53 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.75ns)   --->   "%icmp_ln414 = icmp_ugt  i5 %Lo, i5 %Hi"   --->   Operation 54 'icmp' 'icmp_ln414' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.78ns)   --->   "%sub_ln414 = sub i5 23, i5 %Lo"   --->   Operation 55 'sub' 'sub_ln414' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node sub_ln414_1)   --->   "%select_ln414 = select i1 %icmp_ln414, i5 %Lo, i5 %Hi"   --->   Operation 56 'select' 'select_ln414' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i5 %Hi, i5 %Lo"   --->   Operation 57 'select' 'select_ln414_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i5 %sub_ln414, i5 %Lo"   --->   Operation 58 'select' 'select_ln414_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln414_1 = sub i5 23, i5 %select_ln414"   --->   Operation 59 'sub' 'sub_ln414_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414 = zext i5 %select_ln414_2"   --->   Operation 60 'zext' 'zext_ln414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_1 = zext i5 %select_ln414_1"   --->   Operation 61 'zext' 'zext_ln414_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_2 = zext i5 %sub_ln414_1"   --->   Operation 62 'zext' 'zext_ln414_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.74ns) (out node of the LUT)   --->   "%shl_ln414 = shl i24 %zext_ln232, i24 %zext_ln414"   --->   Operation 63 'shl' 'shl_ln414' <Predicate = true> <Delay = 0.74> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp = partselect i24 @llvm.part.select.i24, i24 %shl_ln414, i32 23, i32 0"   --->   Operation 64 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i24 %tmp, i24 %shl_ln414"   --->   Operation 65 'select' 'select_ln414_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_1 = shl i24 16777215, i24 %zext_ln414_1"   --->   Operation 66 'shl' 'shl_ln414_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414 = lshr i24 16777215, i24 %zext_ln414_2"   --->   Operation 67 'lshr' 'lshr_ln414' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.68ns) (out node of the LUT)   --->   "%and_ln414 = and i24 %shl_ln414_1, i24 %lshr_ln414"   --->   Operation 68 'and' 'and_ln414' <Predicate = true> <Delay = 0.68> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i24 %and_ln414, i24 16777215"   --->   Operation 69 'xor' 'xor_ln414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_1 = and i24 %p_Val2_load, i24 %xor_ln414"   --->   Operation 70 'and' 'and_ln414_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_2 = and i24 %select_ln414_3, i24 %and_ln414"   --->   Operation 71 'and' 'and_ln414_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.35ns) (out node of the LUT)   --->   "%p_Result_s = or i24 %and_ln414_1, i24 %and_ln414_2"   --->   Operation 72 'or' 'p_Result_s' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i21 %t_V_1_load"   --->   Operation 73 'zext' 'zext_ln587_1' <Predicate = (icmp_ln1064)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%x_x_V_addr = getelementptr i24 %x_x_V, i64 0, i64 %zext_ln587_1" [../src/ww_write_mem.hpp:14]   --->   Operation 74 'getelementptr' 'x_x_V_addr' <Predicate = (icmp_ln1064)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.23ns)   --->   "%store_ln14 = store i24 %p_Result_s, i19 %x_x_V_addr" [../src/ww_write_mem.hpp:14]   --->   Operation 75 'store' 'store_ln14' <Predicate = (icmp_ln1064)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 24> <Depth = 409600> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split._crit_edge" [../src/ww_write_mem.hpp:16]   --->   Operation 76 'br' 'br_ln16' <Predicate = (icmp_ln1064)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%x_idx_V_new_0_load_1 = load i21 %x_idx_V_new_0" [../src/ww_write_mem.hpp:18]   --->   Operation 77 'load' 'x_idx_V_new_0_load_1' <Predicate = (!icmp_ln1064_2)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0_load_1 = load i1 %x_idx_V_flag_0" [../src/ww_write_mem.hpp:18]   --->   Operation 78 'load' 'x_idx_V_flag_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.28ns)   --->   "%or_ln18 = or i1 %icmp_ln1064_2, i1 %x_idx_V_flag_0_load_1" [../src/ww_write_mem.hpp:18]   --->   Operation 79 'or' 'or_ln18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.35ns)   --->   "%select_ln18 = select i1 %icmp_ln1064_2, i21 0, i21 %x_idx_V_new_0_load_1" [../src/ww_write_mem.hpp:18]   --->   Operation 80 'select' 'select_ln18' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.47ns)   --->   "%store_ln18 = store i1 %or_ln18, i1 %x_idx_V_flag_0" [../src/ww_write_mem.hpp:18]   --->   Operation 81 'store' 'store_ln18' <Predicate = true> <Delay = 0.47>
ST_3 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln18 = store i21 %select_ln18, i21 %x_idx_V_new_0" [../src/ww_write_mem.hpp:18]   --->   Operation 82 'store' 'store_ln18' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln414 = store i24 %p_Result_s, i24 %p_Val2_s"   --->   Operation 83 'store' 'store_ln414' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_idx_V_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_write3_V_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_sel_wr_V_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ x_idx_V_flag_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_idx_V_new_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_Val2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_x_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V                   (alloca           ) [ 0110]
empty                 (alloca           ) [ 0110]
p_Val2_s              (alloca           ) [ 0111]
t_V_1                 (alloca           ) [ 0110]
x_idx_V_new_0         (alloca           ) [ 0111]
x_idx_V_flag_0        (alloca           ) [ 0111]
specmemcore_ln0       (specmemcore      ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
x_sel_wr_V_load_read  (read             ) [ 0000]
x_write3_V_load_read  (read             ) [ 0000]
x_idx_V_load_read     (read             ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i_V_1                 (load             ) [ 0000]
icmp_ln20             (icmp             ) [ 0110]
empty_14              (speclooptripcount) [ 0000]
i                     (add              ) [ 0000]
br_ln20               (br               ) [ 0000]
p_load                (load             ) [ 0101]
zext_ln587            (zext             ) [ 0000]
x_in_addr             (getelementptr    ) [ 0101]
add_ln885             (add              ) [ 0000]
icmp_ln1064           (icmp             ) [ 0111]
br_ln13               (br               ) [ 0000]
store_ln13            (store            ) [ 0000]
br_ln13               (br               ) [ 0000]
t_V_1_load            (load             ) [ 0101]
add_ln885_2           (add              ) [ 0000]
store_ln16            (store            ) [ 0000]
store_ln16            (store            ) [ 0000]
store_ln16            (store            ) [ 0000]
store_ln16            (store            ) [ 0000]
t_V_1_load_1          (load             ) [ 0000]
icmp_ln1064_2         (icmp             ) [ 0101]
select_ln18_1         (select           ) [ 0000]
store_ln18            (store            ) [ 0000]
store_ln20            (store            ) [ 0000]
p_Val2_load           (load             ) [ 0000]
specpipeline_ln321    (specpipeline     ) [ 0000]
specloopname_ln321    (specloopname     ) [ 0000]
Lo                    (bitconcatenate   ) [ 0000]
Hi                    (or               ) [ 0000]
p_Val2_5              (load             ) [ 0000]
zext_ln232            (zext             ) [ 0000]
icmp_ln414            (icmp             ) [ 0000]
sub_ln414             (sub              ) [ 0000]
select_ln414          (select           ) [ 0000]
select_ln414_1        (select           ) [ 0000]
select_ln414_2        (select           ) [ 0000]
sub_ln414_1           (sub              ) [ 0000]
zext_ln414            (zext             ) [ 0000]
zext_ln414_1          (zext             ) [ 0000]
zext_ln414_2          (zext             ) [ 0000]
shl_ln414             (shl              ) [ 0000]
tmp                   (partselect       ) [ 0000]
select_ln414_3        (select           ) [ 0000]
shl_ln414_1           (shl              ) [ 0000]
lshr_ln414            (lshr             ) [ 0000]
and_ln414             (and              ) [ 0000]
xor_ln414             (xor              ) [ 0000]
and_ln414_1           (and              ) [ 0000]
and_ln414_2           (and              ) [ 0000]
p_Result_s            (or               ) [ 0000]
zext_ln587_1          (zext             ) [ 0000]
x_x_V_addr            (getelementptr    ) [ 0000]
store_ln14            (store            ) [ 0000]
br_ln16               (br               ) [ 0000]
x_idx_V_new_0_load_1  (load             ) [ 0000]
x_idx_V_flag_0_load_1 (load             ) [ 0000]
or_ln18               (or               ) [ 0000]
select_ln18           (select           ) [ 0000]
store_ln18            (store            ) [ 0000]
store_ln18            (store            ) [ 0000]
store_ln414           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
p_load8               (load             ) [ 0000]
p_Val2_load_1         (load             ) [ 0000]
x_idx_V_new_0_load    (load             ) [ 0000]
x_idx_V_flag_0_load   (load             ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_idx_V_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_idx_V_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_write3_V_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_write3_V_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_sel_wr_V_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_sel_wr_V_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_idx_V_flag_0_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_idx_V_flag_0_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_idx_V_new_0_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_idx_V_new_0_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_Val2_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Val2_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_x_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i21"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i24"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i21P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="i_V_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="empty_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_Val2_s_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="t_V_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="x_idx_V_new_0_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_idx_V_new_0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="x_idx_V_flag_0_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_idx_V_flag_0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="x_sel_wr_V_load_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="2" slack="0"/>
<pin id="122" dir="0" index="1" bw="2" slack="0"/>
<pin id="123" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_sel_wr_V_load_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="x_write3_V_load_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="24" slack="0"/>
<pin id="128" dir="0" index="1" bw="24" slack="0"/>
<pin id="129" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_write3_V_load_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="x_idx_V_load_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="21" slack="0"/>
<pin id="134" dir="0" index="1" bw="21" slack="0"/>
<pin id="135" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_idx_V_load_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln0_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_ln0_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="21" slack="0"/>
<pin id="148" dir="0" index="2" bw="21" slack="0"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln0_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="24" slack="0"/>
<pin id="155" dir="0" index="2" bw="24" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="write_ln0_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="2" slack="0"/>
<pin id="162" dir="0" index="2" bw="2" slack="0"/>
<pin id="163" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="x_in_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="21" slack="0"/>
<pin id="170" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_in_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="21" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_5/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="x_x_V_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="24" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="21" slack="0"/>
<pin id="183" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x_V_addr/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln14_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="19" slack="0"/>
<pin id="188" dir="0" index="1" bw="24" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln0_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln0_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="21" slack="0"/>
<pin id="199" dir="0" index="1" bw="21" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="24" slack="0"/>
<pin id="204" dir="0" index="1" bw="24" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln0_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="0"/>
<pin id="209" dir="0" index="1" bw="2" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="21" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_V_1_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="21" slack="1"/>
<pin id="219" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln20_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="21" slack="0"/>
<pin id="222" dir="0" index="1" bw="21" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="i_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="21" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="1"/>
<pin id="234" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln587_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="21" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln885_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln1064_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="0"/>
<pin id="248" dir="0" index="1" bw="2" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln13_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="0" index="1" bw="2" slack="1"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="t_V_1_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="21" slack="1"/>
<pin id="259" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_1_load/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln885_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="21" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_2/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln16_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="1"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln16_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="21" slack="0"/>
<pin id="273" dir="0" index="1" bw="21" slack="1"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln16_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="21" slack="0"/>
<pin id="278" dir="0" index="1" bw="21" slack="1"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln16_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="2" slack="1"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="t_V_1_load_1_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="21" slack="1"/>
<pin id="288" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_1_load_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln1064_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="21" slack="0"/>
<pin id="291" dir="0" index="1" bw="21" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_2/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln18_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="21" slack="0"/>
<pin id="298" dir="0" index="2" bw="21" slack="0"/>
<pin id="299" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln18_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="21" slack="0"/>
<pin id="305" dir="0" index="1" bw="21" slack="1"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln20_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="21" slack="0"/>
<pin id="310" dir="0" index="1" bw="21" slack="1"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="p_Val2_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="24" slack="2"/>
<pin id="315" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="Lo_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="0" index="1" bw="2" slack="1"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="Hi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="0" index="1" bw="5" slack="0"/>
<pin id="326" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="Hi/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln232_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln414_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="5" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sub_ln414_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="0" index="1" bw="5" slack="0"/>
<pin id="342" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="select_ln414_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="5" slack="0"/>
<pin id="348" dir="0" index="2" bw="5" slack="0"/>
<pin id="349" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln414_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="5" slack="0"/>
<pin id="356" dir="0" index="2" bw="5" slack="0"/>
<pin id="357" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="select_ln414_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="0" index="2" bw="5" slack="0"/>
<pin id="365" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_2/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sub_ln414_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="0"/>
<pin id="371" dir="0" index="1" bw="5" slack="0"/>
<pin id="372" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414_1/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln414_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="0"/>
<pin id="377" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln414_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_1/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln414_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_2/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="shl_ln414_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="0" index="1" bw="5" slack="0"/>
<pin id="390" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="24" slack="0"/>
<pin id="395" dir="0" index="1" bw="24" slack="0"/>
<pin id="396" dir="0" index="2" bw="6" slack="0"/>
<pin id="397" dir="0" index="3" bw="1" slack="0"/>
<pin id="398" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln414_3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="24" slack="0"/>
<pin id="406" dir="0" index="2" bw="24" slack="0"/>
<pin id="407" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_3/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="shl_ln414_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="5" slack="0"/>
<pin id="414" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414_1/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="lshr_ln414_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="5" slack="0"/>
<pin id="420" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln414/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="and_ln414_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="24" slack="0"/>
<pin id="425" dir="0" index="1" bw="24" slack="0"/>
<pin id="426" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="xor_ln414_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="24" slack="0"/>
<pin id="431" dir="0" index="1" bw="24" slack="0"/>
<pin id="432" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="and_ln414_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="24" slack="0"/>
<pin id="437" dir="0" index="1" bw="24" slack="0"/>
<pin id="438" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="and_ln414_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="24" slack="0"/>
<pin id="443" dir="0" index="1" bw="24" slack="0"/>
<pin id="444" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_2/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="p_Result_s_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="24" slack="0"/>
<pin id="449" dir="0" index="1" bw="24" slack="0"/>
<pin id="450" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln587_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="21" slack="1"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_1/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="x_idx_V_new_0_load_1_load_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="21" slack="2"/>
<pin id="460" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_new_0_load_1/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="x_idx_V_flag_0_load_1_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="2"/>
<pin id="463" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_flag_0_load_1/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="or_ln18_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln18_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="21" slack="0"/>
<pin id="472" dir="0" index="2" bw="21" slack="0"/>
<pin id="473" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln18_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="2"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln18_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="21" slack="0"/>
<pin id="483" dir="0" index="1" bw="21" slack="2"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln414_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="24" slack="0"/>
<pin id="488" dir="0" index="1" bw="24" slack="2"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_load8_load_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="1"/>
<pin id="493" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load8/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="p_Val2_load_1_load_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="24" slack="1"/>
<pin id="497" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load_1/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="x_idx_V_new_0_load_load_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="21" slack="1"/>
<pin id="501" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_new_0_load/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="x_idx_V_flag_0_load_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_flag_0_load/2 "/>
</bind>
</comp>

<comp id="507" class="1005" name="i_V_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="21" slack="0"/>
<pin id="509" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="514" class="1005" name="empty_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="523" class="1005" name="p_Val2_s_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="24" slack="0"/>
<pin id="525" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="531" class="1005" name="t_V_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="21" slack="0"/>
<pin id="533" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="t_V_1 "/>
</bind>
</comp>

<comp id="540" class="1005" name="x_idx_V_new_0_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="21" slack="1"/>
<pin id="542" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="x_idx_V_new_0 "/>
</bind>
</comp>

<comp id="548" class="1005" name="x_idx_V_flag_0_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="x_idx_V_flag_0 "/>
</bind>
</comp>

<comp id="560" class="1005" name="p_load_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="1"/>
<pin id="562" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="565" class="1005" name="x_in_addr_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="21" slack="1"/>
<pin id="567" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="x_in_addr "/>
</bind>
</comp>

<comp id="570" class="1005" name="icmp_ln1064_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1064 "/>
</bind>
</comp>

<comp id="574" class="1005" name="t_V_1_load_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="21" slack="1"/>
<pin id="576" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1_load "/>
</bind>
</comp>

<comp id="579" class="1005" name="icmp_ln1064_2_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="1"/>
<pin id="581" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1064_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="88" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="90" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="92" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="94" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="56" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="56" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="132" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="126" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="120" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="48" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="217" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="217" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="244"><net_src comp="232" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="58" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="60" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="240" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="62" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="260" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="260" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="64" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="286" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="66" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="286" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="295" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="226" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="321"><net_src comp="74" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="76" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="327"><net_src comp="316" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="78" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="173" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="316" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="323" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="80" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="316" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="333" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="316" pin="3"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="323" pin="2"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="333" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="323" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="316" pin="3"/><net_sink comp="353" pin=2"/></net>

<net id="366"><net_src comp="333" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="339" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="316" pin="3"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="80" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="345" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="361" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="353" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="369" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="329" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="375" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="82" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="84" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="402"><net_src comp="32" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="408"><net_src comp="333" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="393" pin="4"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="387" pin="2"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="86" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="379" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="86" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="383" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="411" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="417" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="86" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="313" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="403" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="423" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="435" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="453"><net_src comp="447" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="457"><net_src comp="454" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="468"><net_src comp="461" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="46" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="475"><net_src comp="458" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="464" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="469" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="447" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="491" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="498"><net_src comp="495" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="502"><net_src comp="499" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="506"><net_src comp="503" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="510"><net_src comp="96" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="513"><net_src comp="507" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="517"><net_src comp="100" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="520"><net_src comp="514" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="521"><net_src comp="514" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="526"><net_src comp="104" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="529"><net_src comp="523" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="530"><net_src comp="523" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="534"><net_src comp="108" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="537"><net_src comp="531" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="538"><net_src comp="531" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="539"><net_src comp="531" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="543"><net_src comp="112" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="546"><net_src comp="540" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="547"><net_src comp="540" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="551"><net_src comp="116" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="554"><net_src comp="548" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="555"><net_src comp="548" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="556"><net_src comp="548" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="563"><net_src comp="232" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="568"><net_src comp="166" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="573"><net_src comp="246" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="257" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="582"><net_src comp="289" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="469" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_in | {}
	Port: x_idx_V_flag_0_out | {2 }
	Port: x_idx_V_new_0_out | {2 }
	Port: p_Val2_out | {2 }
	Port: p_out | {2 }
	Port: x_x_V | {3 }
 - Input state : 
	Port: word_width_manual_Pipeline_LOAD : x_idx_V_load | {1 }
	Port: word_width_manual_Pipeline_LOAD : x_write3_V_load | {1 }
	Port: word_width_manual_Pipeline_LOAD : x_sel_wr_V_load | {1 }
	Port: word_width_manual_Pipeline_LOAD : x_in | {2 3 }
	Port: word_width_manual_Pipeline_LOAD : x_x_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln20 : 1
		i : 1
		br_ln20 : 2
		zext_ln587 : 1
		x_in_addr : 2
		p_Val2_5 : 3
		add_ln885 : 1
		icmp_ln1064 : 2
		br_ln13 : 3
		store_ln13 : 2
		add_ln885_2 : 1
		store_ln16 : 2
		store_ln16 : 2
		icmp_ln1064_2 : 1
		select_ln18_1 : 2
		store_ln18 : 3
		store_ln20 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		Hi : 1
		zext_ln232 : 1
		icmp_ln414 : 1
		sub_ln414 : 1
		select_ln414 : 2
		select_ln414_1 : 2
		select_ln414_2 : 2
		sub_ln414_1 : 3
		zext_ln414 : 3
		zext_ln414_1 : 3
		zext_ln414_2 : 4
		shl_ln414 : 4
		tmp : 5
		select_ln414_3 : 6
		shl_ln414_1 : 4
		lshr_ln414 : 5
		and_ln414 : 6
		xor_ln414 : 6
		and_ln414_1 : 6
		and_ln414_2 : 7
		p_Result_s : 6
		x_x_V_addr : 1
		store_ln14 : 6
		or_ln18 : 1
		select_ln18 : 1
		store_ln18 : 1
		store_ln18 : 2
		store_ln414 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |       select_ln18_1_fu_295       |    0    |    20   |
|          |        select_ln414_fu_345       |    0    |    5    |
|  select  |       select_ln414_1_fu_353      |    0    |    5    |
|          |       select_ln414_2_fu_361      |    0    |    5    |
|          |       select_ln414_3_fu_403      |    0    |    24   |
|          |        select_ln18_fu_469        |    0    |    20   |
|----------|----------------------------------|---------|---------|
|          |         and_ln414_fu_423         |    0    |    24   |
|    and   |        and_ln414_1_fu_435        |    0    |    24   |
|          |        and_ln414_2_fu_441        |    0    |    24   |
|----------|----------------------------------|---------|---------|
|          |             i_fu_226             |    0    |    28   |
|    add   |         add_ln885_fu_240         |    0    |    9    |
|          |        add_ln885_2_fu_260        |    0    |    28   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln20_fu_220         |    0    |    15   |
|   icmp   |        icmp_ln1064_fu_246        |    0    |    8    |
|          |       icmp_ln1064_2_fu_289       |    0    |    15   |
|          |         icmp_ln414_fu_333        |    0    |    9    |
|----------|----------------------------------|---------|---------|
|    shl   |         shl_ln414_fu_387         |    0    |    16   |
|          |        shl_ln414_1_fu_411        |    0    |    11   |
|----------|----------------------------------|---------|---------|
|          |             Hi_fu_323            |    0    |    0    |
|    or    |         p_Result_s_fu_447        |    0    |    24   |
|          |          or_ln18_fu_464          |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    sub   |         sub_ln414_fu_339         |    0    |    12   |
|          |        sub_ln414_1_fu_369        |    0    |    12   |
|----------|----------------------------------|---------|---------|
|    xor   |         xor_ln414_fu_429         |    0    |    24   |
|----------|----------------------------------|---------|---------|
|   lshr   |         lshr_ln414_fu_417        |    0    |    11   |
|----------|----------------------------------|---------|---------|
|          | x_sel_wr_V_load_read_read_fu_120 |    0    |    0    |
|   read   | x_write3_V_load_read_read_fu_126 |    0    |    0    |
|          |   x_idx_V_load_read_read_fu_132  |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |      write_ln0_write_fu_138      |    0    |    0    |
|   write  |      write_ln0_write_fu_145      |    0    |    0    |
|          |      write_ln0_write_fu_152      |    0    |    0    |
|          |      write_ln0_write_fu_159      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         zext_ln587_fu_235        |    0    |    0    |
|          |         zext_ln232_fu_329        |    0    |    0    |
|   zext   |         zext_ln414_fu_375        |    0    |    0    |
|          |        zext_ln414_1_fu_379       |    0    |    0    |
|          |        zext_ln414_2_fu_383       |    0    |    0    |
|          |        zext_ln587_1_fu_454       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|             Lo_fu_316            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|partselect|            tmp_fu_393            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   375   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     empty_reg_514    |    2   |
|      i_V_reg_507     |   21   |
| icmp_ln1064_2_reg_579|    1   |
|  icmp_ln1064_reg_570 |    1   |
|   p_Val2_s_reg_523   |   24   |
|    p_load_reg_560    |    2   |
|  t_V_1_load_reg_574  |   21   |
|     t_V_1_reg_531    |   21   |
|x_idx_V_flag_0_reg_548|    1   |
| x_idx_V_new_0_reg_540|   21   |
|   x_in_addr_reg_565  |   21   |
+----------------------+--------+
|         Total        |   136  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_173 |  p0  |   2  |  21  |   42   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   42   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   375  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   136  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   136  |   384  |
+-----------+--------+--------+--------+
