{"sections":[],"abstract":[{"text":"Inherited from ","type":"text"},{"code":"Equatable.!=(_:_:)","type":"codeVoice"},{"text":".","type":"text"}],"variants":[{"paths":["\/documentation\/vhdlparsing\/forloop\/!=(_:_:)"],"traits":[{"interfaceLanguage":"swift"}]}],"schemaVersion":{"patch":0,"major":0,"minor":3},"kind":"symbol","identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForLoop\/!=(_:_:)","interfaceLanguage":"swift"},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"!="},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"internalParam","text":"lhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"kind":"internalParam","text":"rhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"preciseIdentifier":"s:Sb","kind":"typeIdentifier","text":"Bool"}],"languages":["swift"]}]}],"metadata":{"roleHeading":"Operator","externalID":"s:SQsE2neoiySbx_xtFZ::SYNTHESIZED::s:11VHDLParsing7ForLoopV","role":"symbol","symbolKind":"op","extendedModule":"Swift","modules":[{"relatedModules":["Swift"],"name":"VHDLParsing"}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"!="},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"title":"!=(_:_:)"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForLoop","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForLoop\/Equatable-Implementations"]]},"references":{"doc://VHDLParsing/documentation/VHDLParsing/ForLoop/Equatable-Implementations":{"abstract":[],"url":"\/documentation\/vhdlparsing\/forloop\/equatable-implementations","type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForLoop\/Equatable-Implementations","title":"Equatable Implementations","role":"collectionGroup","kind":"article"},"doc://VHDLParsing/documentation/VHDLParsing/ForLoop/!=(_:_:)":{"url":"\/documentation\/vhdlparsing\/forloop\/!=(_:_:)","title":"!=(_:_:)","abstract":[],"type":"topic","role":"symbol","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"!=","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForLoop\/!=(_:_:)"},"doc://VHDLParsing/documentation/VHDLParsing/ForLoop":{"kind":"symbol","abstract":[{"type":"text","text":"A structure for definine "},{"inlineContent":[{"text":"synchronous","type":"text"}],"type":"emphasis"},{"type":"text","text":" for loops."}],"role":"symbol","navigatorTitle":[{"text":"ForLoop","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForLoop","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ForLoop","kind":"identifier"}],"type":"topic","title":"ForLoop","url":"\/documentation\/vhdlparsing\/forloop"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}