// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2026 Julien Etienne
 */

#include "phy-mtk-io.h"
#include "phy-mtk-mipi-dsi.h"

#define MIPITX_DSI_CON			0x00
#define RG_DSI_LDOCORE_EN		BIT(0)
#define RG_DSI_CKG_LDOOUT_EN		BIT(1)

#define MIPITX_DSI_CLOCK_LANE		0x04
#define MIPITX_DSI_DATA_LANE3		0x14
#define RG_DSI_LNTx_LDOOUT_EN		BIT(0)

#define MIPITX_DSI_TOP_CON		0x40
#define RG_DSI_PAD_TIE_LOW_EN		BIT(11)

#define MIPITX_DSI_BG_CON		0x44
#define RG_DSI_BG_CORE_EN		BIT(0)

#define MIPITX_DSI_PLL_CON0		0x50
#define RG_DSI_MPPLL_PLL_EN		BIT(0)
#define RG_DSI_MPPLL_PREDIV		GENMASK(3, 2)
#define RG_DSI_MPPLL_POSDIV		GENMASK(6, 4)
#define RG_DSI_MPPLL_S2QDIV		GENMASK(13, 12)
#define RG_DSI_MPPLL_DIV_MASK		(RG_DSI_MPPLL_PREDIV | \
					 RG_DSI_MPPLL_POSDIV | \
					 RG_DSI_MPPLL_S2QDIV)

#define MIPITX_DSI_PLL_CON1		0x54
#define RG_DSI_MPPLL_SDM_FRA_EN		BIT(0)
#define RG_DSI_MPPLL_SDM_SSC_EN		BIT(2)

#define MIPITX_DSI_PLL_CON2		0x58

#define MIPITX_DSI_PLL_CHG		0x60
#define RG_DSI_MPPLL_SDM_PCW_CHG	BIT(0)

#define MIPITX_DSI_PLL_PWR		0x68
#define RG_DSI_MPPLL_SDM_PWR_ON		BIT(0)
#define RG_DSI_MPPLL_SDM_ISO_EN		BIT(1)

static int mtk_mipi_tx_pll_prepare(struct clk_hw *hw)
{
	struct mtk_mipi_tx *mipi_tx = mtk_mipi_tx_from_clk_hw(hw);
	void __iomem *base = mipi_tx->regs;
	u8 posdiv;
	u8 pcw_ratio;
	u64 pcw;
	u32 reg;

	dev_dbg(mipi_tx->dev, "prepare: %u Hz\n", mipi_tx->data_rate);

	if (mipi_tx->data_rate >= 500000000) {
		pcw_ratio = 1;
		posdiv = 0;
	} else if (mipi_tx->data_rate >= 250000000) {
		pcw_ratio = 2;
		posdiv = 1;
	} else if (mipi_tx->data_rate >= 125000000) {
		pcw_ratio = 4;
		posdiv = 2;
	} else if (mipi_tx->data_rate > 62000000) {
		pcw_ratio = 8;
		posdiv = 3;
	} else if (mipi_tx->data_rate >= 50000000) {
		pcw_ratio = 16;
		posdiv = 4;
	} else {
		return -EINVAL;
	}

	/* The MT6797 sequence leaves the reset voltage selectors intact. */
	mtk_phy_set_bits(base + MIPITX_DSI_BG_CON, RG_DSI_BG_CORE_EN);
	usleep_range(1000, 1100);

	mtk_phy_set_bits(base + MIPITX_DSI_CON,
			 RG_DSI_CKG_LDOOUT_EN | RG_DSI_LDOCORE_EN);

	mtk_phy_update_bits(base + MIPITX_DSI_PLL_PWR,
			    RG_DSI_MPPLL_SDM_PWR_ON |
			    RG_DSI_MPPLL_SDM_ISO_EN,
			    RG_DSI_MPPLL_SDM_PWR_ON);
	usleep_range(1000, 1100);

	mtk_phy_clear_bits(base + MIPITX_DSI_PLL_CON0,
			   RG_DSI_MPPLL_PLL_EN);
	mtk_phy_update_bits(base + MIPITX_DSI_PLL_CON0,
			    RG_DSI_MPPLL_DIV_MASK,
			    FIELD_PREP(RG_DSI_MPPLL_S2QDIV, 2) |
			    FIELD_PREP(RG_DSI_MPPLL_POSDIV, posdiv));

	pcw = div_u64(((u64)mipi_tx->data_rate * pcw_ratio) << 24,
		      13000000);
	writel(pcw, base + MIPITX_DSI_PLL_CON2);

	mtk_phy_set_bits(base + MIPITX_DSI_PLL_CON1,
			 RG_DSI_MPPLL_SDM_FRA_EN);

	for (reg = MIPITX_DSI_CLOCK_LANE;
	     reg <= MIPITX_DSI_DATA_LANE3; reg += 4)
		mtk_phy_set_bits(base + reg, RG_DSI_LNTx_LDOOUT_EN);

	mtk_phy_set_bits(base + MIPITX_DSI_PLL_CON0,
			 RG_DSI_MPPLL_PLL_EN);
	usleep_range(1000, 1100);

	mtk_phy_clear_bits(base + MIPITX_DSI_PLL_CHG,
			   RG_DSI_MPPLL_SDM_PCW_CHG);
	mtk_phy_set_bits(base + MIPITX_DSI_PLL_CHG,
			 RG_DSI_MPPLL_SDM_PCW_CHG);
	mtk_phy_clear_bits(base + MIPITX_DSI_PLL_CON1,
			   RG_DSI_MPPLL_SDM_SSC_EN);

	return 0;
}

static void mtk_mipi_tx_pll_unprepare(struct clk_hw *hw)
{
	struct mtk_mipi_tx *mipi_tx = mtk_mipi_tx_from_clk_hw(hw);
	void __iomem *base = mipi_tx->regs;

	dev_dbg(mipi_tx->dev, "unprepare\n");

	mtk_phy_clear_bits(base + MIPITX_DSI_PLL_CON0,
			   RG_DSI_MPPLL_PLL_EN);
	usleep_range(1000, 1100);

	mtk_phy_update_bits(base + MIPITX_DSI_PLL_PWR,
			    RG_DSI_MPPLL_SDM_ISO_EN |
			    RG_DSI_MPPLL_SDM_PWR_ON,
			    RG_DSI_MPPLL_SDM_ISO_EN);
	mtk_phy_clear_bits(base + MIPITX_DSI_CON,
			   RG_DSI_CKG_LDOOUT_EN | RG_DSI_LDOCORE_EN);
	mtk_phy_clear_bits(base + MIPITX_DSI_BG_CON, RG_DSI_BG_CORE_EN);

	mtk_phy_update_bits(base + MIPITX_DSI_PLL_CON0,
			    RG_DSI_MPPLL_DIV_MASK,
			    FIELD_PREP(RG_DSI_MPPLL_S2QDIV, 2) |
			    FIELD_PREP(RG_DSI_MPPLL_POSDIV, 1));
	writel(0, base + MIPITX_DSI_PLL_CON1);
	writel(0x50000000, base + MIPITX_DSI_PLL_CON2);
	usleep_range(1000, 1100);
}

static int mtk_mipi_tx_pll_determine_rate(struct clk_hw *hw,
					  struct clk_rate_request *req)
{
	req->rate = clamp_val(req->rate, 50000000, 1250000000);

	return 0;
}

static const struct clk_ops mtk_mipi_tx_pll_ops = {
	.prepare = mtk_mipi_tx_pll_prepare,
	.unprepare = mtk_mipi_tx_pll_unprepare,
	.determine_rate = mtk_mipi_tx_pll_determine_rate,
	.set_rate = mtk_mipi_tx_pll_set_rate,
	.recalc_rate = mtk_mipi_tx_pll_recalc_rate,
};

static void mtk_mipi_tx_power_on_signal(struct phy *phy)
{
	struct mtk_mipi_tx *mipi_tx = phy_get_drvdata(phy);

	mtk_phy_clear_bits(mipi_tx->regs + MIPITX_DSI_TOP_CON,
			   RG_DSI_PAD_TIE_LOW_EN);
}

static void mtk_mipi_tx_power_off_signal(struct phy *phy)
{
	struct mtk_mipi_tx *mipi_tx = phy_get_drvdata(phy);
	u32 reg;

	mtk_phy_set_bits(mipi_tx->regs + MIPITX_DSI_TOP_CON,
			 RG_DSI_PAD_TIE_LOW_EN);

	for (reg = MIPITX_DSI_CLOCK_LANE;
	     reg <= MIPITX_DSI_DATA_LANE3; reg += 4)
		mtk_phy_clear_bits(mipi_tx->regs + reg,
				   RG_DSI_LNTx_LDOOUT_EN);
}

const struct mtk_mipitx_data mt6797_mipitx_data = {
	.mipi_tx_clk_ops = &mtk_mipi_tx_pll_ops,
	.mipi_tx_enable_signal = mtk_mipi_tx_power_on_signal,
	.mipi_tx_disable_signal = mtk_mipi_tx_power_off_signal,
};
