Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov 25 19:20:24 2025
| Host         : DESKTOP-SL0FT3E running 64-bit major release  (build 9200)
| Command      : report_drc -file rx_test_top_drc_routed.rpt -pb rx_test_top_drc_routed.pb -rpx rx_test_top_drc_routed.rpx
| Design       : rx_test_top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 1
+----------+----------+-------------------+--------+
| Rule     | Severity | Description       | Checks |
+----------+----------+-------------------+--------+
| PDRC-153 | Warning  | Gated clock check | 1      |
+----------+----------+-------------------+--------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net U1/FSM_onehot_state_next_reg[4]_i_2_n_0 is a gated clock net sourced by a combinational pin U1/FSM_onehot_state_next_reg[4]_i_2/O, cell U1/FSM_onehot_state_next_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


