regmap	,	V_9
snd_pcm_substream	,	V_37
SUN8I_SYS_SR_CTRL_AIF2_FS_MASK	,	V_47
snd_pcm_hw_params	,	V_11
ENOMEM	,	V_55
dev_get_drvdata	,	F_2
"Failed to get the bus clock\n"	,	L_7
"Failed to map the registers\n"	,	L_8
"Failed to create our regmap\n"	,	L_9
snd_soc_codec_get_drvdata	,	F_13
SND_SOC_DAIFMT_I2S	,	V_31
SUN8I_AIF1CLK_CTRL_AIF1_LRCK_INV	,	V_29
dev	,	V_2
SUN8I_AIF1CLK_CTRL_AIF1_MSTR_MOD	,	V_24
sun8i_codec_hw_params	,	F_16
SUN8I_SYS_SR_CTRL_AIF1_FS	,	V_46
"Failed to get the module clock\n"	,	L_5
params	,	V_12
SUN8I_AIF1CLK_CTRL_AIF1_BCLK_INV	,	V_28
SUN8I_SYS_SR_CTRL	,	V_44
sun8i_set_fmt	,	F_12
clk_module	,	V_6
err_disable_clk	,	V_10
GFP_KERNEL	,	V_54
sun8i_codec_regmap_config	,	V_57
device	,	V_1
SUN8I_AIF1CLK_CTRL	,	V_23
card	,	V_63
SND_SOC_DAIFMT_FORMAT_MASK	,	V_30
regcache_cache_only	,	F_5
sun8i_codec_runtime_suspend	,	F_8
pm_runtime_status_suspended	,	F_29
sun8i_codec_probe	,	F_17
sun8i_soc_codec	,	V_59
pm_runtime_enabled	,	F_27
pm_runtime_disable	,	F_30
"Failed to register codec\n"	,	L_10
clk_prepare_enable	,	F_3
SUN8I_AIF1CLK_CTRL_AIF1_DATA_FMT	,	V_36
substream	,	V_38
SND_SOC_DAIFMT_MASTER_MASK	,	V_20
SND_SOC_DAIFMT_INV_MASK	,	V_25
devm_ioremap_resource	,	F_23
"Failed to sync regmap cache\n"	,	L_3
scodec	,	V_4
SND_SOC_DAIFMT_CBM_CFM	,	V_22
regmap_update_bits	,	F_14
EINVAL	,	V_14
SUN8I_AIF1CLK_CTRL_AIF1_WORD_SIZ_MASK	,	V_40
sample_rate	,	V_39
platform_device	,	V_49
SND_SOC_DAIFMT_NB_NF	,	V_26
"Failed to enable the module clock\n"	,	L_1
err_pm_disable	,	V_58
sun8i_codec_remove	,	F_31
clk_bus	,	V_7
SUN8I_SYS_SR_CTRL_AIF2_FS	,	V_48
__iomem	,	T_2
sun8i_codec_dai	,	V_60
fmt	,	V_17
dai	,	V_16
"mod"	,	L_4
pdev	,	V_50
SND_SOC_DAIFMT_IB_IF	,	V_27
u32	,	T_1
SND_SOC_DAIFMT_LEFT_J	,	V_32
regcache_mark_dirty	,	F_9
params_rate	,	F_11
ret	,	V_5
snd_soc_card_get_drvdata	,	F_33
resource	,	V_51
snd_soc_card	,	V_62
SUN8I_AIF1CLK_CTRL_AIF1_LRCK_DIV_16	,	V_43
sun8i_codec_runtime_resume	,	F_1
SND_SOC_DAIFMT_CBS_CFS	,	V_21
PTR_ERR	,	F_21
codec	,	V_18
platform_get_resource	,	F_22
platform_set_drvdata	,	F_25
devm_kzalloc	,	F_18
"Failed to enable the bus clock\n"	,	L_2
SND_SOC_DAIFMT_RIGHT_J	,	V_33
platform_get_drvdata	,	F_32
err_disable_modclk	,	V_8
"bus"	,	L_6
SUN8I_AIF1CLK_CTRL_AIF1_LRCK_DIV_MASK	,	V_42
SUN8I_SYS_SR_CTRL_AIF1_FS_MASK	,	V_45
dev_err	,	F_4
res_base	,	V_52
devm_regmap_init_mmio	,	F_24
rate	,	V_13
IORESOURCE_MEM	,	V_56
sun8i_codec_get_hw_rate	,	F_10
value	,	V_19
pm_runtime_enable	,	F_26
regcache_sync	,	F_6
SUN8I_AIF1CLK_CTRL_AIF1_WORD_SIZ_16	,	V_41
devm_clk_get	,	F_19
snd_soc_register_codec	,	F_28
clk_disable_unprepare	,	F_7
BIT	,	F_15
snd_soc_dai	,	V_15
err_suspend	,	V_61
snd_soc_unregister_codec	,	F_34
SND_SOC_DAIFMT_DSP_A	,	V_34
sun8i_codec	,	V_3
SND_SOC_DAIFMT_DSP_B	,	V_35
base	,	V_53
IS_ERR	,	F_20
