m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Yichen_Li/ECE552/homework/hw3/hw3_2
valu
Z0 !s110 1583638562
!i10b 1
!s100 8;VAYa:ffTna4CRj_bCW^0
IWFnIEQ0;JmWSi5nNgXMhE0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Yichen_Li/ECE552/homework/project/demo1/verilog
w1583631460
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/alu.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/alu.v
Z3 L0 12
Z4 OV;L;10.4d;61
r1
!s85 0
31
Z5 !s108 1583638562.000000
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/alu.v|
!i113 1
Z6 o-work work
varith_Op
R0
!i10b 1
!s100 B1PmSnBZCI3E5>_if>I=X1
I3bV^ek[N=ZnHkEMl`EYzA2
R1
R2
w1583630229
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/arith_Op.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/arith_Op.v
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/arith_Op.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/arith_Op.v|
!i113 1
R6
narith_@op
vBTR
Z7 !s110 1583638566
!i10b 1
!s100 Yk3Oh]OJdKT=P5XD2:5U92
IA;UB[4?hI^nV237gfCTE:0
R1
R2
w1583638326
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/BTR.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/BTR.v
L0 1
R4
r1
!s85 0
31
Z8 !s108 1583638566.000000
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/BTR.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/BTR.v|
!i113 1
R6
n@b@t@r
vcarry
Z9 !s110 1583638563
!i10b 1
!s100 I^NYIN?icZD2eIEVQXKTn3
I67XIfPz<cLLNMff2AfDT@1
R1
R2
w1581376627
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/carry.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/carry.v
L0 2
R4
r1
!s85 0
31
Z10 !s108 1583638563.000000
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/carry.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/carry.v|
!i113 1
R6
vcla_16b
R9
!i10b 1
!s100 8UTc;5=PCDhE]4;8jPeL43
IO_:k;6d?fVHHTQBbJkEKL3
R1
R2
w1581525264
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/cla_16b.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/cla_16b.v
L0 7
R4
r1
!s85 0
31
R10
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/cla_16b.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/cla_16b.v|
!i113 1
R6
vcla_4b
R9
!i10b 1
!s100 S4=UGa4VWiY>X<J8GFn4f1
IZ_:CD0BhSSmRJX;e0:X3n1
R1
R2
w1581524948
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/cla_4b.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/cla_4b.v
L0 7
R4
r1
!s85 0
31
R10
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/cla_4b.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/cla_4b.v|
!i113 1
R6
vclkrst
R9
!i10b 1
!s100 d1=HFa9@5T7JH2L8mb3gE1
IRlb5j1<WT9M;nBmEUZAJz1
R1
R2
Z11 w1581462622
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/clkrst.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/clkrst.v
R3
R4
r1
!s85 0
31
R10
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/clkrst.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/clkrst.v|
!i113 1
R6
vdecode
R9
!i10b 1
!s100 ne=;z39AE<nGU:VQ9e=cK0
IP2S?Vmo<7iTO;AZTbbd5O0
R1
R2
w1583638431
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/decode.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/decode.v
L0 7
R4
r1
!s85 0
31
R10
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/decode.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/decode.v|
!i113 1
R6
vdecode_instr
R7
!i10b 1
!s100 VJHl97;NLnBMUzfXd7m@J2
I@aPdGlMeRAdD9^j@78ef_0
R1
R2
w1583637658
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/decode_instr.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/decode_instr.v
L0 7
R4
r1
!s85 0
31
R8
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/decode_instr.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/decode_instr.v|
!i113 1
R6
vdff
R9
!i10b 1
!s100 ocZMMJaQcW@V^7b`LBG;g2
IYnYU_ddWGg649zoHzAKz02
R1
R2
R11
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/dff.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/dff.v
L0 6
R4
r1
!s85 0
31
R10
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/dff.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/dff.v|
!i113 1
R6
vexecute
R9
!i10b 1
!s100 `WE<j`BUTH>H473]LO@bJ1
IIfnN34LB_FakLI4ac5Wg]0
R1
R2
w1583637546
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/execute.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/execute.v
L0 7
R4
r1
!s85 0
31
R10
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/execute.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/execute.v|
!i113 1
R6
vfetch
R9
!i10b 1
!s100 VHNReg``Ln7]PFQN=1e4b1
I:XmTCz;9HTabmJaP9S^PY0
R1
R2
w1583556643
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/fetch.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/fetch.v
L0 7
R4
r1
!s85 0
31
R10
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/fetch.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/fetch.v|
!i113 1
R6
vfullAdder_1b
R9
!i10b 1
!s100 VE4cZN4C=E1DJ[]z[V>4I2
IHQNaHECiWoH2Ojh?dNN_12
R1
R2
w1581290481
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/fullAdder_1b.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/fullAdder_1b.v
L0 7
R4
r1
!s85 0
31
R10
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/fullAdder_1b.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/fullAdder_1b.v|
!i113 1
R6
nfull@adder_1b
vimmediate
R7
!i10b 1
!s100 6ZFV@6<FCGRmOEfX6E6f;1
I6e[;9<a2ff77AMf1<AF332
R1
R2
w1583637441
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/immediate.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/immediate.v
L0 7
R4
r1
!s85 0
31
Z12 !s108 1583638565.000000
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/immediate.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/immediate.v|
!i113 1
R6
vmemory
Z13 !s110 1583638564
!i10b 1
!s100 R1`6=56>gafDn2ZLFS0;23
IE=dkH@];41[<PSol8h8i]1
R1
R2
w1583556533
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/memory.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/memory.v
L0 8
R4
r1
!s85 0
31
Z14 !s108 1583638564.000000
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/memory.v|
!i113 1
R6
vmemory2c
R13
!i10b 1
!s100 WTd=;7@^ER:WM8oX2<F2d1
IW?C_jK21bfh;^EHXP^igV0
R1
R2
R11
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/memory2c.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/memory2c.v
L0 35
R4
r1
!s85 0
31
R14
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/memory2c.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/memory2c.v|
!i113 1
R6
vmux4_1_16b
R7
!i10b 1
!s100 TKGXE<@f_GkhkYQciM^EQ2
IXF]zQH5J^<7^7@bSkV16W0
R1
R2
w1583631520
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/mux4_1_16b.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/mux4_1_16b.v
L0 7
R4
r1
!s85 0
31
R8
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/mux4_1_16b.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/mux4_1_16b.v|
!i113 1
R6
vnand2
R13
!i10b 1
!s100 @JLnM_lV[dSoG<b5oFSbC0
I1bWjYD[fJCHRik@JX;R6I0
R1
R2
Z15 w1581287519
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/nand2.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/nand2.v
L0 7
R4
r1
!s85 0
31
R14
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/nand2.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/nand2.v|
!i113 1
R6
vnand3
R13
!i10b 1
!s100 74U72gSXNGQC9QQ_6Vl@m3
IF2608BaEn7hh8Y5PmWN]M3
R1
R2
R15
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/nand3.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/nand3.v
L0 7
R4
r1
!s85 0
31
R14
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/nand3.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/nand3.v|
!i113 1
R6
vnor2
R13
!i10b 1
!s100 zLY;3kAfYGCBXK2?=fzNd1
ILI21N;Y1>mnP]aFf<U_C33
R1
R2
R15
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/nor2.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/nor2.v
L0 7
R4
r1
!s85 0
31
R14
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/nor2.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/nor2.v|
!i113 1
R6
vnor3
R13
!i10b 1
!s100 M15<fJBSa=`jENU]=JkSO2
I`R4G3T^[FZbV[_=j2ncOm1
R1
R2
R15
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/nor3.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/nor3.v
L0 7
R4
r1
!s85 0
31
R14
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/nor3.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/nor3.v|
!i113 1
R6
vnot1
R13
!i10b 1
!s100 E;?=8[YGePDM35<9b7^jF3
IFgN0V;1l[fXVEJOzh0@Ib1
R1
R2
R15
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/not1.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/not1.v
L0 7
R4
r1
!s85 0
31
R14
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/not1.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/not1.v|
!i113 1
R6
vPC
R7
!i10b 1
!s100 B^MDMJK?kFl_AG7KG^7LI1
I^IBH8aCcCTfl[de>C5SO32
R1
R2
w1583638250
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/PC.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/PC.v
L0 1
R4
r1
!s85 0
31
R8
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/PC.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/PC.v|
!i113 1
R6
n@p@c
vproc
R13
!i10b 1
!s100 7d23QFdL:[`m;OAI^@R743
IR]L[i^<1K^ikPhYQd1ZBZ1
R1
R2
R11
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/proc.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/proc.v
L0 4
R4
r1
!s85 0
31
R14
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/proc.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/proc.v|
!i113 1
R6
vproc_hier
Z16 !s110 1583638565
!i10b 1
!s100 =I`13V[kAYPY]19f0imSo2
I;Xa6@HJWK3>4Eo<CG20oB1
R1
R2
R11
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/proc_hier.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/proc_hier.v
L0 6
R4
r1
!s85 0
31
R14
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/proc_hier.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/proc_hier.v|
!i113 1
R6
vproc_hier_bench
R16
!i10b 1
!s100 bl6fod`[Dd8G<1jE]VeNU3
I^m22ZK:bP0oQMPT1;7i<W2
R1
R2
R11
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/proc_hier_bench.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/proc_hier_bench.v
L0 4
R4
r1
!s85 0
31
R12
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/proc_hier_bench.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/proc_hier_bench.v|
!i113 1
R6
vregFile
R16
!i10b 1
!s100 9i1SbNgBEY51VNCjKVYo:2
I9?i`@TjPQ5JGKm`m=Of`G2
R1
R2
w1582687120
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/regFile.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/regFile.v
Z17 L0 10
R4
r1
!s85 0
31
R12
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/regFile.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/regFile.v|
!i113 1
R6
nreg@file
vregFile_bypass
R16
!i10b 1
!s100 HBnODe6RZ6=o[[PB`zTdz3
I?A;><9z=zXUV_0?9kE<I41
R1
R2
w1582688416
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/regFile_bypass.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/regFile_bypass.v
L0 8
R4
r1
!s85 0
31
R12
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/regFile_bypass.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/regFile_bypass.v|
!i113 1
R6
nreg@file_bypass
vshift_layer
R16
!i10b 1
!s100 HQdKdDT2Phl]?>0JKA5hL0
I]14kUJ50Shb5iQ7:[?CWP0
R1
R2
w1583629969
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/shift_layer.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/shift_layer.v
L0 2
R4
r1
!s85 0
31
R12
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/shift_layer.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/shift_layer.v|
!i113 1
R6
vshifter
R16
!i10b 1
!s100 ?bOUoF7WfkmEeJh@_S6hZ3
IILh1`@BS8JTL4o]b_^dLN3
R1
R2
w1582171412
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/shifter.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/shifter.v
R17
R4
r1
!s85 0
31
R12
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/shifter.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/shifter.v|
!i113 1
R6
vsingle_reg
R16
!i10b 1
!s100 X6F:Tk_:kGG3PQHZAO[6z3
I2lo<VHB?;fK1aTaNnLTS33
R1
R2
w1582686770
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/single_reg.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/single_reg.v
L0 1
R4
r1
!s85 0
31
R12
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/single_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/single_reg.v|
!i113 1
R6
vwb
R16
!i10b 1
!s100 I?8gGaU9LM?J=YZDRJL4b1
IKzK8ib4Y2EIH19iJP^gzH1
R1
R2
w1583636006
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/wb.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/wb.v
L0 7
R4
r1
!s85 0
31
R12
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/wb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/wb.v|
!i113 1
R6
vxor2
R16
!i10b 1
!s100 14Q51T:af@fHNQedg1F<m0
IH4WZPcDz5TTfc=C[=W<]c2
R1
R2
R15
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/xor2.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/xor2.v
L0 7
R4
r1
!s85 0
31
R12
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/xor2.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/xor2.v|
!i113 1
R6
vxor3
R0
!i10b 1
!s100 `n11P3H6:oWD]59JZPJ[m2
IRF4]n9j@h@@`1aVZz4JX50
R1
R2
R15
8D:/Yichen_Li/ECE552/homework/project/demo1/verilog/xor3.v
FD:/Yichen_Li/ECE552/homework/project/demo1/verilog/xor3.v
L0 7
R4
r1
!s85 0
31
R5
!s107 D:/Yichen_Li/ECE552/homework/project/demo1/verilog/xor3.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Yichen_Li/ECE552/homework/project/demo1/verilog/xor3.v|
!i113 1
R6
