/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 288 176)
	(text "memory_register_bank" (rect 5 0 143 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 139 24 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "mem_write" (rect 0 0 67 19)(font "Intel Clear" (font_size 8)))
		(text "mem_write" (rect 21 27 88 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "mem_read" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "mem_read" (rect 21 43 85 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "in[31..0]" (rect 0 0 49 19)(font "Intel Clear" (font_size 8)))
		(text "in[31..0]" (rect 21 59 70 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "clk" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 75 37 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "in_sel[5..0]" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "in_sel[5..0]" (rect 21 91 85 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "outa_sel[5..0]" (rect 0 0 80 19)(font "Intel Clear" (font_size 8)))
		(text "outa_sel[5..0]" (rect 21 107 101 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "outb_sel[5..0]" (rect 0 0 81 19)(font "Intel Clear" (font_size 8)))
		(text "outb_sel[5..0]" (rect 21 123 102 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 272 48)
		(output)
		(text "mem_addr_bus[31..0]" (rect 0 0 133 19)(font "Intel Clear" (font_size 8)))
		(text "mem_addr_bus[31..0]" (rect 118 43 251 62)(font "Intel Clear" (font_size 8)))
		(line (pt 272 48)(pt 256 48)(line_width 3))
	)
	(port
		(pt 272 64)
		(output)
		(text "outa[31..0]" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "outa[31..0]" (rect 187 59 251 78)(font "Intel Clear" (font_size 8)))
		(line (pt 272 64)(pt 256 64)(line_width 3))
	)
	(port
		(pt 272 80)
		(output)
		(text "outb[31..0]" (rect 0 0 66 19)(font "Intel Clear" (font_size 8)))
		(text "outb[31..0]" (rect 185 75 251 94)(font "Intel Clear" (font_size 8)))
		(line (pt 272 80)(pt 256 80)(line_width 3))
	)
	(port
		(pt 272 32)
		(bidir)
		(text "mem_data_bus[31..0]" (rect 0 0 132 19)(font "Intel Clear" (font_size 8)))
		(text "mem_data_bus[31..0]" (rect 119 27 251 46)(font "Intel Clear" (font_size 8)))
		(line (pt 272 32)(pt 256 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 256 144))
	)
)
