/* This file has been automatically generated, you must _NOT_ edit it directly. (Sat Jun 18 16:42:30 2016) */
#include "x86_architecture.hpp"
const X86Architecture::TDisassembler X86Architecture::m_Table_sse5a[0x100] =
{
  &X86Architecture::Table_sse5a_00,
  &X86Architecture::Table_sse5a_01,
  &X86Architecture::Table_sse5a_02,
  &X86Architecture::Table_sse5a_03,
  &X86Architecture::Table_sse5a_04,
  &X86Architecture::Table_sse5a_05,
  &X86Architecture::Table_sse5a_06,
  &X86Architecture::Table_sse5a_07,
  &X86Architecture::Table_sse5a_08,
  &X86Architecture::Table_sse5a_09,
  &X86Architecture::Table_sse5a_0a,
  &X86Architecture::Table_sse5a_0b,
  &X86Architecture::Table_sse5a_0c,
  &X86Architecture::Table_sse5a_0d,
  &X86Architecture::Table_sse5a_0e,
  &X86Architecture::Table_sse5a_0f,
  &X86Architecture::Table_sse5a_10,
  &X86Architecture::Table_sse5a_11,
  &X86Architecture::Table_sse5a_12,
  &X86Architecture::Table_sse5a_13,
  &X86Architecture::Table_sse5a_14,
  &X86Architecture::Table_sse5a_15,
  &X86Architecture::Table_sse5a_16,
  &X86Architecture::Table_sse5a_17,
  &X86Architecture::Table_sse5a_18,
  &X86Architecture::Table_sse5a_19,
  &X86Architecture::Table_sse5a_1a,
  &X86Architecture::Table_sse5a_1b,
  &X86Architecture::Table_sse5a_1c,
  &X86Architecture::Table_sse5a_1d,
  &X86Architecture::Table_sse5a_1e,
  &X86Architecture::Table_sse5a_1f,
  &X86Architecture::Table_sse5a_20,
  &X86Architecture::Table_sse5a_21,
  &X86Architecture::Table_sse5a_22,
  &X86Architecture::Table_sse5a_23,
  &X86Architecture::Table_sse5a_24,
  &X86Architecture::Table_sse5a_25,
  &X86Architecture::Table_sse5a_26,
  &X86Architecture::Table_sse5a_27,
  &X86Architecture::Table_sse5a_28,
  &X86Architecture::Table_sse5a_29,
  &X86Architecture::Table_sse5a_2a,
  &X86Architecture::Table_sse5a_2b,
  &X86Architecture::Table_sse5a_2c,
  &X86Architecture::Table_sse5a_2d,
  &X86Architecture::Table_sse5a_2e,
  &X86Architecture::Table_sse5a_2f,
  &X86Architecture::Table_sse5a_30,
  &X86Architecture::Table_sse5a_31,
  &X86Architecture::Table_sse5a_32,
  &X86Architecture::Table_sse5a_33,
  &X86Architecture::Table_sse5a_34,
  &X86Architecture::Table_sse5a_35,
  &X86Architecture::Table_sse5a_36,
  &X86Architecture::Table_sse5a_37,
  &X86Architecture::Table_sse5a_38,
  &X86Architecture::Table_sse5a_39,
  &X86Architecture::Table_sse5a_3a,
  &X86Architecture::Table_sse5a_3b,
  &X86Architecture::Table_sse5a_3c,
  &X86Architecture::Table_sse5a_3d,
  &X86Architecture::Table_sse5a_3e,
  &X86Architecture::Table_sse5a_3f,
  &X86Architecture::Table_sse5a_40,
  &X86Architecture::Table_sse5a_41,
  &X86Architecture::Table_sse5a_42,
  &X86Architecture::Table_sse5a_43,
  &X86Architecture::Table_sse5a_44,
  &X86Architecture::Table_sse5a_45,
  &X86Architecture::Table_sse5a_46,
  &X86Architecture::Table_sse5a_47,
  &X86Architecture::Table_sse5a_48,
  &X86Architecture::Table_sse5a_49,
  &X86Architecture::Table_sse5a_4a,
  &X86Architecture::Table_sse5a_4b,
  &X86Architecture::Table_sse5a_4c,
  &X86Architecture::Table_sse5a_4d,
  &X86Architecture::Table_sse5a_4e,
  &X86Architecture::Table_sse5a_4f,
  &X86Architecture::Table_sse5a_50,
  &X86Architecture::Table_sse5a_51,
  &X86Architecture::Table_sse5a_52,
  &X86Architecture::Table_sse5a_53,
  &X86Architecture::Table_sse5a_54,
  &X86Architecture::Table_sse5a_55,
  &X86Architecture::Table_sse5a_56,
  &X86Architecture::Table_sse5a_57,
  &X86Architecture::Table_sse5a_58,
  &X86Architecture::Table_sse5a_59,
  &X86Architecture::Table_sse5a_5a,
  &X86Architecture::Table_sse5a_5b,
  &X86Architecture::Table_sse5a_5c,
  &X86Architecture::Table_sse5a_5d,
  &X86Architecture::Table_sse5a_5e,
  &X86Architecture::Table_sse5a_5f,
  &X86Architecture::Table_sse5a_60,
  &X86Architecture::Table_sse5a_61,
  &X86Architecture::Table_sse5a_62,
  &X86Architecture::Table_sse5a_63,
  &X86Architecture::Table_sse5a_64,
  &X86Architecture::Table_sse5a_65,
  &X86Architecture::Table_sse5a_66,
  &X86Architecture::Table_sse5a_67,
  &X86Architecture::Table_sse5a_68,
  &X86Architecture::Table_sse5a_69,
  &X86Architecture::Table_sse5a_6a,
  &X86Architecture::Table_sse5a_6b,
  &X86Architecture::Table_sse5a_6c,
  &X86Architecture::Table_sse5a_6d,
  &X86Architecture::Table_sse5a_6e,
  &X86Architecture::Table_sse5a_6f,
  &X86Architecture::Table_sse5a_70,
  &X86Architecture::Table_sse5a_71,
  &X86Architecture::Table_sse5a_72,
  &X86Architecture::Table_sse5a_73,
  &X86Architecture::Table_sse5a_74,
  &X86Architecture::Table_sse5a_75,
  &X86Architecture::Table_sse5a_76,
  &X86Architecture::Table_sse5a_77,
  &X86Architecture::Table_sse5a_78,
  &X86Architecture::Table_sse5a_79,
  &X86Architecture::Table_sse5a_7a,
  &X86Architecture::Table_sse5a_7b,
  &X86Architecture::Table_sse5a_7c,
  &X86Architecture::Table_sse5a_7d,
  &X86Architecture::Table_sse5a_7e,
  &X86Architecture::Table_sse5a_7f,
  &X86Architecture::Table_sse5a_80,
  &X86Architecture::Table_sse5a_81,
  &X86Architecture::Table_sse5a_82,
  &X86Architecture::Table_sse5a_83,
  &X86Architecture::Table_sse5a_84,
  &X86Architecture::Table_sse5a_85,
  &X86Architecture::Table_sse5a_86,
  &X86Architecture::Table_sse5a_87,
  &X86Architecture::Table_sse5a_88,
  &X86Architecture::Table_sse5a_89,
  &X86Architecture::Table_sse5a_8a,
  &X86Architecture::Table_sse5a_8b,
  &X86Architecture::Table_sse5a_8c,
  &X86Architecture::Table_sse5a_8d,
  &X86Architecture::Table_sse5a_8e,
  &X86Architecture::Table_sse5a_8f,
  &X86Architecture::Table_sse5a_90,
  &X86Architecture::Table_sse5a_91,
  &X86Architecture::Table_sse5a_92,
  &X86Architecture::Table_sse5a_93,
  &X86Architecture::Table_sse5a_94,
  &X86Architecture::Table_sse5a_95,
  &X86Architecture::Table_sse5a_96,
  &X86Architecture::Table_sse5a_97,
  &X86Architecture::Table_sse5a_98,
  &X86Architecture::Table_sse5a_99,
  &X86Architecture::Table_sse5a_9a,
  &X86Architecture::Table_sse5a_9b,
  &X86Architecture::Table_sse5a_9c,
  &X86Architecture::Table_sse5a_9d,
  &X86Architecture::Table_sse5a_9e,
  &X86Architecture::Table_sse5a_9f,
  &X86Architecture::Table_sse5a_a0,
  &X86Architecture::Table_sse5a_a1,
  &X86Architecture::Table_sse5a_a2,
  &X86Architecture::Table_sse5a_a3,
  &X86Architecture::Table_sse5a_a4,
  &X86Architecture::Table_sse5a_a5,
  &X86Architecture::Table_sse5a_a6,
  &X86Architecture::Table_sse5a_a7,
  &X86Architecture::Table_sse5a_a8,
  &X86Architecture::Table_sse5a_a9,
  &X86Architecture::Table_sse5a_aa,
  &X86Architecture::Table_sse5a_ab,
  &X86Architecture::Table_sse5a_ac,
  &X86Architecture::Table_sse5a_ad,
  &X86Architecture::Table_sse5a_ae,
  &X86Architecture::Table_sse5a_af,
  &X86Architecture::Table_sse5a_b0,
  &X86Architecture::Table_sse5a_b1,
  &X86Architecture::Table_sse5a_b2,
  &X86Architecture::Table_sse5a_b3,
  &X86Architecture::Table_sse5a_b4,
  &X86Architecture::Table_sse5a_b5,
  &X86Architecture::Table_sse5a_b6,
  &X86Architecture::Table_sse5a_b7,
  &X86Architecture::Table_sse5a_b8,
  &X86Architecture::Table_sse5a_b9,
  &X86Architecture::Table_sse5a_ba,
  &X86Architecture::Table_sse5a_bb,
  &X86Architecture::Table_sse5a_bc,
  &X86Architecture::Table_sse5a_bd,
  &X86Architecture::Table_sse5a_be,
  &X86Architecture::Table_sse5a_bf,
  &X86Architecture::Table_sse5a_c0,
  &X86Architecture::Table_sse5a_c1,
  &X86Architecture::Table_sse5a_c2,
  &X86Architecture::Table_sse5a_c3,
  &X86Architecture::Table_sse5a_c4,
  &X86Architecture::Table_sse5a_c5,
  &X86Architecture::Table_sse5a_c6,
  &X86Architecture::Table_sse5a_c7,
  &X86Architecture::Table_sse5a_c8,
  &X86Architecture::Table_sse5a_c9,
  &X86Architecture::Table_sse5a_ca,
  &X86Architecture::Table_sse5a_cb,
  &X86Architecture::Table_sse5a_cc,
  &X86Architecture::Table_sse5a_cd,
  &X86Architecture::Table_sse5a_ce,
  &X86Architecture::Table_sse5a_cf,
  &X86Architecture::Table_sse5a_d0,
  &X86Architecture::Table_sse5a_d1,
  &X86Architecture::Table_sse5a_d2,
  &X86Architecture::Table_sse5a_d3,
  &X86Architecture::Table_sse5a_d4,
  &X86Architecture::Table_sse5a_d5,
  &X86Architecture::Table_sse5a_d6,
  &X86Architecture::Table_sse5a_d7,
  &X86Architecture::Table_sse5a_d8,
  &X86Architecture::Table_sse5a_d9,
  &X86Architecture::Table_sse5a_da,
  &X86Architecture::Table_sse5a_db,
  &X86Architecture::Table_sse5a_dc,
  &X86Architecture::Table_sse5a_dd,
  &X86Architecture::Table_sse5a_de,
  &X86Architecture::Table_sse5a_df,
  &X86Architecture::Table_sse5a_e0,
  &X86Architecture::Table_sse5a_e1,
  &X86Architecture::Table_sse5a_e2,
  &X86Architecture::Table_sse5a_e3,
  &X86Architecture::Table_sse5a_e4,
  &X86Architecture::Table_sse5a_e5,
  &X86Architecture::Table_sse5a_e6,
  &X86Architecture::Table_sse5a_e7,
  &X86Architecture::Table_sse5a_e8,
  &X86Architecture::Table_sse5a_e9,
  &X86Architecture::Table_sse5a_ea,
  &X86Architecture::Table_sse5a_eb,
  &X86Architecture::Table_sse5a_ec,
  &X86Architecture::Table_sse5a_ed,
  &X86Architecture::Table_sse5a_ee,
  &X86Architecture::Table_sse5a_ef,
  &X86Architecture::Table_sse5a_f0,
  &X86Architecture::Table_sse5a_f1,
  &X86Architecture::Table_sse5a_f2,
  &X86Architecture::Table_sse5a_f3,
  &X86Architecture::Table_sse5a_f4,
  &X86Architecture::Table_sse5a_f5,
  &X86Architecture::Table_sse5a_f6,
  &X86Architecture::Table_sse5a_f7,
  &X86Architecture::Table_sse5a_f8,
  &X86Architecture::Table_sse5a_f9,
  &X86Architecture::Table_sse5a_fa,
  &X86Architecture::Table_sse5a_fb,
  &X86Architecture::Table_sse5a_fc,
  &X86Architecture::Table_sse5a_fd,
  &X86Architecture::Table_sse5a_fe,
  &X86Architecture::Table_sse5a_ff
};

/** instruction
 * opcode: 00
 * invalid
**/
bool X86Architecture::Table_sse5a_00(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 01
 * invalid
**/
bool X86Architecture::Table_sse5a_01(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 02
 * invalid
**/
bool X86Architecture::Table_sse5a_02(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 03
 * invalid
**/
bool X86Architecture::Table_sse5a_03(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 04
 * invalid
**/
bool X86Architecture::Table_sse5a_04(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 05
 * invalid
**/
bool X86Architecture::Table_sse5a_05(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 06
 * invalid
**/
bool X86Architecture::Table_sse5a_06(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 07
 * invalid
**/
bool X86Architecture::Table_sse5a_07(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 08
 * invalid
**/
bool X86Architecture::Table_sse5a_08(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 09
 * invalid
**/
bool X86Architecture::Table_sse5a_09(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 0a
 * invalid
**/
bool X86Architecture::Table_sse5a_0a(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 0b
 * invalid
**/
bool X86Architecture::Table_sse5a_0b(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 0c
 * invalid
**/
bool X86Architecture::Table_sse5a_0c(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 0d
 * invalid
**/
bool X86Architecture::Table_sse5a_0d(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 0e
 * invalid
**/
bool X86Architecture::Table_sse5a_0e(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 0f
 * invalid
**/
bool X86Architecture::Table_sse5a_0f(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 10
 * invalid
**/
bool X86Architecture::Table_sse5a_10(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 11
 * invalid
**/
bool X86Architecture::Table_sse5a_11(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 12
 * invalid
**/
bool X86Architecture::Table_sse5a_12(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 13
 * invalid
**/
bool X86Architecture::Table_sse5a_13(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 14
 * invalid
**/
bool X86Architecture::Table_sse5a_14(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 15
 * invalid
**/
bool X86Architecture::Table_sse5a_15(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 16
 * invalid
**/
bool X86Architecture::Table_sse5a_16(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 17
 * invalid
**/
bool X86Architecture::Table_sse5a_17(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 18
 * invalid
**/
bool X86Architecture::Table_sse5a_18(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 19
 * invalid
**/
bool X86Architecture::Table_sse5a_19(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 1a
 * invalid
**/
bool X86Architecture::Table_sse5a_1a(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 1b
 * invalid
**/
bool X86Architecture::Table_sse5a_1b(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 1c
 * invalid
**/
bool X86Architecture::Table_sse5a_1c(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 1d
 * invalid
**/
bool X86Architecture::Table_sse5a_1d(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 1e
 * invalid
**/
bool X86Architecture::Table_sse5a_1e(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 1f
 * invalid
**/
bool X86Architecture::Table_sse5a_1f(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 20
 * invalid
**/
bool X86Architecture::Table_sse5a_20(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 21
 * invalid
**/
bool X86Architecture::Table_sse5a_21(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 22
 * invalid
**/
bool X86Architecture::Table_sse5a_22(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 23
 * invalid
**/
bool X86Architecture::Table_sse5a_23(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 24
 * invalid
**/
bool X86Architecture::Table_sse5a_24(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 25
 * invalid
**/
bool X86Architecture::Table_sse5a_25(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 26
 * invalid
**/
bool X86Architecture::Table_sse5a_26(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 27
 * invalid
**/
bool X86Architecture::Table_sse5a_27(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 28
 * invalid
**/
bool X86Architecture::Table_sse5a_28(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 29
 * invalid
**/
bool X86Architecture::Table_sse5a_29(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 2a
 * invalid
**/
bool X86Architecture::Table_sse5a_2a(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 2b
 * invalid
**/
bool X86Architecture::Table_sse5a_2b(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 2c
 * invalid
**/
bool X86Architecture::Table_sse5a_2c(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 2d
 * invalid
**/
bool X86Architecture::Table_sse5a_2d(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 2e
 * invalid
**/
bool X86Architecture::Table_sse5a_2e(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 2f
 * invalid
**/
bool X86Architecture::Table_sse5a_2f(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 30
 * invalid
**/
bool X86Architecture::Table_sse5a_30(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 31
 * invalid
**/
bool X86Architecture::Table_sse5a_31(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 32
 * invalid
**/
bool X86Architecture::Table_sse5a_32(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 33
 * invalid
**/
bool X86Architecture::Table_sse5a_33(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 34
 * invalid
**/
bool X86Architecture::Table_sse5a_34(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 35
 * invalid
**/
bool X86Architecture::Table_sse5a_35(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 36
 * invalid
**/
bool X86Architecture::Table_sse5a_36(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 37
 * invalid
**/
bool X86Architecture::Table_sse5a_37(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 38
 * invalid
**/
bool X86Architecture::Table_sse5a_38(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 39
 * invalid
**/
bool X86Architecture::Table_sse5a_39(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 3a
 * invalid
**/
bool X86Architecture::Table_sse5a_3a(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 3b
 * invalid
**/
bool X86Architecture::Table_sse5a_3b(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 3c
 * invalid
**/
bool X86Architecture::Table_sse5a_3c(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 3d
 * invalid
**/
bool X86Architecture::Table_sse5a_3d(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 3e
 * invalid
**/
bool X86Architecture::Table_sse5a_3e(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 3f
 * invalid
**/
bool X86Architecture::Table_sse5a_3f(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 40
 * invalid
**/
bool X86Architecture::Table_sse5a_40(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 41
 * invalid
**/
bool X86Architecture::Table_sse5a_41(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 42
 * invalid
**/
bool X86Architecture::Table_sse5a_42(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 43
 * invalid
**/
bool X86Architecture::Table_sse5a_43(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 44
 * invalid
**/
bool X86Architecture::Table_sse5a_44(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 45
 * invalid
**/
bool X86Architecture::Table_sse5a_45(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 46
 * invalid
**/
bool X86Architecture::Table_sse5a_46(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 47
 * invalid
**/
bool X86Architecture::Table_sse5a_47(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 48
 * invalid
**/
bool X86Architecture::Table_sse5a_48(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 49
 * invalid
**/
bool X86Architecture::Table_sse5a_49(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 4a
 * invalid
**/
bool X86Architecture::Table_sse5a_4a(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 4b
 * invalid
**/
bool X86Architecture::Table_sse5a_4b(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 4c
 * invalid
**/
bool X86Architecture::Table_sse5a_4c(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 4d
 * invalid
**/
bool X86Architecture::Table_sse5a_4d(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 4e
 * invalid
**/
bool X86Architecture::Table_sse5a_4e(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 4f
 * invalid
**/
bool X86Architecture::Table_sse5a_4f(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 50
 * invalid
**/
bool X86Architecture::Table_sse5a_50(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 51
 * invalid
**/
bool X86Architecture::Table_sse5a_51(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 52
 * invalid
**/
bool X86Architecture::Table_sse5a_52(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 53
 * invalid
**/
bool X86Architecture::Table_sse5a_53(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 54
 * invalid
**/
bool X86Architecture::Table_sse5a_54(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 55
 * invalid
**/
bool X86Architecture::Table_sse5a_55(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 56
 * invalid
**/
bool X86Architecture::Table_sse5a_56(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 57
 * invalid
**/
bool X86Architecture::Table_sse5a_57(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 58
 * invalid
**/
bool X86Architecture::Table_sse5a_58(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 59
 * invalid
**/
bool X86Architecture::Table_sse5a_59(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 5a
 * invalid
**/
bool X86Architecture::Table_sse5a_5a(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 5b
 * invalid
**/
bool X86Architecture::Table_sse5a_5b(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 5c
 * invalid
**/
bool X86Architecture::Table_sse5a_5c(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 5d
 * invalid
**/
bool X86Architecture::Table_sse5a_5d(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 5e
 * invalid
**/
bool X86Architecture::Table_sse5a_5e(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 5f
 * invalid
**/
bool X86Architecture::Table_sse5a_5f(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 60
 * invalid
**/
bool X86Architecture::Table_sse5a_60(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 61
 * invalid
**/
bool X86Architecture::Table_sse5a_61(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 62
 * invalid
**/
bool X86Architecture::Table_sse5a_62(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 63
 * invalid
**/
bool X86Architecture::Table_sse5a_63(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 64
 * invalid
**/
bool X86Architecture::Table_sse5a_64(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 65
 * invalid
**/
bool X86Architecture::Table_sse5a_65(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 66
 * invalid
**/
bool X86Architecture::Table_sse5a_66(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 67
 * invalid
**/
bool X86Architecture::Table_sse5a_67(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 68
 * invalid
**/
bool X86Architecture::Table_sse5a_68(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 69
 * invalid
**/
bool X86Architecture::Table_sse5a_69(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 6a
 * invalid
**/
bool X86Architecture::Table_sse5a_6a(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 6b
 * invalid
**/
bool X86Architecture::Table_sse5a_6b(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 6c
 * invalid
**/
bool X86Architecture::Table_sse5a_6c(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 6d
 * invalid
**/
bool X86Architecture::Table_sse5a_6d(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 6e
 * invalid
**/
bool X86Architecture::Table_sse5a_6e(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 6f
 * invalid
**/
bool X86Architecture::Table_sse5a_6f(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 70
 * invalid
**/
bool X86Architecture::Table_sse5a_70(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 71
 * invalid
**/
bool X86Architecture::Table_sse5a_71(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 72
 * invalid
**/
bool X86Architecture::Table_sse5a_72(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 73
 * invalid
**/
bool X86Architecture::Table_sse5a_73(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 74
 * invalid
**/
bool X86Architecture::Table_sse5a_74(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 75
 * invalid
**/
bool X86Architecture::Table_sse5a_75(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 76
 * invalid
**/
bool X86Architecture::Table_sse5a_76(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 77
 * invalid
**/
bool X86Architecture::Table_sse5a_77(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 78
 * invalid
**/
bool X86Architecture::Table_sse5a_78(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 79
 * invalid
**/
bool X86Architecture::Table_sse5a_79(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 7a
 * invalid
**/
bool X86Architecture::Table_sse5a_7a(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 7b
 * invalid
**/
bool X86Architecture::Table_sse5a_7b(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 7c
 * invalid
**/
bool X86Architecture::Table_sse5a_7c(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 7d
 * invalid
**/
bool X86Architecture::Table_sse5a_7d(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 7e
 * invalid
**/
bool X86Architecture::Table_sse5a_7e(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 7f
 * invalid
**/
bool X86Architecture::Table_sse5a_7f(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 80
 * invalid
**/
bool X86Architecture::Table_sse5a_80(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 81
 * invalid
**/
bool X86Architecture::Table_sse5a_81(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 82
 * invalid
**/
bool X86Architecture::Table_sse5a_82(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 83
 * invalid
**/
bool X86Architecture::Table_sse5a_83(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 84
 * invalid
**/
bool X86Architecture::Table_sse5a_84(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 85
 * invalid
**/
bool X86Architecture::Table_sse5a_85(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 86
 * invalid
**/
bool X86Architecture::Table_sse5a_86(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 87
 * invalid
**/
bool X86Architecture::Table_sse5a_87(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 88
 * invalid
**/
bool X86Architecture::Table_sse5a_88(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 89
 * invalid
**/
bool X86Architecture::Table_sse5a_89(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 8a
 * invalid
**/
bool X86Architecture::Table_sse5a_8a(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 8b
 * invalid
**/
bool X86Architecture::Table_sse5a_8b(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 8c
 * invalid
**/
bool X86Architecture::Table_sse5a_8c(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 8d
 * invalid
**/
bool X86Architecture::Table_sse5a_8d(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 8e
 * invalid
**/
bool X86Architecture::Table_sse5a_8e(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 8f
 * invalid
**/
bool X86Architecture::Table_sse5a_8f(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 90
 * invalid
**/
bool X86Architecture::Table_sse5a_90(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 91
 * invalid
**/
bool X86Architecture::Table_sse5a_91(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 92
 * invalid
**/
bool X86Architecture::Table_sse5a_92(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 93
 * invalid
**/
bool X86Architecture::Table_sse5a_93(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 94
 * invalid
**/
bool X86Architecture::Table_sse5a_94(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 95
 * invalid
**/
bool X86Architecture::Table_sse5a_95(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 96
 * invalid
**/
bool X86Architecture::Table_sse5a_96(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 97
 * invalid
**/
bool X86Architecture::Table_sse5a_97(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 98
 * invalid
**/
bool X86Architecture::Table_sse5a_98(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 99
 * invalid
**/
bool X86Architecture::Table_sse5a_99(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 9a
 * invalid
**/
bool X86Architecture::Table_sse5a_9a(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 9b
 * invalid
**/
bool X86Architecture::Table_sse5a_9b(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 9c
 * invalid
**/
bool X86Architecture::Table_sse5a_9c(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 9d
 * invalid
**/
bool X86Architecture::Table_sse5a_9d(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 9e
 * invalid
**/
bool X86Architecture::Table_sse5a_9e(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: 9f
 * invalid
**/
bool X86Architecture::Table_sse5a_9f(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: a0
 * invalid
**/
bool X86Architecture::Table_sse5a_a0(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: a1
 * invalid
**/
bool X86Architecture::Table_sse5a_a1(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: a2
 * invalid
**/
bool X86Architecture::Table_sse5a_a2(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: a3
 * invalid
**/
bool X86Architecture::Table_sse5a_a3(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: a4
 * invalid
**/
bool X86Architecture::Table_sse5a_a4(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: a5
 * invalid
**/
bool X86Architecture::Table_sse5a_a5(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: a6
 * invalid
**/
bool X86Architecture::Table_sse5a_a6(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: a7
 * invalid
**/
bool X86Architecture::Table_sse5a_a7(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: a8
 * invalid
**/
bool X86Architecture::Table_sse5a_a8(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: a9
 * invalid
**/
bool X86Architecture::Table_sse5a_a9(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: aa
 * invalid
**/
bool X86Architecture::Table_sse5a_aa(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ab
 * invalid
**/
bool X86Architecture::Table_sse5a_ab(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ac
 * invalid
**/
bool X86Architecture::Table_sse5a_ac(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ad
 * invalid
**/
bool X86Architecture::Table_sse5a_ad(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ae
 * invalid
**/
bool X86Architecture::Table_sse5a_ae(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: af
 * invalid
**/
bool X86Architecture::Table_sse5a_af(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: b0
 * invalid
**/
bool X86Architecture::Table_sse5a_b0(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: b1
 * invalid
**/
bool X86Architecture::Table_sse5a_b1(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: b2
 * invalid
**/
bool X86Architecture::Table_sse5a_b2(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: b3
 * invalid
**/
bool X86Architecture::Table_sse5a_b3(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: b4
 * invalid
**/
bool X86Architecture::Table_sse5a_b4(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: b5
 * invalid
**/
bool X86Architecture::Table_sse5a_b5(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: b6
 * invalid
**/
bool X86Architecture::Table_sse5a_b6(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: b7
 * invalid
**/
bool X86Architecture::Table_sse5a_b7(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: b8
 * invalid
**/
bool X86Architecture::Table_sse5a_b8(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: b9
 * invalid
**/
bool X86Architecture::Table_sse5a_b9(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ba
 * invalid
**/
bool X86Architecture::Table_sse5a_ba(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: bb
 * invalid
**/
bool X86Architecture::Table_sse5a_bb(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: bc
 * invalid
**/
bool X86Architecture::Table_sse5a_bc(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: bd
 * invalid
**/
bool X86Architecture::Table_sse5a_bd(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: be
 * invalid
**/
bool X86Architecture::Table_sse5a_be(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: bf
 * invalid
**/
bool X86Architecture::Table_sse5a_bf(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: c0
 * invalid
**/
bool X86Architecture::Table_sse5a_c0(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: c1
 * invalid
**/
bool X86Architecture::Table_sse5a_c1(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: c2
 * invalid
**/
bool X86Architecture::Table_sse5a_c2(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: c3
 * invalid
**/
bool X86Architecture::Table_sse5a_c3(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: c4
 * invalid
**/
bool X86Architecture::Table_sse5a_c4(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: c5
 * invalid
**/
bool X86Architecture::Table_sse5a_c5(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: c6
 * invalid
**/
bool X86Architecture::Table_sse5a_c6(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: c7
 * invalid
**/
bool X86Architecture::Table_sse5a_c7(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: c8
 * invalid
**/
bool X86Architecture::Table_sse5a_c8(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: c9
 * invalid
**/
bool X86Architecture::Table_sse5a_c9(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ca
 * invalid
**/
bool X86Architecture::Table_sse5a_ca(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: cb
 * invalid
**/
bool X86Architecture::Table_sse5a_cb(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: cc
 * invalid
**/
bool X86Architecture::Table_sse5a_cc(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: cd
 * invalid
**/
bool X86Architecture::Table_sse5a_cd(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ce
 * invalid
**/
bool X86Architecture::Table_sse5a_ce(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: cf
 * invalid
**/
bool X86Architecture::Table_sse5a_cf(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: d0
 * invalid
**/
bool X86Architecture::Table_sse5a_d0(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: d1
 * invalid
**/
bool X86Architecture::Table_sse5a_d1(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: d2
 * invalid
**/
bool X86Architecture::Table_sse5a_d2(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: d3
 * invalid
**/
bool X86Architecture::Table_sse5a_d3(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: d4
 * invalid
**/
bool X86Architecture::Table_sse5a_d4(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: d5
 * invalid
**/
bool X86Architecture::Table_sse5a_d5(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: d6
 * invalid
**/
bool X86Architecture::Table_sse5a_d6(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: d7
 * invalid
**/
bool X86Architecture::Table_sse5a_d7(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: d8
 * invalid
**/
bool X86Architecture::Table_sse5a_d8(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: d9
 * invalid
**/
bool X86Architecture::Table_sse5a_d9(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: da
 * invalid
**/
bool X86Architecture::Table_sse5a_da(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: db
 * invalid
**/
bool X86Architecture::Table_sse5a_db(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: dc
 * invalid
**/
bool X86Architecture::Table_sse5a_dc(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: dd
 * invalid
**/
bool X86Architecture::Table_sse5a_dd(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: de
 * invalid
**/
bool X86Architecture::Table_sse5a_de(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: df
 * invalid
**/
bool X86Architecture::Table_sse5a_df(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: e0
 * invalid
**/
bool X86Architecture::Table_sse5a_e0(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: e1
 * invalid
**/
bool X86Architecture::Table_sse5a_e1(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: e2
 * invalid
**/
bool X86Architecture::Table_sse5a_e2(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: e3
 * invalid
**/
bool X86Architecture::Table_sse5a_e3(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: e4
 * invalid
**/
bool X86Architecture::Table_sse5a_e4(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: e5
 * invalid
**/
bool X86Architecture::Table_sse5a_e5(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: e6
 * invalid
**/
bool X86Architecture::Table_sse5a_e6(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: e7
 * invalid
**/
bool X86Architecture::Table_sse5a_e7(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: e8
 * invalid
**/
bool X86Architecture::Table_sse5a_e8(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: e9
 * invalid
**/
bool X86Architecture::Table_sse5a_e9(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ea
 * invalid
**/
bool X86Architecture::Table_sse5a_ea(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: eb
 * invalid
**/
bool X86Architecture::Table_sse5a_eb(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ec
 * invalid
**/
bool X86Architecture::Table_sse5a_ec(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ed
 * invalid
**/
bool X86Architecture::Table_sse5a_ed(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ee
 * invalid
**/
bool X86Architecture::Table_sse5a_ee(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ef
 * invalid
**/
bool X86Architecture::Table_sse5a_ef(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: f0
 * invalid
**/
bool X86Architecture::Table_sse5a_f0(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: f1
 * invalid
**/
bool X86Architecture::Table_sse5a_f1(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: f2
 * invalid
**/
bool X86Architecture::Table_sse5a_f2(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: f3
 * invalid
**/
bool X86Architecture::Table_sse5a_f3(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: f4
 * invalid
**/
bool X86Architecture::Table_sse5a_f4(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: f5
 * invalid
**/
bool X86Architecture::Table_sse5a_f5(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: f6
 * invalid
**/
bool X86Architecture::Table_sse5a_f6(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: f7
 * invalid
**/
bool X86Architecture::Table_sse5a_f7(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: f8
 * invalid
**/
bool X86Architecture::Table_sse5a_f8(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: f9
 * invalid
**/
bool X86Architecture::Table_sse5a_f9(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: fa
 * invalid
**/
bool X86Architecture::Table_sse5a_fa(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: fb
 * invalid
**/
bool X86Architecture::Table_sse5a_fb(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: fc
 * invalid
**/
bool X86Architecture::Table_sse5a_fc(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: fd
 * invalid
**/
bool X86Architecture::Table_sse5a_fd(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: fe
 * invalid
**/
bool X86Architecture::Table_sse5a_fe(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * opcode: ff
 * invalid
**/
bool X86Architecture::Table_sse5a_ff(BinaryStream const& rBinStrm, TOffset Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

