{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697217685398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697217685398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 10:21:25 2023 " "Processing started: Fri Oct 13 10:21:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697217685398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697217685398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficlightsFinal -c TrafficlightsFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficlightsFinal -c TrafficlightsFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697217685398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697217685962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697217685962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/trafficlight/trafficdecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /trafficlight/trafficdecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficDecoder " "Found entity 1: TrafficDecoder" {  } { { "../TrafficLight/TrafficDecoder.bdf" "" { Schematic "E:/TrafficLight/TrafficDecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697217691277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697217691277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/freqdivider/freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /freqdivider/freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDivider-FreqBehavior " "Found design unit 1: FreqDivider-FreqBehavior" {  } { { "../FreqDivider/FreqDivider.vhd" "" { Text "E:/FreqDivider/FreqDivider.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697217691545 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "../FreqDivider/FreqDivider.vhd" "" { Text "E:/FreqDivider/FreqDivider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697217691545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697217691545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/timer/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /timer/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-TimerCounter " "Found design unit 1: Timer-TimerCounter" {  } { { "../Timer/Timer.vhd" "" { Text "E:/Timer/Timer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697217691547 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "../Timer/Timer.vhd" "" { Text "E:/Timer/Timer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697217691547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697217691547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sequentiallogic/sequentiallogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sequentiallogic/sequentiallogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SequentialLogic-SequenceBehavior " "Found design unit 1: SequentialLogic-SequenceBehavior" {  } { { "../SequentialLogic/SequentialLogic.vhd" "" { Text "E:/SequentialLogic/SequentialLogic.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697217691556 ""} { "Info" "ISGN_ENTITY_NAME" "1 SequentialLogic " "Found entity 1: SequentialLogic" {  } { { "../SequentialLogic/SequentialLogic.vhd" "" { Text "E:/SequentialLogic/SequentialLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697217691556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697217691556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/triggerlogic/triggerlogic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /triggerlogic/triggerlogic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Triggerlogic " "Found entity 1: Triggerlogic" {  } { { "../Triggerlogic/Triggerlogic.bdf" "" { Schematic "E:/Triggerlogic/Triggerlogic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697217691557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697217691557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lightdecoder/lightdeocder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /lightdecoder/lightdeocder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LightDeocder " "Found entity 1: LightDeocder" {  } { { "../LightDecoder/LightDeocder.bdf" "" { Schematic "E:/LightDecoder/LightDeocder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697217691558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697217691558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/squenblock/sequentialblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /squenblock/sequentialblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SequentialBlock " "Found entity 1: SequentialBlock" {  } { { "../Squenblock/SequentialBlock.bdf" "" { Schematic "E:/Squenblock/SequentialBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697217691559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697217691559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/timer circuits/timercircuits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /timer circuits/timercircuits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerCircuits-TimerBehavior " "Found design unit 1: TimerCircuits-TimerBehavior" {  } { { "../Timer Circuits/TimerCircuits.vhd" "" { Text "E:/Timer Circuits/TimerCircuits.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697217691561 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerCircuits " "Found entity 1: TimerCircuits" {  } { { "../Timer Circuits/TimerCircuits.vhd" "" { Text "E:/Timer Circuits/TimerCircuits.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697217691561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697217691561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/trafficfinal/trafficfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /trafficfinal/trafficfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficFinal " "Found entity 1: TrafficFinal" {  } { { "../TrafficFinal/TrafficFinal.bdf" "" { Schematic "E:/TrafficFinal/TrafficFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697217691562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697217691562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlightsfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trafficlightsfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficlightsFinal " "Found entity 1: TrafficlightsFinal" {  } { { "TrafficlightsFinal.bdf" "" { Schematic "E:/Trafficlights/TrafficlightsFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697217691565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697217691565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficlightsFinal " "Elaborating entity \"TrafficlightsFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697217691713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TrafficFinal TrafficFinal:inst4 " "Elaborating entity \"TrafficFinal\" for hierarchy \"TrafficFinal:inst4\"" {  } { { "TrafficlightsFinal.bdf" "inst4" { Schematic "E:/Trafficlights/TrafficlightsFinal.bdf" { { 72 632 816 272 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697217691714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LightDeocder TrafficFinal:inst4\|LightDeocder:inst " "Elaborating entity \"LightDeocder\" for hierarchy \"TrafficFinal:inst4\|LightDeocder:inst\"" {  } { { "../TrafficFinal/TrafficFinal.bdf" "inst" { Schematic "E:/TrafficFinal/TrafficFinal.bdf" { { 128 392 488 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697217691715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TrafficDecoder TrafficFinal:inst4\|TrafficDecoder:inst2 " "Elaborating entity \"TrafficDecoder\" for hierarchy \"TrafficFinal:inst4\|TrafficDecoder:inst2\"" {  } { { "../TrafficFinal/TrafficFinal.bdf" "inst2" { Schematic "E:/TrafficFinal/TrafficFinal.bdf" { { 144 152 248 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697217691747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Triggerlogic TrafficFinal:inst4\|Triggerlogic:inst7 " "Elaborating entity \"Triggerlogic\" for hierarchy \"TrafficFinal:inst4\|Triggerlogic:inst7\"" {  } { { "../TrafficFinal/TrafficFinal.bdf" "inst7" { Schematic "E:/TrafficFinal/TrafficFinal.bdf" { { 312 232 408 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697217691763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequentialBlock SequentialBlock:inst " "Elaborating entity \"SequentialBlock\" for hierarchy \"SequentialBlock:inst\"" {  } { { "TrafficlightsFinal.bdf" "inst" { Schematic "E:/Trafficlights/TrafficlightsFinal.bdf" { { 64 328 480 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697217691802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequentialLogic SequentialBlock:inst\|SequentialLogic:inst2 " "Elaborating entity \"SequentialLogic\" for hierarchy \"SequentialBlock:inst\|SequentialLogic:inst2\"" {  } { { "../Squenblock/SequentialBlock.bdf" "inst2" { Schematic "E:/Squenblock/SequentialBlock.bdf" { { 136 96 224 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697217691802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerCircuits TimerCircuits:inst6 " "Elaborating entity \"TimerCircuits\" for hierarchy \"TimerCircuits:inst6\"" {  } { { "TrafficlightsFinal.bdf" "inst6" { Schematic "E:/Trafficlights/TrafficlightsFinal.bdf" { { 280 328 480 392 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697217691848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer TimerCircuits:inst6\|Timer:TLong " "Elaborating entity \"Timer\" for hierarchy \"TimerCircuits:inst6\|Timer:TLong\"" {  } { { "../Timer Circuits/TimerCircuits.vhd" "TLong" { Text "E:/Timer Circuits/TimerCircuits.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697217691848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqDivider FreqDivider:inst5 " "Elaborating entity \"FreqDivider\" for hierarchy \"FreqDivider:inst5\"" {  } { { "TrafficlightsFinal.bdf" "inst5" { Schematic "E:/Trafficlights/TrafficlightsFinal.bdf" { { 288 64 208 368 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697217691864 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697217692679 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697217693441 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697217693441 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697217693808 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697217693808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697217693808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697217693808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697217694979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 10:21:34 2023 " "Processing ended: Fri Oct 13 10:21:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697217694979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697217694979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697217694979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697217694979 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1697217696331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697217696333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 10:21:35 2023 " "Processing started: Fri Oct 13 10:21:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697217696333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1697217696333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TrafficlightsFinal -c TrafficlightsFinal " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TrafficlightsFinal -c TrafficlightsFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1697217696333 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1697217696464 ""}
{ "Info" "0" "" "Project  = TrafficlightsFinal" {  } {  } 0 0 "Project  = TrafficlightsFinal" 0 0 "Fitter" 0 0 1697217696464 ""}
{ "Info" "0" "" "Revision = TrafficlightsFinal" {  } {  } 0 0 "Revision = TrafficlightsFinal" 0 0 "Fitter" 0 0 1697217696464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1697217696621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1697217696621 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TrafficlightsFinal 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"TrafficlightsFinal\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1697217696621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697217696652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697217696652 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1697217696960 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1697217696976 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1697217697205 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1697217704481 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLKIN~inputCLKENA0 34 global CLKCTRL_G6 " "CLKIN~inputCLKENA0 with 34 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1697217704527 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1697217704527 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697217704527 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1697217704527 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697217704527 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697217704527 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1697217704527 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1697217704527 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1697217704527 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TrafficlightsFinal.sdc " "Synopsys Design Constraints File file not found: 'TrafficlightsFinal.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1697217704926 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1697217704926 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1697217704926 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1697217704926 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1697217704926 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1697217704926 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1697217704926 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1697217704926 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697217704951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1697217708076 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1697217708165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697217709232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1697217710226 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1697217711349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697217711349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1697217712069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "E:/Trafficlights/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1697217714548 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1697217714548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1697217715644 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1697217715644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697217715644 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1697217717093 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697217717124 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697217717322 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697217717322 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697217717513 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697217718906 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Trafficlights/output_files/TrafficlightsFinal.fit.smsg " "Generated suppressed messages file E:/Trafficlights/output_files/TrafficlightsFinal.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1697217719277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6756 " "Peak virtual memory: 6756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697217748292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 10:22:28 2023 " "Processing ended: Fri Oct 13 10:22:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697217748292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697217748292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697217748292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1697217748292 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1697217750558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697217750565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 10:22:30 2023 " "Processing started: Fri Oct 13 10:22:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697217750565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1697217750565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TrafficlightsFinal -c TrafficlightsFinal " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TrafficlightsFinal -c TrafficlightsFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1697217750565 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1697217751710 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1697217755049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697217788094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 10:23:08 2023 " "Processing ended: Fri Oct 13 10:23:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697217788094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697217788094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697217788094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1697217788094 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1697217788886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1697217789407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697217789407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 10:23:09 2023 " "Processing started: Fri Oct 13 10:23:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697217789407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1697217789407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TrafficlightsFinal -c TrafficlightsFinal " "Command: quartus_sta TrafficlightsFinal -c TrafficlightsFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1697217789407 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1697217789547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1697217790169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1697217790169 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697217790196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697217790196 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TrafficlightsFinal.sdc " "Synopsys Design Constraints File file not found: 'TrafficlightsFinal.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1697217790716 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1697217790716 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLKIN CLKIN " "create_clock -period 1.000 -name CLKIN CLKIN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697217790716 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FreqDivider:inst5\|clkOut FreqDivider:inst5\|clkOut " "create_clock -period 1.000 -name FreqDivider:inst5\|clkOut FreqDivider:inst5\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697217790716 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697217790716 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1697217790716 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697217790778 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1697217790778 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697217790851 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697217790924 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697217790924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.856 " "Worst-case setup slack is -5.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217790971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217790971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.856            -119.402 CLKIN  " "   -5.856            -119.402 CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217790971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.636             -50.686 FreqDivider:inst5\|clkOut  " "   -4.636             -50.686 FreqDivider:inst5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217790971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697217790971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.377 " "Worst-case hold slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217791003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217791003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 CLKIN  " "    0.377               0.000 CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217791003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.743               0.000 FreqDivider:inst5\|clkOut  " "    0.743               0.000 FreqDivider:inst5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217791003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697217791003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697217791050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697217791097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.515 " "Worst-case minimum pulse width slack is -0.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217791128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217791128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.515             -23.746 CLKIN  " "   -0.515             -23.746 CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217791128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.356 FreqDivider:inst5\|clkOut  " "   -0.394              -6.356 FreqDivider:inst5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217791128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697217791128 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697217791184 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697217791205 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697217791766 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697217791928 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697217791964 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697217791964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.901 " "Worst-case setup slack is -5.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217792011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217792011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.901            -117.710 CLKIN  " "   -5.901            -117.710 CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217792011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.837             -52.642 FreqDivider:inst5\|clkOut  " "   -4.837             -52.642 FreqDivider:inst5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217792011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697217792011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.195 " "Worst-case hold slack is 0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217792058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217792058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 CLKIN  " "    0.195               0.000 CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217792058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.692               0.000 FreqDivider:inst5\|clkOut  " "    0.692               0.000 FreqDivider:inst5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217792058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697217792058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697217792105 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697217792136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.497 " "Worst-case minimum pulse width slack is -0.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217792199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217792199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.497             -25.559 CLKIN  " "   -0.497             -25.559 CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217792199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.276 FreqDivider:inst5\|clkOut  " "   -0.394              -6.276 FreqDivider:inst5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217792199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697217792199 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697217792257 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697217792554 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697217792995 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697217793573 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697217793573 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697217793573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.335 " "Worst-case setup slack is -3.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217793620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217793620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.335             -53.516 CLKIN  " "   -3.335             -53.516 CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217793620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.249             -24.822 FreqDivider:inst5\|clkOut  " "   -2.249             -24.822 FreqDivider:inst5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217793620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697217793620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.198 " "Worst-case hold slack is 0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217793667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217793667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 CLKIN  " "    0.198               0.000 CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217793667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 FreqDivider:inst5\|clkOut  " "    0.357               0.000 FreqDivider:inst5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217793667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697217793667 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697217793714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697217793747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.486 " "Worst-case minimum pulse width slack is -0.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217793793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217793793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.486              -4.465 CLKIN  " "   -0.486              -4.465 CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217793793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 FreqDivider:inst5\|clkOut  " "    0.107               0.000 FreqDivider:inst5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217793793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697217793793 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697217793838 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697217809230 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697217809232 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697217809232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.008 " "Worst-case setup slack is -3.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217815080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217815080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.008             -46.116 CLKIN  " "   -3.008             -46.116 CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217815080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.208             -24.270 FreqDivider:inst5\|clkOut  " "   -2.208             -24.270 FreqDivider:inst5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217815080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697217815080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217819240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217819240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 CLKIN  " "    0.142               0.000 CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217819240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 FreqDivider:inst5\|clkOut  " "    0.329               0.000 FreqDivider:inst5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217819240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697217819240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697217820962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697217820994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.452 " "Worst-case minimum pulse width slack is -0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217821044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217821044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452              -4.297 CLKIN  " "   -0.452              -4.297 CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217821044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 FreqDivider:inst5\|clkOut  " "    0.118               0.000 FreqDivider:inst5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697217821044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697217821044 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697217850805 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697217850805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5163 " "Peak virtual memory: 5163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697217851786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 10:24:11 2023 " "Processing ended: Fri Oct 13 10:24:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697217851786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697217851786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697217851786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1697217851786 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1697217853001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697217853001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 10:24:12 2023 " "Processing started: Fri Oct 13 10:24:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697217853001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1697217853001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TrafficlightsFinal -c TrafficlightsFinal " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TrafficlightsFinal -c TrafficlightsFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1697217853001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1697217853883 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TrafficlightsFinal.vho E:/Trafficlights/simulation/modelsim/ simulation " "Generated file TrafficlightsFinal.vho in folder \"E:/Trafficlights/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1697217854005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697217854219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 10:24:14 2023 " "Processing ended: Fri Oct 13 10:24:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697217854219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697217854219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697217854219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1697217854219 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus Prime Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1697217855024 ""}
