// Seed: 3299222789
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_4;
  assign id_4[1] = 1'b0 == id_1;
  wire id_5 = id_5;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 ();
  logic [7:0] id_1;
  wire id_2;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2
  );
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  and primCall (id_3, id_4, id_1, id_2);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  wire id_6;
endmodule
