{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650666677220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650666677236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 22 17:31:17 2022 " "Processing started: Fri Apr 22 17:31:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650666677236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650666677236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650666677236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650666677626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650666677626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650666682204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650666682204 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650666682532 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 544 112 184 544 "" "" } { 544 112 112 672 "" "" } { 496 1032 1056 513 "S3" "" } { 656 112 1056 673 "datab\[3..0\]" "" } { 544 1056 1056 560 "" "" } { 560 1056 1056 576 "" "" } { 512 1056 1056 544 "" "" } { 576 1056 1056 672 "" "" } { 528 1032 1056 545 "S2" "" } { 544 1032 1056 561 "S1" "" } { 560 1032 1056 577 "S0" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1650666682844 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Lab12/final/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650666683078 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1650666683078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst2 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst2\"" {  } { { "final.bdf" "inst2" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 32 928 1040 208 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650666683078 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.v 1 1 " "Using design file regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/final/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650666683313 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1650666683313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EN2 regfile.v(19) " "Verilog HDL Implicit Net warning at regfile.v(19): created implicit net for \"EN2\"" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/final/regfile.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650666683313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst\"" {  } { { "final.bdf" "inst" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 144 440 648 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650666683313 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_3to8.v 1 1 " "Using design file decoder_3to8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3to8 " "Found entity 1: Decoder_3to8" {  } { { "decoder_3to8.v" "" { Text "U:/CPRE281/Lab12/final/decoder_3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650666683469 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1650666683469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_3to8 regfile:inst\|Decoder_3to8:Decode " "Elaborating entity \"Decoder_3to8\" for hierarchy \"regfile:inst\|Decoder_3to8:Decode\"" {  } { { "regfile.v" "Decode" { Text "U:/CPRE281/Lab12/final/regfile.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650666683469 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8_4b.v 1 1 " "Using design file mux8_4b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_4b " "Found entity 1: mux8_4b" {  } { { "mux8_4b.v" "" { Text "U:/CPRE281/Lab12/final/mux8_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650666683609 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1650666683609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_4b regfile:inst\|mux8_4b:PMUX " "Elaborating entity \"mux8_4b\" for hierarchy \"regfile:inst\|mux8_4b:PMUX\"" {  } { { "regfile.v" "PMUX" { Text "U:/CPRE281/Lab12/final/regfile.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650666683609 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "S2 mux8_4b.v(11) " "Verilog HDL Always Construct warning at mux8_4b.v(11): variable \"S2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_4b.v" "" { Text "U:/CPRE281/Lab12/final/mux8_4b.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650666683641 "|final|regfile:inst|mux8_4b:PMUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "S1 mux8_4b.v(11) " "Verilog HDL Always Construct warning at mux8_4b.v(11): variable \"S1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_4b.v" "" { Text "U:/CPRE281/Lab12/final/mux8_4b.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650666683656 "|final|regfile:inst|mux8_4b:PMUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "S0 mux8_4b.v(11) " "Verilog HDL Always Construct warning at mux8_4b.v(11): variable \"S0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_4b.v" "" { Text "U:/CPRE281/Lab12/final/mux8_4b.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650666683656 "|final|regfile:inst|mux8_4b:PMUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst5 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst5\"" {  } { { "final.bdf" "inst5" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 480 184 296 568 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650666683688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst5 " "Elaborated megafunction instantiation \"BUSMUX:inst5\"" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 480 184 296 568 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650666683734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst5 " "Instantiated megafunction \"BUSMUX:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650666683734 ""}  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 480 184 296 568 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650666683734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst5\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst5\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650666683781 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst5\|lpm_mux:\$00000 BUSMUX:inst5 " "Elaborated megafunction instantiation \"BUSMUX:inst5\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst5\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 480 184 296 568 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650666683844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "U:/CPRE281/Lab12/final/db/mux_arc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650666683984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650666683984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc BUSMUX:inst5\|lpm_mux:\$00000\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"BUSMUX:inst5\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650666683984 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder_4bit.v 1 1 " "Using design file adder_4bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.v" "" { Text "U:/CPRE281/Lab12/final/adder_4bit.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650666684219 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1650666684219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit adder_4bit:inst4 " "Elaborating entity \"adder_4bit\" for hierarchy \"adder_4bit:inst4\"" {  } { { "final.bdf" "inst4" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 464 936 1032 656 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650666684219 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa.v 1 1 " "Using design file fa.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.v" "" { Text "U:/CPRE281/Lab12/final/fa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650666684390 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1650666684390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA adder_4bit:inst4\|FA:b2v_inst " "Elaborating entity \"FA\" for hierarchy \"adder_4bit:inst4\|FA:b2v_inst\"" {  } { { "adder_4bit.v" "b2v_inst" { Text "U:/CPRE281/Lab12/final/adder_4bit.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650666684406 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA0\[3\] " "Net \"regfile:inst\|DATA0\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA0\[3\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA0\[2\] " "Net \"regfile:inst\|DATA0\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA0\[2\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA0\[1\] " "Net \"regfile:inst\|DATA0\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA0\[1\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA0\[0\] " "Net \"regfile:inst\|DATA0\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA0\[0\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA1\[3\] " "Net \"regfile:inst\|DATA1\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA1\[3\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA1\[2\] " "Net \"regfile:inst\|DATA1\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA1\[2\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA1\[1\] " "Net \"regfile:inst\|DATA1\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA1\[1\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA1\[0\] " "Net \"regfile:inst\|DATA1\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA1\[0\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA2\[3\] " "Net \"regfile:inst\|DATA2\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA2\[3\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA2\[2\] " "Net \"regfile:inst\|DATA2\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA2\[2\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA2\[1\] " "Net \"regfile:inst\|DATA2\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA2\[1\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA2\[0\] " "Net \"regfile:inst\|DATA2\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA2\[0\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA3\[3\] " "Net \"regfile:inst\|DATA3\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA3\[3\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA3\[2\] " "Net \"regfile:inst\|DATA3\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA3\[2\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA3\[1\] " "Net \"regfile:inst\|DATA3\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA3\[1\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA3\[0\] " "Net \"regfile:inst\|DATA3\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA3\[0\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA4\[3\] " "Net \"regfile:inst\|DATA4\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA4\[3\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA4\[2\] " "Net \"regfile:inst\|DATA4\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA4\[2\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA4\[1\] " "Net \"regfile:inst\|DATA4\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA4\[1\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA4\[0\] " "Net \"regfile:inst\|DATA4\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA4\[0\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA5\[3\] " "Net \"regfile:inst\|DATA5\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA5\[3\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA5\[2\] " "Net \"regfile:inst\|DATA5\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA5\[2\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA5\[1\] " "Net \"regfile:inst\|DATA5\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA5\[1\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA5\[0\] " "Net \"regfile:inst\|DATA5\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA5\[0\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA6\[3\] " "Net \"regfile:inst\|DATA6\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA6\[3\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA6\[2\] " "Net \"regfile:inst\|DATA6\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA6\[2\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA6\[1\] " "Net \"regfile:inst\|DATA6\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA6\[1\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA6\[0\] " "Net \"regfile:inst\|DATA6\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA6\[0\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA7\[3\] " "Net \"regfile:inst\|DATA7\[3\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA7\[3\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA7\[2\] " "Net \"regfile:inst\|DATA7\[2\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA7\[2\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA7\[1\] " "Net \"regfile:inst\|DATA7\[1\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA7\[1\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regfile:inst\|DATA7\[0\] " "Net \"regfile:inst\|DATA7\[0\]\" is missing source, defaulting to GND" {  } { { "regfile.v" "DATA7\[0\]" { Text "U:/CPRE281/Lab12/final/regfile.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650666684594 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1650666684594 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650666685109 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A0 GND " "Pin \"A0\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 56 1040 1216 72 "A0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650666685125 "|final|A0"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1 GND " "Pin \"A1\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 72 1040 1216 88 "A1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650666685125 "|final|A1"} { "Warning" "WMLS_MLS_STUCK_PIN" "A2 GND " "Pin \"A2\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 88 1040 1216 104 "A2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650666685125 "|final|A2"} { "Warning" "WMLS_MLS_STUCK_PIN" "A3 GND " "Pin \"A3\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 104 1040 1216 120 "A3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650666685125 "|final|A3"} { "Warning" "WMLS_MLS_STUCK_PIN" "A4 GND " "Pin \"A4\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 120 1040 1216 136 "A4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650666685125 "|final|A4"} { "Warning" "WMLS_MLS_STUCK_PIN" "A5 GND " "Pin \"A5\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 136 1040 1216 152 "A5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650666685125 "|final|A5"} { "Warning" "WMLS_MLS_STUCK_PIN" "A6 VCC " "Pin \"A6\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 152 1040 1216 168 "A6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650666685125 "|final|A6"} { "Warning" "WMLS_MLS_STUCK_PIN" "B0 GND " "Pin \"B0\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 264 1040 1216 280 "B0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650666685125 "|final|B0"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1 GND " "Pin \"B1\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 280 1040 1216 296 "B1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650666685125 "|final|B1"} { "Warning" "WMLS_MLS_STUCK_PIN" "B2 GND " "Pin \"B2\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 296 1040 1216 312 "B2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650666685125 "|final|B2"} { "Warning" "WMLS_MLS_STUCK_PIN" "B3 GND " "Pin \"B3\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 312 1040 1216 328 "B3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650666685125 "|final|B3"} { "Warning" "WMLS_MLS_STUCK_PIN" "B4 GND " "Pin \"B4\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 328 1040 1216 344 "B4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650666685125 "|final|B4"} { "Warning" "WMLS_MLS_STUCK_PIN" "B5 GND " "Pin \"B5\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 344 1040 1216 360 "B5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650666685125 "|final|B5"} { "Warning" "WMLS_MLS_STUCK_PIN" "B6 VCC " "Pin \"B6\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 360 1040 1216 376 "B6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650666685125 "|final|B6"} { "Warning" "WMLS_MLS_STUCK_PIN" "over GND " "Pin \"over\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 488 1032 1208 504 "over" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650666685125 "|final|over"} { "Warning" "WMLS_MLS_STUCK_PIN" "COUT GND " "Pin \"COUT\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 520 1032 1208 536 "COUT" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650666685125 "|final|COUT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650666685125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650666685781 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650666685781 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wa2 " "No output dependent on input pin \"Wa2\"" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 272 264 432 288 "Wa2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650666686109 "|final|Wa2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wa1 " "No output dependent on input pin \"Wa1\"" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 288 264 432 304 "Wa1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650666686109 "|final|Wa1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Wa0 " "No output dependent on input pin \"Wa0\"" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 304 264 432 320 "Wa0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650666686109 "|final|Wa0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WR " "No output dependent on input pin \"WR\"" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 336 272 440 352 "WR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650666686109 "|final|WR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRN " "No output dependent on input pin \"CLRN\"" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 352 272 440 368 "CLRN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650666686109 "|final|CLRN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 368 272 440 384 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650666686109 "|final|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Win " "No output dependent on input pin \"Win\"" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 568 -80 88 584 "Win" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650666686109 "|final|Win"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD_DATA\[3\] " "No output dependent on input pin \"LD_DATA\[3\]\"" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 504 -56 120 520 "LD_DATA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650666686109 "|final|LD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD_DATA\[2\] " "No output dependent on input pin \"LD_DATA\[2\]\"" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 504 -56 120 520 "LD_DATA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650666686109 "|final|LD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD_DATA\[1\] " "No output dependent on input pin \"LD_DATA\[1\]\"" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 504 -56 120 520 "LD_DATA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650666686109 "|final|LD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD_DATA\[0\] " "No output dependent on input pin \"LD_DATA\[0\]\"" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 504 -56 120 520 "LD_DATA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650666686109 "|final|LD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R02 " "No output dependent on input pin \"R02\"" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 176 264 432 192 "R02" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650666686109 "|final|R02"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R01 " "No output dependent on input pin \"R01\"" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 192 264 432 208 "R01" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650666686109 "|final|R01"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R00 " "No output dependent on input pin \"R00\"" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 208 264 432 224 "R00" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650666686109 "|final|R00"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R12 " "No output dependent on input pin \"R12\"" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 224 264 432 240 "R12" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650666686109 "|final|R12"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R11 " "No output dependent on input pin \"R11\"" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 240 264 432 256 "R11" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650666686109 "|final|R11"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R10 " "No output dependent on input pin \"R10\"" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 256 264 432 272 "R10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650666686109 "|final|R10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CTRL " "No output dependent on input pin \"CTRL\"" {  } { { "final.bdf" "" { Schematic "U:/CPRE281/Lab12/final/final.bdf" { { 584 -88 80 600 "CTRL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650666686109 "|final|CTRL"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650666686109 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650666686124 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650666686124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650666686124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650666686250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 22 17:31:26 2022 " "Processing ended: Fri Apr 22 17:31:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650666686250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650666686250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650666686250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650666686250 ""}
