`timescale 1ns / 1ps

interface fsm_if(input clk);
    logic temp;
endinterface
