vendor_name = ModelSim
source_file = 1, C:/Users/colem/Documents/VHDL-Projects/FPGAAdvancedDesign/TopLevel.vhd
source_file = 1, C:/Users/colem/Documents/VHDL-Projects/FPGAAdvancedDesign/Counter.vhd
source_file = 1, C:/Users/colem/Documents/VHDL-Projects/FPGAAdvancedDesign/ShiftRegister.vhd
source_file = 1, C:/Users/colem/Documents/VHDL-Projects/FPGAAdvancedDesign/CounterTestBench.vhd
source_file = 1, C:/Users/colem/Documents/VHDL-Projects/FPGAAdvancedDesign/ShiftRegisterTestBench.vhd
source_file = 1, C:/Users/colem/Documents/VHDL-Projects/FPGAAdvancedDesign/StateMachine.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/colem/Documents/VHDL-Projects/FPGAAdvancedDesign/db/TopLevel.cbx.xml
design_name = TopLevel
instance = comp, \LEDR[0]~output\, LEDR[0]~output, TopLevel, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, TopLevel, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, TopLevel, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, TopLevel, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, TopLevel, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, TopLevel, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, TopLevel, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, TopLevel, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, TopLevel, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, TopLevel, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, TopLevel, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, TopLevel, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, TopLevel, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, TopLevel, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, TopLevel, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, TopLevel, 1
