Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Jun 26 17:14:53 2021
| Host         : M3ENGINEERING running 64-bit major release  (build 9200)
| Command      : report_drc -file fpga_serial_acl_tester_drc_routed.rpt -pb fpga_serial_acl_tester_drc_routed.pb -rpx fpga_serial_acl_tester_drc_routed.rpx
| Design       : fpga_serial_acl_tester
| Device       : xc7a100ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

