
---------- Begin Simulation Statistics ----------
final_tick                               1069730848098                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 436269                       # Simulator instruction rate (inst/s)
host_mem_usage                              135298932                       # Number of bytes of host memory used
host_op_rate                                   511721                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 41264.76                       # Real time elapsed on the host
host_tick_rate                                2708760                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 18002521343                       # Number of instructions simulated
sim_ops                                   21116028551                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.111776                       # Number of seconds simulated
sim_ticks                                111776303462                       # Number of ticks simulated
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                          0                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu00.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu00.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu00.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.workload.numSyscalls                   8                       # Number of system calls
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                          0                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.workload.numSyscalls                6879                       # Number of system calls
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                          0                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                          0                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                          0                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                          0                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                          0                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                          0                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                          0                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                          0                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                          0                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                          0                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                          0                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                          0                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                          0                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu16.committedInsts                         0                       # Number of instructions committed
system.cpu16.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.idle_fraction                          0                       # Percentage of idle cycles
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu16.numCycles                              0                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.num_busy_cycles                        0                       # Number of busy cycles
system.cpu16.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_func_calls                         0                       # number of times a function call or return occured
system.cpu16.num_idle_cycles                        0                       # Number of idle cycles
system.cpu16.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu16.num_int_insts                          0                       # number of integer instructions
system.cpu16.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu16.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu16.num_load_insts                         0                       # Number of load instructions
system.cpu16.num_mem_refs                           0                       # number of memory refs
system.cpu16.num_store_insts                        0                       # Number of store instructions
system.cpu16.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu16.num_vec_insts                          0                       # number of vector instructions
system.cpu16.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu16.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu16.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu16.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu16.op_class::IntMult                      0                       # Class of executed instruction
system.cpu16.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu16.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu16.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu16.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu16.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu16.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu16.op_class::MemRead                      0                       # Class of executed instruction
system.cpu16.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu16.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu16.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu16.op_class::total                        0                       # Class of executed instruction
system.cpu17.committedInsts                         0                       # Number of instructions committed
system.cpu17.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.idle_fraction                          0                       # Percentage of idle cycles
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu17.numCycles                              0                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.num_busy_cycles                        0                       # Number of busy cycles
system.cpu17.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu17.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu17.num_fp_insts                           0                       # number of float instructions
system.cpu17.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu17.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu17.num_func_calls                         0                       # number of times a function call or return occured
system.cpu17.num_idle_cycles                        0                       # Number of idle cycles
system.cpu17.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu17.num_int_insts                          0                       # number of integer instructions
system.cpu17.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu17.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu17.num_load_insts                         0                       # Number of load instructions
system.cpu17.num_mem_refs                           0                       # number of memory refs
system.cpu17.num_store_insts                        0                       # Number of store instructions
system.cpu17.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu17.num_vec_insts                          0                       # number of vector instructions
system.cpu17.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu17.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu17.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu17.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu17.op_class::IntMult                      0                       # Class of executed instruction
system.cpu17.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu17.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu17.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu17.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu17.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu17.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu17.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu17.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu17.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu17.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu17.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu17.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu17.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu17.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu17.op_class::MemRead                      0                       # Class of executed instruction
system.cpu17.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu17.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu17.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu17.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu17.op_class::total                        0                       # Class of executed instruction
system.cpu18.committedInsts                         0                       # Number of instructions committed
system.cpu18.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu18.dtb.accesses                           0                       # DTB accesses
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.hits                               0                       # DTB hits
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.misses                             0                       # DTB misses
system.cpu18.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.read_accesses                      0                       # DTB read accesses
system.cpu18.dtb.read_hits                          0                       # DTB read hits
system.cpu18.dtb.read_misses                        0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu18.dtb.write_accesses                     0                       # DTB write accesses
system.cpu18.dtb.write_hits                         0                       # DTB write hits
system.cpu18.dtb.write_misses                       0                       # DTB write misses
system.cpu18.idle_fraction                          0                       # Percentage of idle cycles
system.cpu18.itb.accesses                           0                       # DTB accesses
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.hits                               0                       # DTB hits
system.cpu18.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.itb.inst_hits                          0                       # ITB inst hits
system.cpu18.itb.inst_misses                        0                       # ITB inst misses
system.cpu18.itb.misses                             0                       # DTB misses
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walks                       0                       # Table walker walks requested
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu18.numCycles                              0                       # number of cpu cycles simulated
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.num_busy_cycles                        0                       # Number of busy cycles
system.cpu18.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu18.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu18.num_fp_insts                           0                       # number of float instructions
system.cpu18.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu18.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu18.num_func_calls                         0                       # number of times a function call or return occured
system.cpu18.num_idle_cycles                        0                       # Number of idle cycles
system.cpu18.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu18.num_int_insts                          0                       # number of integer instructions
system.cpu18.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu18.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu18.num_load_insts                         0                       # Number of load instructions
system.cpu18.num_mem_refs                           0                       # number of memory refs
system.cpu18.num_store_insts                        0                       # Number of store instructions
system.cpu18.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu18.num_vec_insts                          0                       # number of vector instructions
system.cpu18.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu18.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu18.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu18.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu18.op_class::IntMult                      0                       # Class of executed instruction
system.cpu18.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu18.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu18.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu18.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu18.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu18.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu18.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu18.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu18.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu18.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu18.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu18.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu18.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu18.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu18.op_class::MemRead                      0                       # Class of executed instruction
system.cpu18.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu18.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu18.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu18.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu18.op_class::total                        0                       # Class of executed instruction
system.cpu18.workload.numSyscalls                   9                       # Number of system calls
system.cpu19.committedInsts                         0                       # Number of instructions committed
system.cpu19.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu19.dtb.accesses                           0                       # DTB accesses
system.cpu19.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.hits                               0                       # DTB hits
system.cpu19.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.dtb.inst_hits                          0                       # ITB inst hits
system.cpu19.dtb.inst_misses                        0                       # ITB inst misses
system.cpu19.dtb.misses                             0                       # DTB misses
system.cpu19.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.read_accesses                      0                       # DTB read accesses
system.cpu19.dtb.read_hits                          0                       # DTB read hits
system.cpu19.dtb.read_misses                        0                       # DTB read misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu19.dtb.write_accesses                     0                       # DTB write accesses
system.cpu19.dtb.write_hits                         0                       # DTB write hits
system.cpu19.dtb.write_misses                       0                       # DTB write misses
system.cpu19.idle_fraction                          0                       # Percentage of idle cycles
system.cpu19.itb.accesses                           0                       # DTB accesses
system.cpu19.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.hits                               0                       # DTB hits
system.cpu19.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.itb.inst_hits                          0                       # ITB inst hits
system.cpu19.itb.inst_misses                        0                       # ITB inst misses
system.cpu19.itb.misses                             0                       # DTB misses
system.cpu19.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.itb.read_accesses                      0                       # DTB read accesses
system.cpu19.itb.read_hits                          0                       # DTB read hits
system.cpu19.itb.read_misses                        0                       # DTB read misses
system.cpu19.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walks                       0                       # Table walker walks requested
system.cpu19.itb.write_accesses                     0                       # DTB write accesses
system.cpu19.itb.write_hits                         0                       # DTB write hits
system.cpu19.itb.write_misses                       0                       # DTB write misses
system.cpu19.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu19.numCycles                              0                       # number of cpu cycles simulated
system.cpu19.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu19.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu19.num_busy_cycles                        0                       # Number of busy cycles
system.cpu19.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu19.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu19.num_fp_insts                           0                       # number of float instructions
system.cpu19.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu19.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu19.num_func_calls                         0                       # number of times a function call or return occured
system.cpu19.num_idle_cycles                        0                       # Number of idle cycles
system.cpu19.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu19.num_int_insts                          0                       # number of integer instructions
system.cpu19.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu19.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu19.num_load_insts                         0                       # Number of load instructions
system.cpu19.num_mem_refs                           0                       # number of memory refs
system.cpu19.num_store_insts                        0                       # Number of store instructions
system.cpu19.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu19.num_vec_insts                          0                       # number of vector instructions
system.cpu19.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu19.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu19.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu19.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu19.op_class::IntMult                      0                       # Class of executed instruction
system.cpu19.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu19.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu19.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu19.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu19.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu19.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu19.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu19.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu19.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu19.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu19.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu19.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu19.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu19.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu19.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu19.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu19.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu19.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu19.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu19.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu19.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu19.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu19.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu19.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu19.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu19.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu19.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu19.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu19.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu19.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu19.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu19.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu19.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu19.op_class::MemRead                      0                       # Class of executed instruction
system.cpu19.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu19.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu19.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu19.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu19.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu19.op_class::total                        0                       # Class of executed instruction
system.cpu19.workload.numSyscalls                  11                       # Number of system calls
system.cpu20.committedInsts                         0                       # Number of instructions committed
system.cpu20.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu20.dtb.accesses                           0                       # DTB accesses
system.cpu20.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu20.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu20.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu20.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu20.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dtb.hits                               0                       # DTB hits
system.cpu20.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.dtb.inst_hits                          0                       # ITB inst hits
system.cpu20.dtb.inst_misses                        0                       # ITB inst misses
system.cpu20.dtb.misses                             0                       # DTB misses
system.cpu20.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.dtb.read_accesses                      0                       # DTB read accesses
system.cpu20.dtb.read_hits                          0                       # DTB read hits
system.cpu20.dtb.read_misses                        0                       # DTB read misses
system.cpu20.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu20.dtb.write_accesses                     0                       # DTB write accesses
system.cpu20.dtb.write_hits                         0                       # DTB write hits
system.cpu20.dtb.write_misses                       0                       # DTB write misses
system.cpu20.idle_fraction                          0                       # Percentage of idle cycles
system.cpu20.itb.accesses                           0                       # DTB accesses
system.cpu20.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu20.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu20.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu20.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu20.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.itb.hits                               0                       # DTB hits
system.cpu20.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.itb.inst_hits                          0                       # ITB inst hits
system.cpu20.itb.inst_misses                        0                       # ITB inst misses
system.cpu20.itb.misses                             0                       # DTB misses
system.cpu20.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.itb.read_accesses                      0                       # DTB read accesses
system.cpu20.itb.read_hits                          0                       # DTB read hits
system.cpu20.itb.read_misses                        0                       # DTB read misses
system.cpu20.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walks                       0                       # Table walker walks requested
system.cpu20.itb.write_accesses                     0                       # DTB write accesses
system.cpu20.itb.write_hits                         0                       # DTB write hits
system.cpu20.itb.write_misses                       0                       # DTB write misses
system.cpu20.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu20.numCycles                              0                       # number of cpu cycles simulated
system.cpu20.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu20.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu20.num_busy_cycles                        0                       # Number of busy cycles
system.cpu20.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu20.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu20.num_fp_insts                           0                       # number of float instructions
system.cpu20.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu20.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu20.num_func_calls                         0                       # number of times a function call or return occured
system.cpu20.num_idle_cycles                        0                       # Number of idle cycles
system.cpu20.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu20.num_int_insts                          0                       # number of integer instructions
system.cpu20.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu20.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu20.num_load_insts                         0                       # Number of load instructions
system.cpu20.num_mem_refs                           0                       # number of memory refs
system.cpu20.num_store_insts                        0                       # Number of store instructions
system.cpu20.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu20.num_vec_insts                          0                       # number of vector instructions
system.cpu20.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu20.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu20.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu20.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu20.op_class::IntMult                      0                       # Class of executed instruction
system.cpu20.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu20.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu20.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu20.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu20.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu20.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu20.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu20.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu20.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu20.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu20.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu20.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu20.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu20.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu20.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu20.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu20.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu20.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu20.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu20.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu20.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu20.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu20.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu20.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu20.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu20.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu20.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu20.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu20.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu20.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu20.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu20.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu20.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu20.op_class::MemRead                      0                       # Class of executed instruction
system.cpu20.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu20.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu20.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu20.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu20.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu20.op_class::total                        0                       # Class of executed instruction
system.cpu20.workload.numSyscalls                   7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests     16163439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7577449                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      29490091                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus00.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus00.branchPred.BTBHitPct    43.847232                       # BTB Hit Percentage
system.switch_cpus00.branchPred.BTBHits      33525061                       # Number of BTB hits
system.switch_cpus00.branchPred.BTBLookups     76458786                       # Number of BTB lookups
system.switch_cpus00.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus00.branchPred.condIncorrect        62482                       # Number of conditional branches incorrect
system.switch_cpus00.branchPred.condPredicted     68896227                       # Number of conditional branches predicted
system.switch_cpus00.branchPred.indirectHits      2021527                       # Number of indirect target hits.
system.switch_cpus00.branchPred.indirectLookups      2022198                       # Number of indirect predictor lookups.
system.switch_cpus00.branchPred.indirectMisses          671                       # Number of indirect misses.
system.switch_cpus00.branchPred.lookups      86366291                       # Number of BP lookups
system.switch_cpus00.branchPred.usedRAS       6450093                       # Number of times the RAS was used to get a target.
system.switch_cpus00.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.switch_cpus00.cc_regfile_reads       154393494                       # number of cc regfile reads
system.switch_cpus00.cc_regfile_writes      144119922                       # number of cc regfile writes
system.switch_cpus00.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus00.commit.branchMispredicts        62327                       # The number of times a branch was mispredicted
system.switch_cpus00.commit.branches         85660463                       # Number of branches committed
system.switch_cpus00.commit.bw_lim_events     28338476                       # number cycles where commit BW limit reached
system.switch_cpus00.commit.commitNonSpecStalls      4443329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus00.commit.commitSquashedInsts      1686326                       # The number of squashed insts skipped by commit
system.switch_cpus00.commit.committedInsts    401887691                       # Number of instructions committed
system.switch_cpus00.commit.committedOps    467599930                       # Number of ops (including micro ops) committed
system.switch_cpus00.commit.committed_per_cycle::samples    267801054                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::mean     1.746072                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::stdev     2.650036                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::0    145839716     54.46%     54.46% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::1     32264997     12.05%     66.51% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::2     26324205      9.83%     76.34% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::3      6635808      2.48%     78.81% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::4     16955076      6.33%     85.15% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::5      4126839      1.54%     86.69% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::6      3594767      1.34%     88.03% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::7      3721170      1.39%     89.42% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::8     28338476     10.58%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::total    267801054                       # Number of insts commited each cycle
system.switch_cpus00.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus00.commit.function_calls      6433893                       # Number of function calls committed.
system.switch_cpus00.commit.int_insts       416623367                       # Number of committed integer instructions.
system.switch_cpus00.commit.loads            90859330                       # Number of loads committed
system.switch_cpus00.commit.membars           4937010                       # Number of memory barriers committed
system.switch_cpus00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntAlu    289675992     61.95%     61.95% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntMult     18267348      3.91%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemRead     90859330     19.43%     85.29% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemWrite     68797260     14.71%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::total    467599930                       # Class of committed instruction
system.switch_cpus00.commit.refs            159656590                       # Number of memory references committed
system.switch_cpus00.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus00.commit.vec_insts         7591114                       # Number of committed Vector instructions.
system.switch_cpus00.committedInsts         401887691                       # Number of Instructions Simulated
system.switch_cpus00.committedOps           467599930                       # Number of Ops (including micro ops) Simulated
system.switch_cpus00.cpi                     0.666974                       # CPI: Cycles Per Instruction
system.switch_cpus00.cpi_total               0.666974                       # CPI: Total CPI of All Threads
system.switch_cpus00.decode.BlockedCycles    162456669                       # Number of cycles decode is blocked
system.switch_cpus00.decode.BranchMispred          160                       # Number of times decode detected a branch misprediction
system.switch_cpus00.decode.BranchResolved     33470770                       # Number of times decode resolved a branch
system.switch_cpus00.decode.DecodedInsts    470214154                       # Number of instructions handled by decode
system.switch_cpus00.decode.IdleCycles       30912424                       # Number of cycles decode is idle
system.switch_cpus00.decode.RunCycles        59382314                       # Number of cycles decode is running
system.switch_cpus00.decode.SquashCycles        65135                       # Number of cycles decode is squashing
system.switch_cpus00.decode.SquashedInsts          507                       # Number of squashed instructions handled by decode
system.switch_cpus00.decode.UnblockCycles     15227879                       # Number of cycles decode is unblocking
system.switch_cpus00.dtb.accesses                   0                       # DTB accesses
system.switch_cpus00.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.hits                       0                       # DTB hits
system.switch_cpus00.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.dtb.misses                     0                       # DTB misses
system.switch_cpus00.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.fetch.Branches          86366291                       # Number of branches that fetch encountered
system.switch_cpus00.fetch.CacheLines        56852100                       # Number of cache lines fetched
system.switch_cpus00.fetch.Cycles           211083539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus00.fetch.IcacheSquashes         6803                       # Number of outstanding Icache misses that were squashed
system.switch_cpus00.fetch.IcacheWaitRetryStallCycles          108                       # Number of stall cycles due to full MSHR
system.switch_cpus00.fetch.Insts            405062308                       # Number of instructions fetch has processed
system.switch_cpus00.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus00.fetch.SquashCycles        130580                       # Number of cycles fetch has spent squashing
system.switch_cpus00.fetch.branchRate        0.322204                       # Number of branch fetches per cycle
system.switch_cpus00.fetch.icacheStallCycles     56895484                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus00.fetch.predictedBranches     41996681                       # Number of branches that fetch has predicted taken
system.switch_cpus00.fetch.rate              1.511152                       # Number of inst fetches per cycle
system.switch_cpus00.fetch.rateDist::samples    268044428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::mean     1.757828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::stdev     2.826775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::0      173552707     64.75%     64.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::1       12429975      4.64%     69.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::2        7873139      2.94%     72.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::3       10011663      3.74%     76.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::4       14720242      5.49%     81.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::5        6875734      2.57%     84.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::6        8805285      3.29%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::7        3332074      1.24%     88.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::8       30443609     11.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::total    268044428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.idleCycles                  4261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus00.iew.branchMispredicts        93276                       # Number of branch mispredicts detected at execute
system.switch_cpus00.iew.exec_branches       85765048                       # Number of branches executed
system.switch_cpus00.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus00.iew.exec_rate           1.760506                       # Inst execution rate
system.switch_cpus00.iew.exec_refs          163392039                       # number of memory reference insts executed
system.switch_cpus00.iew.exec_stores         68890727                       # Number of stores executed
system.switch_cpus00.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus00.iew.iewBlockCycles       7034454                       # Number of cycles IEW is blocking
system.switch_cpus00.iew.iewDispLoadInsts     91185071                       # Number of dispatched load instructions
system.switch_cpus00.iew.iewDispNonSpecInsts      4458781                       # Number of dispatched non-speculative instructions
system.switch_cpus00.iew.iewDispSquashedInsts          589                       # Number of squashed instructions skipped by dispatch
system.switch_cpus00.iew.iewDispStoreInsts     69020569                       # Number of dispatched store instructions
system.switch_cpus00.iew.iewDispatchedInsts    469283085                       # Number of instructions dispatched to IQ
system.switch_cpus00.iew.iewExecLoadInsts     94501312                       # Number of load instructions executed
system.switch_cpus00.iew.iewExecSquashedInsts        58156                       # Number of squashed instructions skipped in execute
system.switch_cpus00.iew.iewExecutedInsts    471901244                       # Number of executed instructions
system.switch_cpus00.iew.iewIQFullEvents       295702                       # Number of times the IQ has become full, causing a stall
system.switch_cpus00.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus00.iew.iewLSQFullEvents       347401                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus00.iew.iewSquashCycles        65135                       # Number of cycles IEW is squashing
system.switch_cpus00.iew.iewUnblockCycles      1027959                       # Number of cycles IEW is unblocking
system.switch_cpus00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus00.iew.lsq.thread0.cacheBlocked           97                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus00.iew.lsq.thread0.forwLoads     17249363                       # Number of loads that had data forwarded from stores
system.switch_cpus00.iew.lsq.thread0.ignoredResponses          232                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.memOrderViolation         4039                       # Number of memory ordering violations
system.switch_cpus00.iew.lsq.thread0.rescheduledLoads      3456045                       # Number of loads that were rescheduled
system.switch_cpus00.iew.lsq.thread0.squashedLoads       325710                       # Number of loads squashed
system.switch_cpus00.iew.lsq.thread0.squashedStores       223296                       # Number of stores squashed
system.switch_cpus00.iew.memOrderViolationEvents         4039                       # Number of memory order violations
system.switch_cpus00.iew.predictedNotTakenIncorrect          618                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus00.iew.predictedTakenIncorrect        92658                       # Number of branches that were predicted taken incorrectly
system.switch_cpus00.iew.wb_consumers       451115719                       # num instructions consuming a value
system.switch_cpus00.iew.wb_count           468347104                       # cumulative count of insts written-back
system.switch_cpus00.iew.wb_fanout           0.576016                       # average fanout of values written-back
system.switch_cpus00.iew.wb_producers       259849918                       # num instructions producing a value
system.switch_cpus00.iew.wb_rate             1.747246                       # insts written-back per cycle
system.switch_cpus00.iew.wb_sent            468368025                       # cumulative count of insts sent to commit
system.switch_cpus00.int_regfile_reads      577101082                       # number of integer regfile reads
system.switch_cpus00.int_regfile_writes     335084099                       # number of integer regfile writes
system.switch_cpus00.ipc                     1.499309                       # IPC: Instructions Per Cycle
system.switch_cpus00.ipc_total               1.499309                       # IPC: Total IPC of All Threads
system.switch_cpus00.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntAlu    290258863     61.50%     61.50% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntMult     18269109      3.87%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMisc            2      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAddAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMisc            1      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShift            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAes            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAesMix            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdPredAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemRead     94518271     20.03%     85.40% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemWrite     68913155     14.60%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::total    471959401                       # Type of FU issued
system.switch_cpus00.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus00.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus00.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus00.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus00.iq.fu_busy_cnt           7345800                       # FU busy when requested
system.switch_cpus00.iq.fu_busy_rate         0.015564                       # FU busy rate (busy events/executed inst)
system.switch_cpus00.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntAlu        920538     12.53%     12.53% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntMult       987422     13.44%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntDiv             0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatAdd            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCmp            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCvt            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMult            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMultAcc            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatDiv            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMisc            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatSqrt            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAdd            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAddAcc            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAlu            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCmp            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCvt            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMisc            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMult            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMultAcc            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShift            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShiftAcc            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdDiv            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSqrt            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAdd            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAlu            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCmp            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCvt            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatDiv            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMisc            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMult            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatSqrt            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAdd            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAlu            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceCmp            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAes            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAesMix            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash2            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash2            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma2            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma3            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdPredAlu            0      0.00%     25.97% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemRead      2223680     30.27%     56.24% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemWrite      3214160     43.76%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.int_alu_accesses    468246868                       # Number of integer alu accesses
system.switch_cpus00.iq.int_inst_queue_reads   1197697178                       # Number of integer instruction queue reads
system.switch_cpus00.iq.int_inst_queue_wakeup_accesses    460754803                       # Number of integer instruction queue wakeup accesses
system.switch_cpus00.iq.int_inst_queue_writes    463368268                       # Number of integer instruction queue writes
system.switch_cpus00.iq.iqInstsAdded        464824303                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus00.iq.iqInstsIssued       471959401                       # Number of instructions issued
system.switch_cpus00.iq.iqNonSpecInstsAdded      4458782                       # Number of non-speculative instructions added to the IQ
system.switch_cpus00.iq.iqSquashedInstsExamined      1683002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus00.iq.iqSquashedInstsIssued         1365                       # Number of squashed instructions issued
system.switch_cpus00.iq.iqSquashedNonSpecRemoved        15453                       # Number of squashed non-spec instructions that were removed
system.switch_cpus00.iq.iqSquashedOperandsExamined      1479422                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus00.iq.issued_per_cycle::samples    268044428                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::mean     1.760751                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::stdev     2.066500                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::0    111497672     41.60%     41.60% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::1     44669614     16.67%     58.26% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::2     30603842     11.42%     69.68% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::3     24799804      9.25%     78.93% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::4     19631684      7.32%     86.26% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::5     19794755      7.38%     93.64% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::6      9154662      3.42%     97.06% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::7      3884952      1.45%     98.50% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::8      4007443      1.50%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::total    268044428                       # Number of insts issued each cycle
system.switch_cpus00.iq.rate                 1.760723                       # Inst issue rate
system.switch_cpus00.iq.vec_alu_accesses     11058333                       # Number of vector alu accesses
system.switch_cpus00.iq.vec_inst_queue_reads     21613216                       # Number of vector instruction queue reads
system.switch_cpus00.iq.vec_inst_queue_wakeup_accesses      7592301                       # Number of vector instruction queue wakeup accesses
system.switch_cpus00.iq.vec_inst_queue_writes      7601830                       # Number of vector instruction queue writes
system.switch_cpus00.itb.accesses                   0                       # DTB accesses
system.switch_cpus00.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.hits                       0                       # DTB hits
system.switch_cpus00.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.itb.misses                     0                       # DTB misses
system.switch_cpus00.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.memDep0.conflictingLoads      3412906                       # Number of conflicting loads.
system.switch_cpus00.memDep0.conflictingStores      3903700                       # Number of conflicting stores.
system.switch_cpus00.memDep0.insertedLoads     91185071                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus00.memDep0.insertedStores     69020569                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus00.misc_regfile_reads     496641128                       # number of misc regfile reads
system.switch_cpus00.misc_regfile_writes     17773284                       # number of misc regfile writes
system.switch_cpus00.numCycles              268048689                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.rename.BlockCycles      11957911                       # Number of cycles rename is blocking
system.switch_cpus00.rename.CommittedMaps    489754644                       # Number of HB maps that are committed
system.switch_cpus00.rename.IQFullEvents     18008582                       # Number of times rename has blocked due to IQ full
system.switch_cpus00.rename.IdleCycles       37349906                       # Number of cycles rename is idle
system.switch_cpus00.rename.LQFullEvents     10622091                       # Number of times rename has blocked due to LQ full
system.switch_cpus00.rename.ROBFullEvents         3398                       # Number of times rename has blocked due to ROB full
system.switch_cpus00.rename.RenameLookups    753427015                       # Number of register rename lookups that rename has made
system.switch_cpus00.rename.RenamedInsts    469729528                       # Number of instructions processed by rename
system.switch_cpus00.rename.RenamedOperands    492038586                       # Number of destination operands rename has renamed
system.switch_cpus00.rename.RunCycles        67891679                       # Number of cycles rename is running
system.switch_cpus00.rename.SQFullEvents      6449048                       # Number of times rename has blocked due to SQ full
system.switch_cpus00.rename.SquashCycles        65135                       # Number of cycles rename is squashing
system.switch_cpus00.rename.UnblockCycles     41383499                       # Number of cycles rename is unblocking
system.switch_cpus00.rename.UndoneMaps        2283763                       # Number of HB maps that are undone due to squashing
system.switch_cpus00.rename.int_rename_lookups    575227159                       # Number of integer rename lookups
system.switch_cpus00.rename.serializeStallCycles    109396291                       # count of cycles rename stalled for serializing inst
system.switch_cpus00.rename.serializingInsts      5461677                       # count of serializing insts renamed
system.switch_cpus00.rename.skidInsts        88875869                       # count of insts added to the skid buffer
system.switch_cpus00.rename.tempSerializingInsts      4458795                       # count of temporary serializing insts renamed
system.switch_cpus00.rename.vec_rename_lookups      5064669                       # Number of vector rename lookups
system.switch_cpus00.rob.rob_reads          708748730                       # The number of ROB reads
system.switch_cpus00.rob.rob_writes         938816062                       # The number of ROB writes
system.switch_cpus00.timesIdled                    11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus00.vec_regfile_reads        5061635                       # number of vector regfile reads
system.switch_cpus00.vec_regfile_writes       2530668                       # number of vector regfile writes
system.switch_cpus01.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus01.branchPred.BTBHitPct    88.676956                       # BTB Hit Percentage
system.switch_cpus01.branchPred.BTBHits      20758472                       # Number of BTB hits
system.switch_cpus01.branchPred.BTBLookups     23409094                       # Number of BTB lookups
system.switch_cpus01.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus01.branchPred.condIncorrect       452014                       # Number of conditional branches incorrect
system.switch_cpus01.branchPred.condPredicted     53224442                       # Number of conditional branches predicted
system.switch_cpus01.branchPred.indirectHits      2221562                       # Number of indirect target hits.
system.switch_cpus01.branchPred.indirectLookups      2227340                       # Number of indirect predictor lookups.
system.switch_cpus01.branchPred.indirectMisses         5778                       # Number of indirect misses.
system.switch_cpus01.branchPred.lookups      64977735                       # Number of BP lookups
system.switch_cpus01.branchPred.usedRAS       2779517                       # Number of times the RAS was used to get a target.
system.switch_cpus01.branchPredindirectMispredicted          189                       # Number of mispredicted indirect branches.
system.switch_cpus01.cc_regfile_reads        92621310                       # number of cc regfile reads
system.switch_cpus01.cc_regfile_writes       84074922                       # number of cc regfile writes
system.switch_cpus01.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus01.commit.branchMispredicts       450890                       # The number of times a branch was mispredicted
system.switch_cpus01.commit.branches         59840022                       # Number of branches committed
system.switch_cpus01.commit.bw_lim_events     15069806                       # number cycles where commit BW limit reached
system.switch_cpus01.commit.commitNonSpecStalls      6218298                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus01.commit.commitSquashedInsts     14322652                       # The number of squashed insts skipped by commit
system.switch_cpus01.commit.committedInsts    265843849                       # Number of instructions committed
system.switch_cpus01.commit.committedOps    303076427                       # Number of ops (including micro ops) committed
system.switch_cpus01.commit.committed_per_cycle::samples    265619878                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::mean     1.141016                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::stdev     2.187639                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::0    171429903     64.54%     64.54% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::1     38632749     14.54%     79.08% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::2     13695996      5.16%     84.24% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::3     10275880      3.87%     88.11% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::4      6932836      2.61%     90.72% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::5      2522471      0.95%     91.67% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::6      4099760      1.54%     93.21% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::7      2960477      1.11%     94.33% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::8     15069806      5.67%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::total    265619878                       # Number of insts commited each cycle
system.switch_cpus01.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus01.commit.function_calls      2655636                       # Number of function calls committed.
system.switch_cpus01.commit.int_insts       271501686                       # Number of committed integer instructions.
system.switch_cpus01.commit.loads            64873980                       # Number of loads committed
system.switch_cpus01.commit.membars           9185945                       # Number of memory barriers committed
system.switch_cpus01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntAlu    184334211     60.82%     60.82% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntMult      1038768      0.34%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntDiv            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatAdd            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCvt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMult            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMultAcc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatDiv            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMisc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatSqrt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAdd            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAddAcc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAlu            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCvt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMisc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMult            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMultAcc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShift            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShiftAcc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdDiv            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSqrt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAdd            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAlu            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCvt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatDiv            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMisc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMult            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAdd            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAlu            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAes            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAesMix            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma2            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma3            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdPredAlu            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemRead     64873980     21.41%     82.57% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemWrite     52829468     17.43%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::total    303076427                       # Class of committed instruction
system.switch_cpus01.commit.refs            117703448                       # Number of memory references committed
system.switch_cpus01.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus01.commit.vec_insts           16534                       # Number of committed Vector instructions.
system.switch_cpus01.committedInsts         265843849                       # Number of Instructions Simulated
system.switch_cpus01.committedOps           303076427                       # Number of Ops (including micro ops) Simulated
system.switch_cpus01.cpi                     1.006638                       # CPI: Cycles Per Instruction
system.switch_cpus01.cpi_total               1.006638                       # CPI: Total CPI of All Threads
system.switch_cpus01.decode.BlockedCycles    209531543                       # Number of cycles decode is blocked
system.switch_cpus01.decode.BranchMispred         1144                       # Number of times decode detected a branch misprediction
system.switch_cpus01.decode.BranchResolved     20164041                       # Number of times decode resolved a branch
system.switch_cpus01.decode.DecodedInsts    321993487                       # Number of instructions handled by decode
system.switch_cpus01.decode.IdleCycles       12570468                       # Number of cycles decode is idle
system.switch_cpus01.decode.RunCycles        33874304                       # Number of cycles decode is running
system.switch_cpus01.decode.SquashCycles       455710                       # Number of cycles decode is squashing
system.switch_cpus01.decode.SquashedInsts         6210                       # Number of squashed instructions handled by decode
system.switch_cpus01.decode.UnblockCycles     11174071                       # Number of cycles decode is unblocking
system.switch_cpus01.dtb.accesses                   0                       # DTB accesses
system.switch_cpus01.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.hits                       0                       # DTB hits
system.switch_cpus01.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.dtb.misses                     0                       # DTB misses
system.switch_cpus01.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.fetch.Branches          64977735                       # Number of branches that fetch encountered
system.switch_cpus01.fetch.CacheLines        35316580                       # Number of cache lines fetched
system.switch_cpus01.fetch.Cycles           231547246                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus01.fetch.IcacheSquashes       141888                       # Number of outstanding Icache misses that were squashed
system.switch_cpus01.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.switch_cpus01.fetch.Insts            289484185                       # Number of instructions fetch has processed
system.switch_cpus01.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus01.fetch.SquashCycles        913668                       # Number of cycles fetch has spent squashing
system.switch_cpus01.fetch.branchRate        0.242809                       # Number of branch fetches per cycle
system.switch_cpus01.fetch.icacheStallCycles     35601935                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus01.fetch.predictedBranches     25759551                       # Number of branches that fetch has predicted taken
system.switch_cpus01.fetch.rate              1.081745                       # Number of inst fetches per cycle
system.switch_cpus01.fetch.rateDist::samples    267606097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::mean     1.233221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::stdev     2.562210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::0      203759410     76.14%     76.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::1        8586559      3.21%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::2        5994485      2.24%     81.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::3        7058430      2.64%     84.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::4        6594688      2.46%     86.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::5        2888206      1.08%     87.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::6        5423185      2.03%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::7        3501431      1.31%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::8       23799703      8.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::total    267606097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.idleCycles                  2439                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus01.iew.branchMispredicts       483983                       # Number of branch mispredicts detected at execute
system.switch_cpus01.iew.exec_branches       60671785                       # Number of branches executed
system.switch_cpus01.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus01.iew.exec_rate           1.161901                       # Inst execution rate
system.switch_cpus01.iew.exec_refs          120636209                       # number of memory reference insts executed
system.switch_cpus01.iew.exec_stores         53864396                       # Number of stores executed
system.switch_cpus01.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus01.iew.iewBlockCycles       5688379                       # Number of cycles IEW is blocking
system.switch_cpus01.iew.iewDispLoadInsts     67585673                       # Number of dispatched load instructions
system.switch_cpus01.iew.iewDispNonSpecInsts      5954120                       # Number of dispatched non-speculative instructions
system.switch_cpus01.iew.iewDispSquashedInsts        85283                       # Number of squashed instructions skipped by dispatch
system.switch_cpus01.iew.iewDispStoreInsts     55351744                       # Number of dispatched store instructions
system.switch_cpus01.iew.iewDispatchedInsts    317398347                       # Number of instructions dispatched to IQ
system.switch_cpus01.iew.iewExecLoadInsts     66771813                       # Number of load instructions executed
system.switch_cpus01.iew.iewExecSquashedInsts       619693                       # Number of squashed instructions skipped in execute
system.switch_cpus01.iew.iewExecutedInsts    310934752                       # Number of executed instructions
system.switch_cpus01.iew.iewIQFullEvents        84565                       # Number of times the IQ has become full, causing a stall
system.switch_cpus01.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus01.iew.iewLSQFullEvents       369877                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus01.iew.iewSquashCycles       455710                       # Number of cycles IEW is squashing
system.switch_cpus01.iew.iewUnblockCycles       456533                       # Number of cycles IEW is unblocking
system.switch_cpus01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus01.iew.lsq.thread0.cacheBlocked          352                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus01.iew.lsq.thread0.forwLoads      2044924                       # Number of loads that had data forwarded from stores
system.switch_cpus01.iew.lsq.thread0.ignoredResponses          144                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.memOrderViolation         3827                       # Number of memory ordering violations
system.switch_cpus01.iew.lsq.thread0.rescheduledLoads       715765                       # Number of loads that were rescheduled
system.switch_cpus01.iew.lsq.thread0.squashedLoads      2711693                       # Number of loads squashed
system.switch_cpus01.iew.lsq.thread0.squashedStores      2522275                       # Number of stores squashed
system.switch_cpus01.iew.memOrderViolationEvents         3827                       # Number of memory order violations
system.switch_cpus01.iew.predictedNotTakenIncorrect       202232                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus01.iew.predictedTakenIncorrect       281751                       # Number of branches that were predicted taken incorrectly
system.switch_cpus01.iew.wb_consumers       279687095                       # num instructions consuming a value
system.switch_cpus01.iew.wb_count           309900642                       # cumulative count of insts written-back
system.switch_cpus01.iew.wb_fanout           0.559797                       # average fanout of values written-back
system.switch_cpus01.iew.wb_producers       156567998                       # num instructions producing a value
system.switch_cpus01.iew.wb_rate             1.158037                       # insts written-back per cycle
system.switch_cpus01.iew.wb_sent            309995643                       # cumulative count of insts sent to commit
system.switch_cpus01.int_regfile_reads      356478651                       # number of integer regfile reads
system.switch_cpus01.int_regfile_writes     215014582                       # number of integer regfile writes
system.switch_cpus01.ipc                     0.993406                       # IPC: Instructions Per Cycle
system.switch_cpus01.ipc_total               0.993406                       # IPC: Total IPC of All Threads
system.switch_cpus01.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntAlu    189579495     60.85%     60.85% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntMult      1038769      0.33%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntDiv            1      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatAdd            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCmp            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCvt            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMult            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMultAcc            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatDiv            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMisc            2      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatSqrt            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAdd            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAddAcc            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAlu            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCmp            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCvt            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMisc            1      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMult            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMultAcc            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShift            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdDiv            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSqrt            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMult            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAes            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAesMix            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdPredAlu            0      0.00%     61.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemRead     66980489     21.50%     82.68% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemWrite     53955688     17.32%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::total    311554445                       # Type of FU issued
system.switch_cpus01.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus01.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus01.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus01.iq.fu_busy_cnt           8368661                       # FU busy when requested
system.switch_cpus01.iq.fu_busy_rate         0.026861                       # FU busy rate (busy events/executed inst)
system.switch_cpus01.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntAlu        626221      7.48%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntMult            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntDiv             0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatAdd            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCmp            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCvt            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMult            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMultAcc            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatDiv            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMisc            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatSqrt            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAdd            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAddAcc            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAlu            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCmp            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCvt            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMisc            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMult            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMultAcc            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShift            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShiftAcc            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdDiv            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSqrt            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAdd            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAlu            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCmp            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCvt            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatDiv            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMisc            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMult            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatSqrt            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAdd            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAlu            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceCmp            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAes            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAesMix            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash2            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash2            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma2            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma3            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdPredAlu            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemRead      3961708     47.34%     54.82% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemWrite      3780732     45.18%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.int_alu_accesses    319906322                       # Number of integer alu accesses
system.switch_cpus01.iq.int_inst_queue_reads    899109464                       # Number of integer instruction queue reads
system.switch_cpus01.iq.int_inst_queue_wakeup_accesses    309883934                       # Number of integer instruction queue wakeup accesses
system.switch_cpus01.iq.int_inst_queue_writes    331706799                       # Number of integer instruction queue writes
system.switch_cpus01.iq.iqInstsAdded        311022705                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus01.iq.iqInstsIssued       311554445                       # Number of instructions issued
system.switch_cpus01.iq.iqNonSpecInstsAdded      6375642                       # Number of non-speculative instructions added to the IQ
system.switch_cpus01.iq.iqSquashedInstsExamined     14321919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus01.iq.iqSquashedInstsIssued        59365                       # Number of squashed instructions issued
system.switch_cpus01.iq.iqSquashedNonSpecRemoved       157344                       # Number of squashed non-spec instructions that were removed
system.switch_cpus01.iq.iqSquashedOperandsExamined     12116947                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus01.iq.issued_per_cycle::samples    267606097                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::mean     1.164228                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::stdev     1.950597                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::0    168566313     62.99%     62.99% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::1     30732562     11.48%     74.47% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::2     15009014      5.61%     80.08% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::3     13127261      4.91%     84.99% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::4     14629131      5.47%     90.46% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::5      9184467      3.43%     93.89% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::6      9793727      3.66%     97.55% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::7      4288125      1.60%     99.15% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::8      2275497      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::total    267606097                       # Number of insts issued each cycle
system.switch_cpus01.iq.rate                 1.164217                       # Inst issue rate
system.switch_cpus01.iq.vec_alu_accesses        16784                       # Number of vector alu accesses
system.switch_cpus01.iq.vec_inst_queue_reads        33549                       # Number of vector instruction queue reads
system.switch_cpus01.iq.vec_inst_queue_wakeup_accesses        16708                       # Number of vector instruction queue wakeup accesses
system.switch_cpus01.iq.vec_inst_queue_writes        17006                       # Number of vector instruction queue writes
system.switch_cpus01.itb.accesses                   0                       # DTB accesses
system.switch_cpus01.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.hits                       0                       # DTB hits
system.switch_cpus01.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.itb.misses                     0                       # DTB misses
system.switch_cpus01.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.memDep0.conflictingLoads      7451785                       # Number of conflicting loads.
system.switch_cpus01.memDep0.conflictingStores      6223585                       # Number of conflicting stores.
system.switch_cpus01.memDep0.insertedLoads     67585673                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus01.memDep0.insertedStores     55351744                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus01.misc_regfile_reads     328903901                       # number of misc regfile reads
system.switch_cpus01.misc_regfile_writes     23369999                       # number of misc regfile writes
system.switch_cpus01.numCycles              267608536                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.quiesceCycles             440153                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus01.rename.BlockCycles       7815518                       # Number of cycles rename is blocking
system.switch_cpus01.rename.CommittedMaps    303719950                       # Number of HB maps that are committed
system.switch_cpus01.rename.IQFullEvents      1746156                       # Number of times rename has blocked due to IQ full
system.switch_cpus01.rename.IdleCycles       17863733                       # Number of cycles rename is idle
system.switch_cpus01.rename.LQFullEvents          161                       # Number of times rename has blocked due to LQ full
system.switch_cpus01.rename.ROBFullEvents         5167                       # Number of times rename has blocked due to ROB full
system.switch_cpus01.rename.RenameLookups    468261725                       # Number of register rename lookups that rename has made
system.switch_cpus01.rename.RenamedInsts    319636223                       # Number of instructions processed by rename
system.switch_cpus01.rename.RenamedOperands    321132195                       # Number of destination operands rename has renamed
system.switch_cpus01.rename.RunCycles        39764812                       # Number of cycles rename is running
system.switch_cpus01.rename.SQFullEvents     16074548                       # Number of times rename has blocked due to SQ full
system.switch_cpus01.rename.SquashCycles       455710                       # Number of cycles rename is squashing
system.switch_cpus01.rename.UnblockCycles     28573019                       # Number of cycles rename is unblocking
system.switch_cpus01.rename.UndoneMaps       17412242                       # Number of HB maps that are undone due to squashing
system.switch_cpus01.rename.int_rename_lookups    367185801                       # Number of integer rename lookups
system.switch_cpus01.rename.serializeStallCycles    173133296                       # count of cycles rename stalled for serializing inst
system.switch_cpus01.rename.serializingInsts      7023753                       # count of serializing insts renamed
system.switch_cpus01.rename.skidInsts        63651413                       # count of insts added to the skid buffer
system.switch_cpus01.rename.tempSerializingInsts      5970006                       # count of temporary serializing insts renamed
system.switch_cpus01.rename.vec_rename_lookups        16629                       # Number of vector rename lookups
system.switch_cpus01.rob.rob_reads          567935085                       # The number of ROB reads
system.switch_cpus01.rob.rob_writes         636786763                       # The number of ROB writes
system.switch_cpus01.timesIdled                   784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus01.vec_regfile_reads          16581                       # number of vector regfile reads
system.switch_cpus01.vec_regfile_writes           129                       # number of vector regfile writes
system.switch_cpus02.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus02.branchPred.BTBHitPct    95.759173                       # BTB Hit Percentage
system.switch_cpus02.branchPred.BTBHits       4140167                       # Number of BTB hits
system.switch_cpus02.branchPred.BTBLookups      4323520                       # Number of BTB lookups
system.switch_cpus02.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus02.branchPred.condIncorrect       120685                       # Number of conditional branches incorrect
system.switch_cpus02.branchPred.condPredicted      8564877                       # Number of conditional branches predicted
system.switch_cpus02.branchPred.indirectHits        54070                       # Number of indirect target hits.
system.switch_cpus02.branchPred.indirectLookups        65032                       # Number of indirect predictor lookups.
system.switch_cpus02.branchPred.indirectMisses        10962                       # Number of indirect misses.
system.switch_cpus02.branchPred.lookups       9868587                       # Number of BP lookups
system.switch_cpus02.branchPred.usedRAS        450876                       # Number of times the RAS was used to get a target.
system.switch_cpus02.branchPredindirectMispredicted          130                       # Number of mispredicted indirect branches.
system.switch_cpus02.cc_regfile_reads        15392441                       # number of cc regfile reads
system.switch_cpus02.cc_regfile_writes       15061292                       # number of cc regfile writes
system.switch_cpus02.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus02.commit.branchMispredicts       119915                       # The number of times a branch was mispredicted
system.switch_cpus02.commit.branches          8042391                       # Number of branches committed
system.switch_cpus02.commit.bw_lim_events      3561242                       # number cycles where commit BW limit reached
system.switch_cpus02.commit.commitNonSpecStalls       194145                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus02.commit.commitSquashedInsts      7819131                       # The number of squashed insts skipped by commit
system.switch_cpus02.commit.committedInsts     40197640                       # Number of instructions committed
system.switch_cpus02.commit.committedOps     48567106                       # Number of ops (including micro ops) committed
system.switch_cpus02.commit.committed_per_cycle::samples     61520172                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::mean     0.789450                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::stdev     2.089740                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::0     50203467     81.60%     81.60% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::1      3306688      5.37%     86.98% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::2      1514291      2.46%     89.44% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::3       721417      1.17%     90.61% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::4       696005      1.13%     91.75% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::5       744021      1.21%     92.95% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::6       337763      0.55%     93.50% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::7       435278      0.71%     94.21% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::8      3561242      5.79%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::total     61520172                       # Number of insts commited each cycle
system.switch_cpus02.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus02.commit.function_calls       354788                       # Number of function calls committed.
system.switch_cpus02.commit.int_insts        44057086                       # Number of committed integer instructions.
system.switch_cpus02.commit.loads            10640007                       # Number of loads committed
system.switch_cpus02.commit.membars            270692                       # Number of memory barriers committed
system.switch_cpus02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntAlu     28690676     59.07%     59.07% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntMult      1233830      2.54%     61.61% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntDiv          836      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAddAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShift            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShiftAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAes            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAesMix            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma3            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdPredAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemRead     10640007     21.91%     83.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemWrite      8001757     16.48%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::total     48567106                       # Class of committed instruction
system.switch_cpus02.commit.refs             18641764                       # Number of memory references committed
system.switch_cpus02.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus02.commit.vec_insts         1608264                       # Number of committed Vector instructions.
system.switch_cpus02.committedInsts          40197640                       # Number of Instructions Simulated
system.switch_cpus02.committedOps            48567106                       # Number of Ops (including micro ops) Simulated
system.switch_cpus02.cpi                     1.556906                       # CPI: Cycles Per Instruction
system.switch_cpus02.cpi_total               1.556906                       # CPI: Total CPI of All Threads
system.switch_cpus02.decode.BlockedCycles     50041548                       # Number of cycles decode is blocked
system.switch_cpus02.decode.BranchMispred          800                       # Number of times decode detected a branch misprediction
system.switch_cpus02.decode.BranchResolved      3946157                       # Number of times decode resolved a branch
system.switch_cpus02.decode.DecodedInsts     57625715                       # Number of instructions handled by decode
system.switch_cpus02.decode.IdleCycles        3610298                       # Number of cycles decode is idle
system.switch_cpus02.decode.RunCycles         6702586                       # Number of cycles decode is running
system.switch_cpus02.decode.SquashCycles       121321                       # Number of cycles decode is squashing
system.switch_cpus02.decode.SquashedInsts         3663                       # Number of squashed instructions handled by decode
system.switch_cpus02.decode.UnblockCycles      2107674                       # Number of cycles decode is unblocking
system.switch_cpus02.dtb.accesses                   0                       # DTB accesses
system.switch_cpus02.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.hits                       0                       # DTB hits
system.switch_cpus02.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.dtb.misses                     0                       # DTB misses
system.switch_cpus02.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.fetch.Branches           9868587                       # Number of branches that fetch encountered
system.switch_cpus02.fetch.CacheLines         6848648                       # Number of cache lines fetched
system.switch_cpus02.fetch.Cycles            55521720                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus02.fetch.IcacheSquashes        28739                       # Number of outstanding Icache misses that were squashed
system.switch_cpus02.fetch.Insts             50165659                       # Number of instructions fetch has processed
system.switch_cpus02.fetch.SquashCycles        244182                       # Number of cycles fetch has spent squashing
system.switch_cpus02.fetch.branchRate        0.157686                       # Number of branch fetches per cycle
system.switch_cpus02.fetch.icacheStallCycles      6939620                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus02.fetch.predictedBranches      4645113                       # Number of branches that fetch has predicted taken
system.switch_cpus02.fetch.rate              0.801574                       # Number of inst fetches per cycle
system.switch_cpus02.fetch.rateDist::samples     62583431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::mean     0.970981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::stdev     2.321286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::0       50536789     80.75%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::1        1672414      2.67%     83.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::2        1280108      2.05%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::3        1727392      2.76%     88.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::4         957808      1.53%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::5         431128      0.69%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::6        1027746      1.64%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::7         401175      0.64%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::8        4548871      7.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::total     62583431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.idleCycles                   519                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus02.iew.branchMispredicts       121685                       # Number of branch mispredicts detected at execute
system.switch_cpus02.iew.exec_branches        8668719                       # Number of branches executed
system.switch_cpus02.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus02.iew.exec_rate           0.894773                       # Inst execution rate
system.switch_cpus02.iew.exec_refs           22628534                       # number of memory reference insts executed
system.switch_cpus02.iew.exec_stores          8800346                       # Number of stores executed
system.switch_cpus02.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus02.iew.iewBlockCycles       1611589                       # Number of cycles IEW is blocking
system.switch_cpus02.iew.iewDispLoadInsts     12287614                       # Number of dispatched load instructions
system.switch_cpus02.iew.iewDispNonSpecInsts       210360                       # Number of dispatched non-speculative instructions
system.switch_cpus02.iew.iewDispSquashedInsts        25758                       # Number of squashed instructions skipped by dispatch
system.switch_cpus02.iew.iewDispStoreInsts      9485774                       # Number of dispatched store instructions
system.switch_cpus02.iew.iewDispatchedInsts     56294898                       # Number of instructions dispatched to IQ
system.switch_cpus02.iew.iewExecLoadInsts     13828188                       # Number of load instructions executed
system.switch_cpus02.iew.iewExecSquashedInsts       122889                       # Number of squashed instructions skipped in execute
system.switch_cpus02.iew.iewExecutedInsts     55998452                       # Number of executed instructions
system.switch_cpus02.iew.iewIQFullEvents        47720                       # Number of times the IQ has become full, causing a stall
system.switch_cpus02.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus02.iew.iewLSQFullEvents      7794241                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus02.iew.iewSquashCycles       121321                       # Number of cycles IEW is squashing
system.switch_cpus02.iew.iewUnblockCycles      7869333                       # Number of cycles IEW is unblocking
system.switch_cpus02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus02.iew.lsq.thread0.cacheBlocked         8881                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus02.iew.lsq.thread0.forwLoads       986499                       # Number of loads that had data forwarded from stores
system.switch_cpus02.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.memOrderViolation         1940                       # Number of memory ordering violations
system.switch_cpus02.iew.lsq.thread0.rescheduledLoads      2106728                       # Number of loads that were rescheduled
system.switch_cpus02.iew.lsq.thread0.squashedLoads      1647607                       # Number of loads squashed
system.switch_cpus02.iew.lsq.thread0.squashedStores      1484016                       # Number of stores squashed
system.switch_cpus02.iew.memOrderViolationEvents         1940                       # Number of memory order violations
system.switch_cpus02.iew.predictedNotTakenIncorrect        74384                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus02.iew.predictedTakenIncorrect        47301                       # Number of branches that were predicted taken incorrectly
system.switch_cpus02.iew.wb_consumers        56483853                       # num instructions consuming a value
system.switch_cpus02.iew.wb_count            53749427                       # cumulative count of insts written-back
system.switch_cpus02.iew.wb_fanout           0.544748                       # average fanout of values written-back
system.switch_cpus02.iew.wb_producers        30769483                       # num instructions producing a value
system.switch_cpus02.iew.wb_rate             0.858837                       # insts written-back per cycle
system.switch_cpus02.iew.wb_sent             53774476                       # cumulative count of insts sent to commit
system.switch_cpus02.int_regfile_reads       67726961                       # number of integer regfile reads
system.switch_cpus02.int_regfile_writes      39066436                       # number of integer regfile writes
system.switch_cpus02.ipc                     0.642300                       # IPC: Instructions Per Cycle
system.switch_cpus02.ipc_total               0.642300                       # IPC: Total IPC of All Threads
system.switch_cpus02.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntAlu     32055630     57.12%     57.12% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntMult      1374391      2.45%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntDiv          836      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatAdd            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCmp            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCvt            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMult            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMultAcc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatDiv            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMisc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatSqrt            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAdd            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAddAcc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAlu            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCmp            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCvt            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMisc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMult            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMultAcc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShift            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdDiv            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSqrt            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMult            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAes            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAesMix            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdPredAlu            0      0.00%     59.57% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemRead     13856673     24.69%     84.26% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemWrite      8833811     15.74%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::total     56121341                       # Type of FU issued
system.switch_cpus02.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus02.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus02.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus02.iq.fu_busy_cnt           1369366                       # FU busy when requested
system.switch_cpus02.iq.fu_busy_rate         0.024400                       # FU busy rate (busy events/executed inst)
system.switch_cpus02.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntAlu        167854     12.26%     12.26% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntMult         7791      0.57%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntDiv             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatAdd            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCmp            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCvt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMult            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMultAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatDiv            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMisc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatSqrt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAdd            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAddAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAlu            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCmp            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCvt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMisc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMult            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMultAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShift            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShiftAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdDiv            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSqrt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAdd            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAlu            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCmp            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCvt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatDiv            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMisc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMult            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatSqrt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAdd            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAlu            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceCmp            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAes            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAesMix            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash2            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash2            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma2            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma3            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdPredAlu            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemRead       728029     53.17%     65.99% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemWrite       465692     34.01%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.int_alu_accesses     55554440                       # Number of integer alu accesses
system.switch_cpus02.iq.int_inst_queue_reads    172339969                       # Number of integer instruction queue reads
system.switch_cpus02.iq.int_inst_queue_wakeup_accesses     52138954                       # Number of integer instruction queue wakeup accesses
system.switch_cpus02.iq.int_inst_queue_writes     61791913                       # Number of integer instruction queue writes
system.switch_cpus02.iq.iqInstsAdded         56082865                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus02.iq.iqInstsIssued        56121341                       # Number of instructions issued
system.switch_cpus02.iq.iqNonSpecInstsAdded       212033                       # Number of non-speculative instructions added to the IQ
system.switch_cpus02.iq.iqSquashedInstsExamined      7727789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus02.iq.iqSquashedInstsIssued        15299                       # Number of squashed instructions issued
system.switch_cpus02.iq.iqSquashedNonSpecRemoved        17887                       # Number of squashed non-spec instructions that were removed
system.switch_cpus02.iq.iqSquashedOperandsExamined      4807663                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus02.iq.issued_per_cycle::samples     62583431                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::mean     0.896744                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::stdev     1.793945                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::0     43839814     70.05%     70.05% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::1      6377624     10.19%     80.24% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::2      3726414      5.95%     86.20% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::3      2232872      3.57%     89.76% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::4      1890939      3.02%     92.78% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::5      1721096      2.75%     95.53% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::6      1114746      1.78%     97.32% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::7       704847      1.13%     98.44% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::8       975079      1.56%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::total     62583431                       # Number of insts issued each cycle
system.switch_cpus02.iq.rate                 0.896737                       # Inst issue rate
system.switch_cpus02.iq.vec_alu_accesses      1936267                       # Number of vector alu accesses
system.switch_cpus02.iq.vec_inst_queue_reads      3870809                       # Number of vector instruction queue reads
system.switch_cpus02.iq.vec_inst_queue_wakeup_accesses      1610473                       # Number of vector instruction queue wakeup accesses
system.switch_cpus02.iq.vec_inst_queue_writes      2232592                       # Number of vector instruction queue writes
system.switch_cpus02.itb.accesses                   0                       # DTB accesses
system.switch_cpus02.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.hits                       0                       # DTB hits
system.switch_cpus02.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.itb.misses                     0                       # DTB misses
system.switch_cpus02.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.memDep0.conflictingLoads      1545820                       # Number of conflicting loads.
system.switch_cpus02.memDep0.conflictingStores      1302968                       # Number of conflicting stores.
system.switch_cpus02.memDep0.insertedLoads     12287614                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus02.memDep0.insertedStores      9485774                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus02.misc_regfile_reads      64971706                       # number of misc regfile reads
system.switch_cpus02.misc_regfile_writes       779060                       # number of misc regfile writes
system.switch_cpus02.numCycles               62583950                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.quiesceCycles                767                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus02.rename.BlockCycles      10095958                       # Number of cycles rename is blocking
system.switch_cpus02.rename.CommittedMaps     49756725                       # Number of HB maps that are committed
system.switch_cpus02.rename.IQFullEvents      1178886                       # Number of times rename has blocked due to IQ full
system.switch_cpus02.rename.IdleCycles        4461003                       # Number of cycles rename is idle
system.switch_cpus02.rename.LQFullEvents     18828960                       # Number of times rename has blocked due to LQ full
system.switch_cpus02.rename.ROBFullEvents        14483                       # Number of times rename has blocked due to ROB full
system.switch_cpus02.rename.RenameLookups     91036692                       # Number of register rename lookups that rename has made
system.switch_cpus02.rename.RenamedInsts     56893945                       # Number of instructions processed by rename
system.switch_cpus02.rename.RenamedOperands     58048441                       # Number of destination operands rename has renamed
system.switch_cpus02.rename.RunCycles         7912829                       # Number of cycles rename is running
system.switch_cpus02.rename.SQFullEvents      2504651                       # Number of times rename has blocked due to SQ full
system.switch_cpus02.rename.SquashCycles       121321                       # Number of cycles rename is squashing
system.switch_cpus02.rename.UnblockCycles     22785573                       # Number of cycles rename is unblocking
system.switch_cpus02.rename.UndoneMaps        8291700                       # Number of HB maps that are undone due to squashing
system.switch_cpus02.rename.int_rename_lookups     69466202                       # Number of integer rename lookups
system.switch_cpus02.rename.serializeStallCycles     17206742                       # count of cycles rename stalled for serializing inst
system.switch_cpus02.rename.serializingInsts       229202                       # count of serializing insts renamed
system.switch_cpus02.rename.skidInsts        11605198                       # count of insts added to the skid buffer
system.switch_cpus02.rename.tempSerializingInsts       217528                       # count of temporary serializing insts renamed
system.switch_cpus02.rename.vec_rename_lookups      1292802                       # Number of vector rename lookups
system.switch_cpus02.rob.rob_reads          114340721                       # The number of ROB reads
system.switch_cpus02.rob.rob_writes         113836127                       # The number of ROB writes
system.switch_cpus02.timesIdled                    28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus02.vec_regfile_reads        1073645                       # number of vector regfile reads
system.switch_cpus02.vec_regfile_writes        536955                       # number of vector regfile writes
system.switch_cpus03.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus03.branchPred.BTBHitPct    95.784304                       # BTB Hit Percentage
system.switch_cpus03.branchPred.BTBHits       4125906                       # Number of BTB hits
system.switch_cpus03.branchPred.BTBLookups      4307497                       # Number of BTB lookups
system.switch_cpus03.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus03.branchPred.condIncorrect       118338                       # Number of conditional branches incorrect
system.switch_cpus03.branchPred.condPredicted      8535619                       # Number of conditional branches predicted
system.switch_cpus03.branchPred.indirectHits        53481                       # Number of indirect target hits.
system.switch_cpus03.branchPred.indirectLookups        62471                       # Number of indirect predictor lookups.
system.switch_cpus03.branchPred.indirectMisses         8990                       # Number of indirect misses.
system.switch_cpus03.branchPred.lookups       9824794                       # Number of BP lookups
system.switch_cpus03.branchPred.usedRAS        448309                       # Number of times the RAS was used to get a target.
system.switch_cpus03.branchPredindirectMispredicted          131                       # Number of mispredicted indirect branches.
system.switch_cpus03.cc_regfile_reads        15348966                       # number of cc regfile reads
system.switch_cpus03.cc_regfile_writes       15032421                       # number of cc regfile writes
system.switch_cpus03.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus03.commit.branchMispredicts       117574                       # The number of times a branch was mispredicted
system.switch_cpus03.commit.branches          8015350                       # Number of branches committed
system.switch_cpus03.commit.bw_lim_events      3564350                       # number cycles where commit BW limit reached
system.switch_cpus03.commit.commitNonSpecStalls       189651                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus03.commit.commitSquashedInsts      7794001                       # The number of squashed insts skipped by commit
system.switch_cpus03.commit.committedInsts     40138945                       # Number of instructions committed
system.switch_cpus03.commit.committedOps     48521078                       # Number of ops (including micro ops) committed
system.switch_cpus03.commit.committed_per_cycle::samples     61520108                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::mean     0.788703                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::stdev     2.089999                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::0     50242008     81.67%     81.67% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::1      3278617      5.33%     87.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::2      1504742      2.45%     89.44% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::3       720183      1.17%     90.61% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::4       697545      1.13%     91.75% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::5       745541      1.21%     92.96% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::6       330111      0.54%     93.50% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::7       437011      0.71%     94.21% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::8      3564350      5.79%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::total     61520108                       # Number of insts commited each cycle
system.switch_cpus03.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus03.commit.function_calls       354276                       # Number of function calls committed.
system.switch_cpus03.commit.int_insts        44028836                       # Number of committed integer instructions.
system.switch_cpus03.commit.loads            10654666                       # Number of loads committed
system.switch_cpus03.commit.membars            266148                       # Number of memory barriers committed
system.switch_cpus03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntAlu     28618701     58.98%     58.98% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntMult      1237289      2.55%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntDiv          792      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCvt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMult            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMultAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatDiv            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMisc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatSqrt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAddAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCvt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMisc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMult            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMultAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShift            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShiftAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdDiv            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSqrt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCvt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatDiv            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMisc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMult            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAes            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAesMix            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma2            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma3            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdPredAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemRead     10654666     21.96%     83.49% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemWrite      8009630     16.51%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::total     48521078                       # Class of committed instruction
system.switch_cpus03.commit.refs             18664296                       # Number of memory references committed
system.switch_cpus03.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus03.commit.vec_insts         1619580                       # Number of committed Vector instructions.
system.switch_cpus03.committedInsts          40138945                       # Number of Instructions Simulated
system.switch_cpus03.committedOps            48521078                       # Number of Ops (including micro ops) Simulated
system.switch_cpus03.cpi                     1.559169                       # CPI: Cycles Per Instruction
system.switch_cpus03.cpi_total               1.559169                       # CPI: Total CPI of All Threads
system.switch_cpus03.decode.BlockedCycles     50103993                       # Number of cycles decode is blocked
system.switch_cpus03.decode.BranchMispred          774                       # Number of times decode detected a branch misprediction
system.switch_cpus03.decode.BranchResolved      3936580                       # Number of times decode resolved a branch
system.switch_cpus03.decode.DecodedInsts     57527521                       # Number of instructions handled by decode
system.switch_cpus03.decode.IdleCycles        3581482                       # Number of cycles decode is idle
system.switch_cpus03.decode.RunCycles         6653492                       # Number of cycles decode is running
system.switch_cpus03.decode.SquashCycles       118917                       # Number of cycles decode is squashing
system.switch_cpus03.decode.SquashedInsts         3641                       # Number of squashed instructions handled by decode
system.switch_cpus03.decode.UnblockCycles      2124944                       # Number of cycles decode is unblocking
system.switch_cpus03.dtb.accesses                   0                       # DTB accesses
system.switch_cpus03.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.hits                       0                       # DTB hits
system.switch_cpus03.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.dtb.misses                     0                       # DTB misses
system.switch_cpus03.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.fetch.Branches           9824794                       # Number of branches that fetch encountered
system.switch_cpus03.fetch.CacheLines         6816904                       # Number of cache lines fetched
system.switch_cpus03.fetch.Cycles            55557061                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus03.fetch.IcacheSquashes        28197                       # Number of outstanding Icache misses that were squashed
system.switch_cpus03.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus03.fetch.Insts             50016093                       # Number of instructions fetch has processed
system.switch_cpus03.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus03.fetch.SquashCycles        239362                       # Number of cycles fetch has spent squashing
system.switch_cpus03.fetch.branchRate        0.156987                       # Number of branch fetches per cycle
system.switch_cpus03.fetch.icacheStallCycles      6906076                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus03.fetch.predictedBranches      4627696                       # Number of branches that fetch has predicted taken
system.switch_cpus03.fetch.rate              0.799191                       # Number of inst fetches per cycle
system.switch_cpus03.fetch.rateDist::samples     62582832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::mean     0.968546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::stdev     2.319219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::0       50571647     80.81%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::1        1666207      2.66%     83.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::2        1271989      2.03%     85.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::3        1726269      2.76%     88.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::4         955654      1.53%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::5         425668      0.68%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::6        1025300      1.64%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::7         398191      0.64%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::8        4541907      7.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::total     62582832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.idleCycles                   561                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus03.iew.branchMispredicts       119132                       # Number of branch mispredicts detected at execute
system.switch_cpus03.iew.exec_branches        8643820                       # Number of branches executed
system.switch_cpus03.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus03.iew.exec_rate           0.894580                       # Inst execution rate
system.switch_cpus03.iew.exec_refs           22676648                       # number of memory reference insts executed
system.switch_cpus03.iew.exec_stores          8809865                       # Number of stores executed
system.switch_cpus03.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus03.iew.iewBlockCycles       1594637                       # Number of cycles IEW is blocking
system.switch_cpus03.iew.iewDispLoadInsts     12292763                       # Number of dispatched load instructions
system.switch_cpus03.iew.iewDispNonSpecInsts       205943                       # Number of dispatched non-speculative instructions
system.switch_cpus03.iew.iewDispSquashedInsts        24196                       # Number of squashed instructions skipped by dispatch
system.switch_cpus03.iew.iewDispStoreInsts      9494004                       # Number of dispatched store instructions
system.switch_cpus03.iew.iewDispatchedInsts     56229649                       # Number of instructions dispatched to IQ
system.switch_cpus03.iew.iewExecLoadInsts     13866783                       # Number of load instructions executed
system.switch_cpus03.iew.iewExecSquashedInsts       120230                       # Number of squashed instructions skipped in execute
system.switch_cpus03.iew.iewExecutedInsts     55985854                       # Number of executed instructions
system.switch_cpus03.iew.iewIQFullEvents        44787                       # Number of times the IQ has become full, causing a stall
system.switch_cpus03.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus03.iew.iewLSQFullEvents      7859778                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus03.iew.iewSquashCycles       118917                       # Number of cycles IEW is squashing
system.switch_cpus03.iew.iewUnblockCycles      7932528                       # Number of cycles IEW is unblocking
system.switch_cpus03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus03.iew.lsq.thread0.cacheBlocked         9008                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus03.iew.lsq.thread0.forwLoads       988690                       # Number of loads that had data forwarded from stores
system.switch_cpus03.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.memOrderViolation         1893                       # Number of memory ordering violations
system.switch_cpus03.iew.lsq.thread0.rescheduledLoads      2130361                       # Number of loads that were rescheduled
system.switch_cpus03.iew.lsq.thread0.squashedLoads      1638092                       # Number of loads squashed
system.switch_cpus03.iew.lsq.thread0.squashedStores      1484373                       # Number of stores squashed
system.switch_cpus03.iew.memOrderViolationEvents         1893                       # Number of memory order violations
system.switch_cpus03.iew.predictedNotTakenIncorrect        72617                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus03.iew.predictedTakenIncorrect        46515                       # Number of branches that were predicted taken incorrectly
system.switch_cpus03.iew.wb_consumers        56530349                       # num instructions consuming a value
system.switch_cpus03.iew.wb_count            53712065                       # cumulative count of insts written-back
system.switch_cpus03.iew.wb_fanout           0.544414                       # average fanout of values written-back
system.switch_cpus03.iew.wb_producers        30775926                       # num instructions producing a value
system.switch_cpus03.iew.wb_rate             0.858248                       # insts written-back per cycle
system.switch_cpus03.iew.wb_sent             53737260                       # cumulative count of insts sent to commit
system.switch_cpus03.int_regfile_reads       67733583                       # number of integer regfile reads
system.switch_cpus03.int_regfile_writes      39045228                       # number of integer regfile writes
system.switch_cpus03.ipc                     0.641367                       # IPC: Instructions Per Cycle
system.switch_cpus03.ipc_total               0.641367                       # IPC: Total IPC of All Threads
system.switch_cpus03.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntAlu     31991140     57.02%     57.02% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntMult      1376202      2.45%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntDiv          792      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMultAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatDiv            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMisc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAddAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMisc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMultAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShift            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdDiv            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAes            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAesMix            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdPredAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemRead     13895908     24.77%     84.24% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemWrite      8842042     15.76%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::total     56106084                       # Type of FU issued
system.switch_cpus03.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus03.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus03.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus03.iq.fu_busy_cnt           1364844                       # FU busy when requested
system.switch_cpus03.iq.fu_busy_rate         0.024326                       # FU busy rate (busy events/executed inst)
system.switch_cpus03.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntAlu        164500     12.05%     12.05% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntMult         7385      0.54%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntDiv             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAddAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShift            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShiftAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAes            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAesMix            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash2            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash2            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma2            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma3            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdPredAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemRead       730585     53.53%     66.12% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemWrite       462374     33.88%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.int_alu_accesses     55522590                       # Number of integer alu accesses
system.switch_cpus03.iq.int_inst_queue_reads    172279717                       # Number of integer instruction queue reads
system.switch_cpus03.iq.int_inst_queue_wakeup_accesses     52090176                       # Number of integer instruction queue wakeup accesses
system.switch_cpus03.iq.int_inst_queue_writes     61700345                       # Number of integer instruction queue writes
system.switch_cpus03.iq.iqInstsAdded         56022111                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus03.iq.iqInstsIssued        56106084                       # Number of instructions issued
system.switch_cpus03.iq.iqNonSpecInstsAdded       207538                       # Number of non-speculative instructions added to the IQ
system.switch_cpus03.iq.iqSquashedInstsExamined      7708558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus03.iq.iqSquashedInstsIssued        14886                       # Number of squashed instructions issued
system.switch_cpus03.iq.iqSquashedNonSpecRemoved        17886                       # Number of squashed non-spec instructions that were removed
system.switch_cpus03.iq.iqSquashedOperandsExamined      4761251                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus03.iq.issued_per_cycle::samples     62582832                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::mean     0.896509                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::stdev     1.794389                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::0     43864482     70.09%     70.09% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::1      6354163     10.15%     80.24% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::2      3713800      5.93%     86.18% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::3      2240477      3.58%     89.76% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::4      1901602      3.04%     92.80% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::5      1718661      2.75%     95.54% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::6      1106330      1.77%     97.31% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::7       701339      1.12%     98.43% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::8       981978      1.57%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::total     62582832                       # Number of insts issued each cycle
system.switch_cpus03.iq.rate                 0.896501                       # Inst issue rate
system.switch_cpus03.iq.vec_alu_accesses      1948338                       # Number of vector alu accesses
system.switch_cpus03.iq.vec_inst_queue_reads      3895013                       # Number of vector instruction queue reads
system.switch_cpus03.iq.vec_inst_queue_wakeup_accesses      1621889                       # Number of vector instruction queue wakeup accesses
system.switch_cpus03.iq.vec_inst_queue_writes      2239636                       # Number of vector instruction queue writes
system.switch_cpus03.itb.accesses                   0                       # DTB accesses
system.switch_cpus03.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.hits                       0                       # DTB hits
system.switch_cpus03.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.itb.misses                     0                       # DTB misses
system.switch_cpus03.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.memDep0.conflictingLoads      1552496                       # Number of conflicting loads.
system.switch_cpus03.memDep0.conflictingStores      1306393                       # Number of conflicting stores.
system.switch_cpus03.memDep0.insertedLoads     12292763                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus03.memDep0.insertedStores      9494004                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus03.misc_regfile_reads      65059816                       # number of misc regfile reads
system.switch_cpus03.misc_regfile_writes       761153                       # number of misc regfile writes
system.switch_cpus03.numCycles               62583393                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.quiesceCycles               1324                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus03.rename.BlockCycles      10079492                       # Number of cycles rename is blocking
system.switch_cpus03.rename.CommittedMaps     49693094                       # Number of HB maps that are committed
system.switch_cpus03.rename.IQFullEvents      1192521                       # Number of times rename has blocked due to IQ full
system.switch_cpus03.rename.IdleCycles        4435279                       # Number of cycles rename is idle
system.switch_cpus03.rename.LQFullEvents     18929456                       # Number of times rename has blocked due to LQ full
system.switch_cpus03.rename.ROBFullEvents        14268                       # Number of times rename has blocked due to ROB full
system.switch_cpus03.rename.RenameLookups     90922000                       # Number of register rename lookups that rename has made
system.switch_cpus03.rename.RenamedInsts     56807169                       # Number of instructions processed by rename
system.switch_cpus03.rename.RenamedOperands     57939941                       # Number of destination operands rename has renamed
system.switch_cpus03.rename.RunCycles         7877787                       # Number of cycles rename is running
system.switch_cpus03.rename.SQFullEvents      2497040                       # Number of times rename has blocked due to SQ full
system.switch_cpus03.rename.SquashCycles       118917                       # Number of cycles rename is squashing
system.switch_cpus03.rename.UnblockCycles     22876033                       # Number of cycles rename is unblocking
system.switch_cpus03.rename.UndoneMaps        8246828                       # Number of HB maps that are undone due to squashing
system.switch_cpus03.rename.int_rename_lookups     69390569                       # Number of integer rename lookups
system.switch_cpus03.rename.serializeStallCycles     17195319                       # count of cycles rename stalled for serializing inst
system.switch_cpus03.rename.serializingInsts       224250                       # count of serializing insts renamed
system.switch_cpus03.rename.skidInsts        11670856                       # count of insts added to the skid buffer
system.switch_cpus03.rename.tempSerializingInsts       212881                       # count of temporary serializing insts renamed
system.switch_cpus03.rename.vec_rename_lookups      1297748                       # Number of vector rename lookups
system.switch_cpus03.rob.rob_reads          114266924                       # The number of ROB reads
system.switch_cpus03.rob.rob_writes         113693273                       # The number of ROB writes
system.switch_cpus03.timesIdled                    29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus03.vec_regfile_reads        1081245                       # number of vector regfile reads
system.switch_cpus03.vec_regfile_writes        540769                       # number of vector regfile writes
system.switch_cpus04.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus04.branchPred.BTBHitPct    95.400065                       # BTB Hit Percentage
system.switch_cpus04.branchPred.BTBHits       4147452                       # Number of BTB hits
system.switch_cpus04.branchPred.BTBLookups      4347431                       # Number of BTB lookups
system.switch_cpus04.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus04.branchPred.condIncorrect       122236                       # Number of conditional branches incorrect
system.switch_cpus04.branchPred.condPredicted      8567156                       # Number of conditional branches predicted
system.switch_cpus04.branchPred.indirectHits        54103                       # Number of indirect target hits.
system.switch_cpus04.branchPred.indirectLookups        63715                       # Number of indirect predictor lookups.
system.switch_cpus04.branchPred.indirectMisses         9612                       # Number of indirect misses.
system.switch_cpus04.branchPred.lookups       9871887                       # Number of BP lookups
system.switch_cpus04.branchPred.usedRAS        449791                       # Number of times the RAS was used to get a target.
system.switch_cpus04.branchPredindirectMispredicted          138                       # Number of mispredicted indirect branches.
system.switch_cpus04.cc_regfile_reads        15385389                       # number of cc regfile reads
system.switch_cpus04.cc_regfile_writes       15050367                       # number of cc regfile writes
system.switch_cpus04.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus04.commit.branchMispredicts       121396                       # The number of times a branch was mispredicted
system.switch_cpus04.commit.branches          8024485                       # Number of branches committed
system.switch_cpus04.commit.bw_lim_events      3554101                       # number cycles where commit BW limit reached
system.switch_cpus04.commit.commitNonSpecStalls       195316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus04.commit.commitSquashedInsts      7906595                       # The number of squashed insts skipped by commit
system.switch_cpus04.commit.committedInsts     40148453                       # Number of instructions committed
system.switch_cpus04.commit.committedOps     48496745                       # Number of ops (including micro ops) committed
system.switch_cpus04.commit.committed_per_cycle::samples     61507672                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::mean     0.788467                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::stdev     2.088087                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::0     50195463     81.61%     81.61% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::1      3309956      5.38%     86.99% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::2      1516886      2.47%     89.46% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::3       721133      1.17%     90.63% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::4       698303      1.14%     91.76% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::5       742567      1.21%     92.97% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::6       334078      0.54%     93.51% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::7       435185      0.71%     94.22% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::8      3554101      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::total     61507672                       # Number of insts commited each cycle
system.switch_cpus04.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus04.commit.function_calls       353332                       # Number of function calls committed.
system.switch_cpus04.commit.int_insts        43991565                       # Number of committed integer instructions.
system.switch_cpus04.commit.loads            10626549                       # Number of loads committed
system.switch_cpus04.commit.membars            277645                       # Number of memory barriers committed
system.switch_cpus04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntAlu     28647832     59.07%     59.07% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntMult      1227416      2.53%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntDiv          878      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAddAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShift            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShiftAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAes            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAesMix            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma3            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdPredAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemRead     10626549     21.91%     83.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemWrite      7994070     16.48%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::total     48496745                       # Class of committed instruction
system.switch_cpus04.commit.refs             18620619                       # Number of memory references committed
system.switch_cpus04.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus04.commit.vec_insts         1607343                       # Number of committed Vector instructions.
system.switch_cpus04.committedInsts          40148453                       # Number of Instructions Simulated
system.switch_cpus04.committedOps            48496745                       # Number of Ops (including micro ops) Simulated
system.switch_cpus04.cpi                     1.558808                       # CPI: Cycles Per Instruction
system.switch_cpus04.cpi_total               1.558808                       # CPI: Total CPI of All Threads
system.switch_cpus04.decode.BlockedCycles     50032472                       # Number of cycles decode is blocked
system.switch_cpus04.decode.BranchMispred          857                       # Number of times decode detected a branch misprediction
system.switch_cpus04.decode.BranchResolved      3952808                       # Number of times decode resolved a branch
system.switch_cpus04.decode.DecodedInsts     57651192                       # Number of instructions handled by decode
system.switch_cpus04.decode.IdleCycles        3612407                       # Number of cycles decode is idle
system.switch_cpus04.decode.RunCycles         6706017                       # Number of cycles decode is running
system.switch_cpus04.decode.SquashCycles       122777                       # Number of cycles decode is squashing
system.switch_cpus04.decode.SquashedInsts         4072                       # Number of squashed instructions handled by decode
system.switch_cpus04.decode.UnblockCycles      2109653                       # Number of cycles decode is unblocking
system.switch_cpus04.dtb.accesses                   0                       # DTB accesses
system.switch_cpus04.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.hits                       0                       # DTB hits
system.switch_cpus04.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.dtb.misses                     0                       # DTB misses
system.switch_cpus04.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.fetch.Branches           9871887                       # Number of branches that fetch encountered
system.switch_cpus04.fetch.CacheLines         6856673                       # Number of cache lines fetched
system.switch_cpus04.fetch.Cycles            55510525                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus04.fetch.IcacheSquashes        28553                       # Number of outstanding Icache misses that were squashed
system.switch_cpus04.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.switch_cpus04.fetch.Insts             50232407                       # Number of instructions fetch has processed
system.switch_cpus04.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus04.fetch.SquashCycles        247234                       # Number of cycles fetch has spent squashing
system.switch_cpus04.fetch.branchRate        0.157739                       # Number of branch fetches per cycle
system.switch_cpus04.fetch.icacheStallCycles      6949146                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus04.fetch.predictedBranches      4651346                       # Number of branches that fetch has predicted taken
system.switch_cpus04.fetch.rate              0.802643                       # Number of inst fetches per cycle
system.switch_cpus04.fetch.rateDist::samples     62583329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::mean     0.971982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::stdev     2.322257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::0       50523302     80.73%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::1        1676425      2.68%     83.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::2        1280134      2.05%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::3        1728697      2.76%     88.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::4         959280      1.53%     89.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::5         431597      0.69%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::6        1027405      1.64%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::7         404387      0.65%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::8        4552102      7.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::total     62583329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.idleCycles                   411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus04.iew.branchMispredicts       123252                       # Number of branch mispredicts detected at execute
system.switch_cpus04.iew.exec_branches        8659832                       # Number of branches executed
system.switch_cpus04.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus04.iew.exec_rate           0.894752                       # Inst execution rate
system.switch_cpus04.iew.exec_refs           22634920                       # number of memory reference insts executed
system.switch_cpus04.iew.exec_stores          8799308                       # Number of stores executed
system.switch_cpus04.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus04.iew.iewBlockCycles       1591301                       # Number of cycles IEW is blocking
system.switch_cpus04.iew.iewDispLoadInsts     12291640                       # Number of dispatched load instructions
system.switch_cpus04.iew.iewDispNonSpecInsts       212106                       # Number of dispatched non-speculative instructions
system.switch_cpus04.iew.iewDispSquashedInsts        27251                       # Number of squashed instructions skipped by dispatch
system.switch_cpus04.iew.iewDispStoreInsts      9492667                       # Number of dispatched store instructions
system.switch_cpus04.iew.iewDispatchedInsts     56314903                       # Number of instructions dispatched to IQ
system.switch_cpus04.iew.iewExecLoadInsts     13835612                       # Number of load instructions executed
system.switch_cpus04.iew.iewExecSquashedInsts       124829                       # Number of squashed instructions skipped in execute
system.switch_cpus04.iew.iewExecutedInsts     55996910                       # Number of executed instructions
system.switch_cpus04.iew.iewIQFullEvents        44681                       # Number of times the IQ has become full, causing a stall
system.switch_cpus04.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus04.iew.iewLSQFullEvents      7797846                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus04.iew.iewSquashCycles       122777                       # Number of cycles IEW is squashing
system.switch_cpus04.iew.iewUnblockCycles      7869874                       # Number of cycles IEW is unblocking
system.switch_cpus04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus04.iew.lsq.thread0.cacheBlocked         8994                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus04.iew.lsq.thread0.forwLoads       985658                       # Number of loads that had data forwarded from stores
system.switch_cpus04.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.memOrderViolation         1901                       # Number of memory ordering violations
system.switch_cpus04.iew.lsq.thread0.rescheduledLoads      2112827                       # Number of loads that were rescheduled
system.switch_cpus04.iew.lsq.thread0.squashedLoads      1665058                       # Number of loads squashed
system.switch_cpus04.iew.lsq.thread0.squashedStores      1498573                       # Number of stores squashed
system.switch_cpus04.iew.memOrderViolationEvents         1901                       # Number of memory order violations
system.switch_cpus04.iew.predictedNotTakenIncorrect        75231                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus04.iew.predictedTakenIncorrect        48021                       # Number of branches that were predicted taken incorrectly
system.switch_cpus04.iew.wb_consumers        56446023                       # num instructions consuming a value
system.switch_cpus04.iew.wb_count            53738411                       # cumulative count of insts written-back
system.switch_cpus04.iew.wb_fanout           0.544921                       # average fanout of values written-back
system.switch_cpus04.iew.wb_producers        30758644                       # num instructions producing a value
system.switch_cpus04.iew.wb_rate             0.858664                       # insts written-back per cycle
system.switch_cpus04.iew.wb_sent             53763792                       # cumulative count of insts sent to commit
system.switch_cpus04.int_regfile_reads       67720023                       # number of integer regfile reads
system.switch_cpus04.int_regfile_writes      39060459                       # number of integer regfile writes
system.switch_cpus04.ipc                     0.641516                       # IPC: Instructions Per Cycle
system.switch_cpus04.ipc_total               0.641516                       # IPC: Total IPC of All Threads
system.switch_cpus04.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntAlu     32055044     57.12%     57.12% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntMult      1368907      2.44%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntDiv          878      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatAdd            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCmp            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCvt            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMult            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMultAcc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatDiv            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMisc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatSqrt            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAdd            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAddAcc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAlu            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCmp            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCvt            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMisc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMult            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMultAcc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShift            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdDiv            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSqrt            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMult            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAes            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAesMix            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdPredAlu            0      0.00%     59.56% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemRead     13865014     24.71%     84.26% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemWrite      8831896     15.74%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::total     56121739                       # Type of FU issued
system.switch_cpus04.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus04.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus04.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus04.iq.fu_busy_cnt           1365678                       # FU busy when requested
system.switch_cpus04.iq.fu_busy_rate         0.024334                       # FU busy rate (busy events/executed inst)
system.switch_cpus04.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntAlu        167033     12.23%     12.23% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntMult         7647      0.56%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntDiv             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatAdd            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCmp            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCvt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMult            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMultAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatDiv            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMisc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatSqrt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAdd            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAddAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAlu            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCmp            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCvt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMisc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMult            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMultAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShift            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShiftAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdDiv            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSqrt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAdd            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAlu            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCmp            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCvt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatDiv            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMisc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMult            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatSqrt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAdd            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAlu            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceCmp            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAes            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAesMix            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash2            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash2            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma2            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma3            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdPredAlu            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemRead       725206     53.10%     65.89% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemWrite       465792     34.11%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.int_alu_accesses     55549118                       # Number of integer alu accesses
system.switch_cpus04.iq.int_inst_queue_reads    172332969                       # Number of integer instruction queue reads
system.switch_cpus04.iq.int_inst_queue_wakeup_accesses     52128965                       # Number of integer instruction queue wakeup accesses
system.switch_cpus04.iq.int_inst_queue_writes     61900139                       # Number of integer instruction queue writes
system.switch_cpus04.iq.iqInstsAdded         56101028                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus04.iq.iqInstsIssued        56121739                       # Number of instructions issued
system.switch_cpus04.iq.iqNonSpecInstsAdded       213875                       # Number of non-speculative instructions added to the IQ
system.switch_cpus04.iq.iqSquashedInstsExamined      7818017                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus04.iq.iqSquashedInstsIssued        15294                       # Number of squashed instructions issued
system.switch_cpus04.iq.iqSquashedNonSpecRemoved        18559                       # Number of squashed non-spec instructions that were removed
system.switch_cpus04.iq.iqSquashedOperandsExamined      4861060                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus04.iq.issued_per_cycle::samples     62583329                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::mean     0.896752                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::stdev     1.792794                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::0     43815027     70.01%     70.01% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::1      6396788     10.22%     80.23% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::2      3729848      5.96%     86.19% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::3      2242651      3.58%     89.78% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::4      1896050      3.03%     92.80% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::5      1713691      2.74%     95.54% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::6      1113742      1.78%     97.32% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::7       702061      1.12%     98.44% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::8       973471      1.56%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::total     62583329                       # Number of insts issued each cycle
system.switch_cpus04.iq.rate                 0.896746                       # Inst issue rate
system.switch_cpus04.iq.vec_alu_accesses      1938299                       # Number of vector alu accesses
system.switch_cpus04.iq.vec_inst_queue_reads      3874810                       # Number of vector instruction queue reads
system.switch_cpus04.iq.vec_inst_queue_wakeup_accesses      1609446                       # Number of vector instruction queue wakeup accesses
system.switch_cpus04.iq.vec_inst_queue_writes      2234577                       # Number of vector instruction queue writes
system.switch_cpus04.itb.accesses                   0                       # DTB accesses
system.switch_cpus04.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.hits                       0                       # DTB hits
system.switch_cpus04.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.itb.misses                     0                       # DTB misses
system.switch_cpus04.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.memDep0.conflictingLoads      1544698                       # Number of conflicting loads.
system.switch_cpus04.memDep0.conflictingStores      1300359                       # Number of conflicting stores.
system.switch_cpus04.memDep0.insertedLoads     12291640                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus04.memDep0.insertedStores      9492667                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus04.misc_regfile_reads      64976208                       # number of misc regfile reads
system.switch_cpus04.misc_regfile_writes       784383                       # number of misc regfile writes
system.switch_cpus04.numCycles               62583740                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.quiesceCycles                977                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus04.rename.BlockCycles      10153262                       # Number of cycles rename is blocking
system.switch_cpus04.rename.CommittedMaps     49680081                       # Number of HB maps that are committed
system.switch_cpus04.rename.IQFullEvents      1180975                       # Number of times rename has blocked due to IQ full
system.switch_cpus04.rename.IdleCycles        4462122                       # Number of cycles rename is idle
system.switch_cpus04.rename.LQFullEvents     18780904                       # Number of times rename has blocked due to LQ full
system.switch_cpus04.rename.ROBFullEvents        15363                       # Number of times rename has blocked due to ROB full
system.switch_cpus04.rename.RenameLookups     91064078                       # Number of register rename lookups that rename has made
system.switch_cpus04.rename.RenamedInsts     56909037                       # Number of instructions processed by rename
system.switch_cpus04.rename.RenamedOperands     58060736                       # Number of destination operands rename has renamed
system.switch_cpus04.rename.RunCycles         7916479                       # Number of cycles rename is running
system.switch_cpus04.rename.SQFullEvents      2437365                       # Number of times rename has blocked due to SQ full
system.switch_cpus04.rename.SquashCycles       122777                       # Number of cycles rename is squashing
system.switch_cpus04.rename.UnblockCycles     22669133                       # Number of cycles rename is unblocking
system.switch_cpus04.rename.UndoneMaps        8380510                       # Number of HB maps that are undone due to squashing
system.switch_cpus04.rename.int_rename_lookups     69486381                       # Number of integer rename lookups
system.switch_cpus04.rename.serializeStallCycles     17259551                       # count of cycles rename stalled for serializing inst
system.switch_cpus04.rename.serializingInsts       231012                       # count of serializing insts renamed
system.switch_cpus04.rename.skidInsts        11605567                       # count of insts added to the skid buffer
system.switch_cpus04.rename.tempSerializingInsts       219305                       # count of temporary serializing insts renamed
system.switch_cpus04.rename.vec_rename_lookups      1293081                       # Number of vector rename lookups
system.switch_cpus04.rob.rob_reads          114352724                       # The number of ROB reads
system.switch_cpus04.rob.rob_writes         113882910                       # The number of ROB writes
system.switch_cpus04.timesIdled                    26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus04.vec_regfile_reads        1072963                       # number of vector regfile reads
system.switch_cpus04.vec_regfile_writes        536604                       # number of vector regfile writes
system.switch_cpus05.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus05.branchPred.BTBHitPct    95.583671                       # BTB Hit Percentage
system.switch_cpus05.branchPred.BTBHits       4124855                       # Number of BTB hits
system.switch_cpus05.branchPred.BTBLookups      4315439                       # Number of BTB lookups
system.switch_cpus05.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus05.branchPred.condIncorrect       120900                       # Number of conditional branches incorrect
system.switch_cpus05.branchPred.condPredicted      8532312                       # Number of conditional branches predicted
system.switch_cpus05.branchPred.indirectHits        55958                       # Number of indirect target hits.
system.switch_cpus05.branchPred.indirectLookups        64321                       # Number of indirect predictor lookups.
system.switch_cpus05.branchPred.indirectMisses         8363                       # Number of indirect misses.
system.switch_cpus05.branchPred.lookups       9845623                       # Number of BP lookups
system.switch_cpus05.branchPred.usedRAS        447729                       # Number of times the RAS was used to get a target.
system.switch_cpus05.branchPredindirectMispredicted          126                       # Number of mispredicted indirect branches.
system.switch_cpus05.cc_regfile_reads        15316008                       # number of cc regfile reads
system.switch_cpus05.cc_regfile_writes       14998743                       # number of cc regfile writes
system.switch_cpus05.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus05.commit.branchMispredicts       120088                       # The number of times a branch was mispredicted
system.switch_cpus05.commit.branches          8034730                       # Number of branches committed
system.switch_cpus05.commit.bw_lim_events      3548673                       # number cycles where commit BW limit reached
system.switch_cpus05.commit.commitNonSpecStalls       201983                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus05.commit.commitSquashedInsts      7696247                       # The number of squashed insts skipped by commit
system.switch_cpus05.commit.committedInsts     40146467                       # Number of instructions committed
system.switch_cpus05.commit.committedOps     48474598                       # Number of ops (including micro ops) committed
system.switch_cpus05.commit.committed_per_cycle::samples     61533719                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::mean     0.787773                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::stdev     2.086848                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::0     50219681     81.61%     81.61% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::1      3314966      5.39%     87.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::2      1515666      2.46%     89.46% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::3       721068      1.17%     90.64% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::4       696981      1.13%     91.77% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::5       743880      1.21%     92.98% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::6       341240      0.55%     93.53% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::7       431564      0.70%     94.23% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::8      3548673      5.77%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::total     61533719                       # Number of insts commited each cycle
system.switch_cpus05.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus05.commit.function_calls       353934                       # Number of function calls committed.
system.switch_cpus05.commit.int_insts        43976236                       # Number of committed integer instructions.
system.switch_cpus05.commit.loads            10589592                       # Number of loads committed
system.switch_cpus05.commit.membars            285739                       # Number of memory barriers committed
system.switch_cpus05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntAlu     28682010     59.17%     59.17% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntMult      1213355      2.50%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntDiv          914      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAddAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShift            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAes            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAesMix            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemRead     10589592     21.85%     83.52% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemWrite      7988727     16.48%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::total     48474598                       # Class of committed instruction
system.switch_cpus05.commit.refs             18578319                       # Number of memory references committed
system.switch_cpus05.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus05.commit.vec_insts         1591983                       # Number of committed Vector instructions.
system.switch_cpus05.committedInsts          40146467                       # Number of Instructions Simulated
system.switch_cpus05.committedOps            48474598                       # Number of Ops (including micro ops) Simulated
system.switch_cpus05.cpi                     1.558876                       # CPI: Cycles Per Instruction
system.switch_cpus05.cpi_total               1.558876                       # CPI: Total CPI of All Threads
system.switch_cpus05.decode.BlockedCycles     50069003                       # Number of cycles decode is blocked
system.switch_cpus05.decode.BranchMispred          824                       # Number of times decode detected a branch misprediction
system.switch_cpus05.decode.BranchResolved      3932201                       # Number of times decode resolved a branch
system.switch_cpus05.decode.DecodedInsts     57418793                       # Number of instructions handled by decode
system.switch_cpus05.decode.IdleCycles        3608462                       # Number of cycles decode is idle
system.switch_cpus05.decode.RunCycles         6705580                       # Number of cycles decode is running
system.switch_cpus05.decode.SquashCycles       121436                       # Number of cycles decode is squashing
system.switch_cpus05.decode.SquashedInsts         3808                       # Number of squashed instructions handled by decode
system.switch_cpus05.decode.UnblockCycles      2078664                       # Number of cycles decode is unblocking
system.switch_cpus05.dtb.accesses                   0                       # DTB accesses
system.switch_cpus05.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.hits                       0                       # DTB hits
system.switch_cpus05.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.dtb.misses                     0                       # DTB misses
system.switch_cpus05.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.fetch.Branches           9845623                       # Number of branches that fetch encountered
system.switch_cpus05.fetch.CacheLines         6828181                       # Number of cache lines fetched
system.switch_cpus05.fetch.Cycles            55541613                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus05.fetch.IcacheSquashes        29000                       # Number of outstanding Icache misses that were squashed
system.switch_cpus05.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.switch_cpus05.fetch.Insts             50012889                       # Number of instructions fetch has processed
system.switch_cpus05.fetch.MiscStallCycles           44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus05.fetch.SquashCycles        244496                       # Number of cycles fetch has spent squashing
system.switch_cpus05.fetch.branchRate        0.157320                       # Number of branch fetches per cycle
system.switch_cpus05.fetch.icacheStallCycles      6919237                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus05.fetch.predictedBranches      4628542                       # Number of branches that fetch has predicted taken
system.switch_cpus05.fetch.rate              0.799140                       # Number of inst fetches per cycle
system.switch_cpus05.fetch.rateDist::samples     62583146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::mean     0.967513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::stdev     2.318041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::0       50589156     80.84%     80.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::1        1661385      2.65%     83.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::2        1268717      2.03%     85.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::3        1712030      2.74%     88.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::4         960853      1.54%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::5         436705      0.70%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::6        1022349      1.63%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::7         401568      0.64%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::8        4530383      7.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::total     62583146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.idleCycles                   216                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus05.iew.branchMispredicts       121824                       # Number of branch mispredicts detected at execute
system.switch_cpus05.iew.exec_branches        8652416                       # Number of branches executed
system.switch_cpus05.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus05.iew.exec_rate           0.891617                       # Inst execution rate
system.switch_cpus05.iew.exec_refs           22507121                       # number of memory reference insts executed
system.switch_cpus05.iew.exec_stores          8776996                       # Number of stores executed
system.switch_cpus05.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus05.iew.iewBlockCycles       1542378                       # Number of cycles IEW is blocking
system.switch_cpus05.iew.iewDispLoadInsts     12201605                       # Number of dispatched load instructions
system.switch_cpus05.iew.iewDispNonSpecInsts       218928                       # Number of dispatched non-speculative instructions
system.switch_cpus05.iew.iewDispSquashedInsts        27399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus05.iew.iewDispStoreInsts      9456946                       # Number of dispatched store instructions
system.switch_cpus05.iew.iewDispatchedInsts     56081872                       # Number of instructions dispatched to IQ
system.switch_cpus05.iew.iewExecLoadInsts     13730125                       # Number of load instructions executed
system.switch_cpus05.iew.iewExecSquashedInsts       124924                       # Number of squashed instructions skipped in execute
system.switch_cpus05.iew.iewExecutedInsts     55800387                       # Number of executed instructions
system.switch_cpus05.iew.iewIQFullEvents        44083                       # Number of times the IQ has become full, causing a stall
system.switch_cpus05.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus05.iew.iewLSQFullEvents      7650951                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus05.iew.iewSquashCycles       121436                       # Number of cycles IEW is squashing
system.switch_cpus05.iew.iewUnblockCycles      7721645                       # Number of cycles IEW is unblocking
system.switch_cpus05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus05.iew.lsq.thread0.cacheBlocked         9020                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus05.iew.lsq.thread0.forwLoads       980016                       # Number of loads that had data forwarded from stores
system.switch_cpus05.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.memOrderViolation         1916                       # Number of memory ordering violations
system.switch_cpus05.iew.lsq.thread0.rescheduledLoads      2081673                       # Number of loads that were rescheduled
system.switch_cpus05.iew.lsq.thread0.squashedLoads      1612004                       # Number of loads squashed
system.switch_cpus05.iew.lsq.thread0.squashedStores      1468215                       # Number of stores squashed
system.switch_cpus05.iew.memOrderViolationEvents         1916                       # Number of memory order violations
system.switch_cpus05.iew.predictedNotTakenIncorrect        73870                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus05.iew.predictedTakenIncorrect        47954                       # Number of branches that were predicted taken incorrectly
system.switch_cpus05.iew.wb_consumers        56189680                       # num instructions consuming a value
system.switch_cpus05.iew.wb_count            53575747                       # cumulative count of insts written-back
system.switch_cpus05.iew.wb_fanout           0.545109                       # average fanout of values written-back
system.switch_cpus05.iew.wb_producers        30629490                       # num instructions producing a value
system.switch_cpus05.iew.wb_rate             0.856070                       # insts written-back per cycle
system.switch_cpus05.iew.wb_sent             53601374                       # cumulative count of insts sent to commit
system.switch_cpus05.int_regfile_reads       67478168                       # number of integer regfile reads
system.switch_cpus05.int_regfile_writes      38926790                       # number of integer regfile writes
system.switch_cpus05.ipc                     0.641488                       # IPC: Instructions Per Cycle
system.switch_cpus05.ipc_total               0.641488                       # IPC: Total IPC of All Threads
system.switch_cpus05.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntAlu     32005032     57.23%     57.23% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntMult      1349464      2.41%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntDiv          914      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatAdd            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCmp            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCvt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMult            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMultAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMisc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatSqrt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAdd            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAddAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAlu            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCmp            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCvt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMisc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMult            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMultAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShift            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSqrt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMult            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAes            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAesMix            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdPredAlu            0      0.00%     59.64% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemRead     13759104     24.60%     84.25% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemWrite      8810797     15.75%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::total     55925311                       # Type of FU issued
system.switch_cpus05.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus05.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus05.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus05.iq.fu_busy_cnt           1373726                       # FU busy when requested
system.switch_cpus05.iq.fu_busy_rate         0.024564                       # FU busy rate (busy events/executed inst)
system.switch_cpus05.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntAlu        169589     12.35%     12.35% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntMult         7610      0.55%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntDiv             0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatAdd            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCmp            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCvt            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMult            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMultAcc            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatDiv            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMisc            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatSqrt            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAdd            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAddAcc            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAlu            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCmp            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCvt            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMisc            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMult            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMultAcc            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShift            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShiftAcc            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdDiv            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSqrt            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAdd            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAlu            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCmp            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCvt            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatDiv            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMisc            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMult            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatSqrt            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAdd            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAlu            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceCmp            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAes            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAesMix            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash2            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash2            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma2            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma3            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdPredAlu            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemRead       725980     52.85%     65.75% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemWrite       470547     34.25%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.int_alu_accesses     55378954                       # Number of integer alu accesses
system.switch_cpus05.iq.int_inst_queue_reads    171984453                       # Number of integer instruction queue reads
system.switch_cpus05.iq.int_inst_queue_wakeup_accesses     51981654                       # Number of integer instruction queue wakeup accesses
system.switch_cpus05.iq.int_inst_queue_writes     61492335                       # Number of integer instruction queue writes
system.switch_cpus05.iq.iqInstsAdded         55861154                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus05.iq.iqInstsIssued        55925311                       # Number of instructions issued
system.switch_cpus05.iq.iqNonSpecInstsAdded       220718                       # Number of non-speculative instructions added to the IQ
system.switch_cpus05.iq.iqSquashedInstsExamined      7607223                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus05.iq.iqSquashedInstsIssued        15280                       # Number of squashed instructions issued
system.switch_cpus05.iq.iqSquashedNonSpecRemoved        18734                       # Number of squashed non-spec instructions that were removed
system.switch_cpus05.iq.iqSquashedOperandsExamined      4716824                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus05.iq.issued_per_cycle::samples     62583146                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::mean     0.893616                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::stdev     1.792500                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::0     43921444     70.18%     70.18% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::1      6344874     10.14%     80.32% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::2      3705160      5.92%     86.24% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::3      2226195      3.56%     89.80% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::4      1880320      3.00%     92.80% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::5      1713240      2.74%     95.54% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::6      1113981      1.78%     97.32% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::7       703290      1.12%     98.44% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::8       974642      1.56%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::total     62583146                       # Number of insts issued each cycle
system.switch_cpus05.iq.rate                 0.893613                       # Inst issue rate
system.switch_cpus05.iq.vec_alu_accesses      1920083                       # Number of vector alu accesses
system.switch_cpus05.iq.vec_inst_queue_reads      3838321                       # Number of vector instruction queue reads
system.switch_cpus05.iq.vec_inst_queue_wakeup_accesses      1594093                       # Number of vector instruction queue wakeup accesses
system.switch_cpus05.iq.vec_inst_queue_writes      2198567                       # Number of vector instruction queue writes
system.switch_cpus05.itb.accesses                   0                       # DTB accesses
system.switch_cpus05.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.hits                       0                       # DTB hits
system.switch_cpus05.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.itb.misses                     0                       # DTB misses
system.switch_cpus05.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.memDep0.conflictingLoads      1524872                       # Number of conflicting loads.
system.switch_cpus05.memDep0.conflictingStores      1288729                       # Number of conflicting stores.
system.switch_cpus05.memDep0.insertedLoads     12201605                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus05.memDep0.insertedStores      9456946                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus05.misc_regfile_reads      64639471                       # number of misc regfile reads
system.switch_cpus05.misc_regfile_writes       810699                       # number of misc regfile writes
system.switch_cpus05.numCycles               62583362                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.quiesceCycles               1355                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus05.rename.BlockCycles       9869251                       # Number of cycles rename is blocking
system.switch_cpus05.rename.CommittedMaps     49653330                       # Number of HB maps that are committed
system.switch_cpus05.rename.IQFullEvents      1146747                       # Number of times rename has blocked due to IQ full
system.switch_cpus05.rename.IdleCycles        4450310                       # Number of cycles rename is idle
system.switch_cpus05.rename.LQFullEvents     18350878                       # Number of times rename has blocked due to LQ full
system.switch_cpus05.rename.ROBFullEvents        15446                       # Number of times rename has blocked due to ROB full
system.switch_cpus05.rename.RenameLookups     90606515                       # Number of register rename lookups that rename has made
system.switch_cpus05.rename.RenamedInsts     56680591                       # Number of instructions processed by rename
system.switch_cpus05.rename.RenamedOperands     57813034                       # Number of destination operands rename has renamed
system.switch_cpus05.rename.RunCycles         7897232                       # Number of cycles rename is running
system.switch_cpus05.rename.SQFullEvents      2351299                       # Number of times rename has blocked due to SQ full
system.switch_cpus05.rename.SquashCycles       121436                       # Number of cycles rename is squashing
system.switch_cpus05.rename.UnblockCycles     22139758                       # Number of cycles rename is unblocking
system.switch_cpus05.rename.UndoneMaps        8159638                       # Number of HB maps that are undone due to squashing
system.switch_cpus05.rename.int_rename_lookups     69200746                       # Number of integer rename lookups
system.switch_cpus05.rename.serializeStallCycles     18105154                       # count of cycles rename stalled for serializing inst
system.switch_cpus05.rename.serializingInsts       238348                       # count of serializing insts renamed
system.switch_cpus05.rename.skidInsts        11461109                       # count of insts added to the skid buffer
system.switch_cpus05.rename.tempSerializingInsts       226287                       # count of temporary serializing insts renamed
system.switch_cpus05.rename.vec_rename_lookups      1276082                       # Number of vector rename lookups
system.switch_cpus05.rob.rob_reads          114152228                       # The number of ROB reads
system.switch_cpus05.rob.rob_writes         113391576                       # The number of ROB writes
system.switch_cpus05.timesIdled                    26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus05.vec_regfile_reads        1062720                       # number of vector regfile reads
system.switch_cpus05.vec_regfile_writes        531500                       # number of vector regfile writes
system.switch_cpus06.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus06.branchPred.BTBHitPct    94.771068                       # BTB Hit Percentage
system.switch_cpus06.branchPred.BTBHits       4125468                       # Number of BTB hits
system.switch_cpus06.branchPred.BTBLookups      4353088                       # Number of BTB lookups
system.switch_cpus06.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus06.branchPred.condIncorrect       124364                       # Number of conditional branches incorrect
system.switch_cpus06.branchPred.condPredicted      8548904                       # Number of conditional branches predicted
system.switch_cpus06.branchPred.indirectHits        57847                       # Number of indirect target hits.
system.switch_cpus06.branchPred.indirectLookups        67070                       # Number of indirect predictor lookups.
system.switch_cpus06.branchPred.indirectMisses         9223                       # Number of indirect misses.
system.switch_cpus06.branchPred.lookups       9879355                       # Number of BP lookups
system.switch_cpus06.branchPred.usedRAS        448605                       # Number of times the RAS was used to get a target.
system.switch_cpus06.branchPredindirectMispredicted          126                       # Number of mispredicted indirect branches.
system.switch_cpus06.cc_regfile_reads        15340065                       # number of cc regfile reads
system.switch_cpus06.cc_regfile_writes       15007605                       # number of cc regfile writes
system.switch_cpus06.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus06.commit.branchMispredicts       123105                       # The number of times a branch was mispredicted
system.switch_cpus06.commit.branches          8060652                       # Number of branches committed
system.switch_cpus06.commit.bw_lim_events      3544346                       # number cycles where commit BW limit reached
system.switch_cpus06.commit.commitNonSpecStalls       207272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus06.commit.commitSquashedInsts      7644056                       # The number of squashed insts skipped by commit
system.switch_cpus06.commit.committedInsts     40184845                       # Number of instructions committed
system.switch_cpus06.commit.committedOps     48504554                       # Number of ops (including micro ops) committed
system.switch_cpus06.commit.committed_per_cycle::samples     61531735                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::mean     0.788285                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::stdev     2.086735                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::0     50196866     81.58%     81.58% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::1      3330781      5.41%     86.99% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::2      1516024      2.46%     89.46% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::3       723953      1.18%     90.63% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::4       694707      1.13%     91.76% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::5       744983      1.21%     92.97% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::6       349170      0.57%     93.54% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::7       430905      0.70%     94.24% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::8      3544346      5.76%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::total     61531735                       # Number of insts commited each cycle
system.switch_cpus06.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus06.commit.function_calls       355255                       # Number of function calls committed.
system.switch_cpus06.commit.int_insts        43993257                       # Number of committed integer instructions.
system.switch_cpus06.commit.loads            10559091                       # Number of loads committed
system.switch_cpus06.commit.membars            289212                       # Number of memory barriers committed
system.switch_cpus06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntAlu     28756222     59.29%     59.29% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntMult      1202470      2.48%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntDiv          930      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatAdd            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCmp            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCvt            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMult            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMultAcc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatDiv            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMisc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatSqrt            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAdd            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAddAcc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAlu            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCmp            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCvt            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMisc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMult            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMultAcc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShift            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShiftAcc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdDiv            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSqrt            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAdd            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAlu            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCmp            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCvt            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatDiv            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMisc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMult            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAdd            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAlu            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceCmp            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAes            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAesMix            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma2            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma3            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdPredAlu            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemRead     10559091     21.77%     83.54% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemWrite      7985841     16.46%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::total     48504554                       # Class of committed instruction
system.switch_cpus06.commit.refs             18544932                       # Number of memory references committed
system.switch_cpus06.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus06.commit.vec_insts         1578182                       # Number of committed Vector instructions.
system.switch_cpus06.committedInsts          40184845                       # Number of Instructions Simulated
system.switch_cpus06.committedOps            48504554                       # Number of Ops (including micro ops) Simulated
system.switch_cpus06.cpi                     1.557395                       # CPI: Cycles Per Instruction
system.switch_cpus06.cpi_total               1.557395                       # CPI: Total CPI of All Threads
system.switch_cpus06.decode.BlockedCycles     50031805                       # Number of cycles decode is blocked
system.switch_cpus06.decode.BranchMispred         1268                       # Number of times decode detected a branch misprediction
system.switch_cpus06.decode.BranchResolved      3931830                       # Number of times decode resolved a branch
system.switch_cpus06.decode.DecodedInsts     57428780                       # Number of instructions handled by decode
system.switch_cpus06.decode.IdleCycles        3631599                       # Number of cycles decode is idle
system.switch_cpus06.decode.RunCycles         6736353                       # Number of cycles decode is running
system.switch_cpus06.decode.SquashCycles       124484                       # Number of cycles decode is squashing
system.switch_cpus06.decode.SquashedInsts         7446                       # Number of squashed instructions handled by decode
system.switch_cpus06.decode.UnblockCycles      2059005                       # Number of cycles decode is unblocking
system.switch_cpus06.dtb.accesses                   0                       # DTB accesses
system.switch_cpus06.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.hits                       0                       # DTB hits
system.switch_cpus06.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.dtb.misses                     0                       # DTB misses
system.switch_cpus06.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.fetch.Branches           9879355                       # Number of branches that fetch encountered
system.switch_cpus06.fetch.CacheLines         6839331                       # Number of cache lines fetched
system.switch_cpus06.fetch.Cycles            55524962                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus06.fetch.IcacheSquashes        30282                       # Number of outstanding Icache misses that were squashed
system.switch_cpus06.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.switch_cpus06.fetch.Insts             50042509                       # Number of instructions fetch has processed
system.switch_cpus06.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus06.fetch.SquashCycles        251486                       # Number of cycles fetch has spent squashing
system.switch_cpus06.fetch.branchRate        0.157858                       # Number of branch fetches per cycle
system.switch_cpus06.fetch.icacheStallCycles      6932515                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus06.fetch.predictedBranches      4631920                       # Number of branches that fetch has predicted taken
system.switch_cpus06.fetch.rate              0.799609                       # Number of inst fetches per cycle
system.switch_cpus06.fetch.rateDist::samples     62583247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::mean     0.967943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::stdev     2.318371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::0       50587605     80.83%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::1        1658388      2.65%     83.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::2        1266334      2.02%     85.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::3        1709638      2.73%     88.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::4         962272      1.54%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::5         447555      0.72%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::6        1021506      1.63%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::7         398422      0.64%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::8        4531527      7.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::total     62583247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.idleCycles                   448                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus06.iew.branchMispredicts       125182                       # Number of branch mispredicts detected at execute
system.switch_cpus06.iew.exec_branches        8677890                       # Number of branches executed
system.switch_cpus06.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus06.iew.exec_rate           0.891121                       # Inst execution rate
system.switch_cpus06.iew.exec_refs           22422300                       # number of memory reference insts executed
system.switch_cpus06.iew.exec_stores          8768141                       # Number of stores executed
system.switch_cpus06.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus06.iew.iewBlockCycles       1561023                       # Number of cycles IEW is blocking
system.switch_cpus06.iew.iewDispLoadInsts     12147504                       # Number of dispatched load instructions
system.switch_cpus06.iew.iewDispNonSpecInsts       225387                       # Number of dispatched non-speculative instructions
system.switch_cpus06.iew.iewDispSquashedInsts        24531                       # Number of squashed instructions skipped by dispatch
system.switch_cpus06.iew.iewDispStoreInsts      9448409                       # Number of dispatched store instructions
system.switch_cpus06.iew.iewDispatchedInsts     56061108                       # Number of instructions dispatched to IQ
system.switch_cpus06.iew.iewExecLoadInsts     13654159                       # Number of load instructions executed
system.switch_cpus06.iew.iewExecSquashedInsts       128666                       # Number of squashed instructions skipped in execute
system.switch_cpus06.iew.iewExecutedInsts     55769675                       # Number of executed instructions
system.switch_cpus06.iew.iewIQFullEvents        45951                       # Number of times the IQ has become full, causing a stall
system.switch_cpus06.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus06.iew.iewLSQFullEvents      7484972                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus06.iew.iewSquashCycles       124484                       # Number of cycles IEW is squashing
system.switch_cpus06.iew.iewUnblockCycles      7557632                       # Number of cycles IEW is unblocking
system.switch_cpus06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus06.iew.lsq.thread0.cacheBlocked         9088                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus06.iew.lsq.thread0.forwLoads       977369                       # Number of loads that had data forwarded from stores
system.switch_cpus06.iew.lsq.thread0.ignoredResponses          215                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.memOrderViolation         1934                       # Number of memory ordering violations
system.switch_cpus06.iew.lsq.thread0.rescheduledLoads      2053587                       # Number of loads that were rescheduled
system.switch_cpus06.iew.lsq.thread0.squashedLoads      1588405                       # Number of loads squashed
system.switch_cpus06.iew.lsq.thread0.squashedStores      1462560                       # Number of stores squashed
system.switch_cpus06.iew.memOrderViolationEvents         1934                       # Number of memory order violations
system.switch_cpus06.iew.predictedNotTakenIncorrect        76677                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus06.iew.predictedTakenIncorrect        48505                       # Number of branches that were predicted taken incorrectly
system.switch_cpus06.iew.wb_consumers        56112210                       # num instructions consuming a value
system.switch_cpus06.iew.wb_count            53572849                       # cumulative count of insts written-back
system.switch_cpus06.iew.wb_fanout           0.544885                       # average fanout of values written-back
system.switch_cpus06.iew.wb_producers        30574718                       # num instructions producing a value
system.switch_cpus06.iew.wb_rate             0.856019                       # insts written-back per cycle
system.switch_cpus06.iew.wb_sent             53599599                       # cumulative count of insts sent to commit
system.switch_cpus06.int_regfile_reads       67396408                       # number of integer regfile reads
system.switch_cpus06.int_regfile_writes      38907388                       # number of integer regfile writes
system.switch_cpus06.ipc                     0.642098                       # IPC: Instructions Per Cycle
system.switch_cpus06.ipc_total               0.642098                       # IPC: Total IPC of All Threads
system.switch_cpus06.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntAlu     32075655     57.38%     57.38% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntMult      1333951      2.39%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntDiv          930      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatAdd            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCmp            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCvt            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMult            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMultAcc            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatDiv            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMisc            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatSqrt            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAdd            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAddAcc            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAlu            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCmp            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCvt            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMisc            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMult            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMultAcc            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShift            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdDiv            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSqrt            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMult            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAes            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAesMix            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdPredAlu            0      0.00%     59.77% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemRead     13685094     24.48%     84.25% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemWrite      8802711     15.75%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::total     55898341                       # Type of FU issued
system.switch_cpus06.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus06.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus06.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus06.iq.fu_busy_cnt           1382522                       # FU busy when requested
system.switch_cpus06.iq.fu_busy_rate         0.024733                       # FU busy rate (busy events/executed inst)
system.switch_cpus06.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntAlu        171398     12.40%     12.40% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntMult         7608      0.55%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntDiv             0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatAdd            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCvt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMult            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMultAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatDiv            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMisc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatSqrt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAdd            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAddAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAlu            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCvt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMisc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMult            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMultAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShift            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShiftAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdDiv            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSqrt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAdd            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAlu            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCvt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatDiv            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMisc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMult            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatSqrt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAdd            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAlu            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAes            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAesMix            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash2            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash2            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma2            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma3            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdPredAlu            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemRead       727175     52.60%     65.55% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemWrite       476341     34.45%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.int_alu_accesses     55377638                       # Number of integer alu accesses
system.switch_cpus06.iq.int_inst_queue_reads    171972795                       # Number of integer instruction queue reads
system.switch_cpus06.iq.int_inst_queue_wakeup_accesses     51992625                       # Number of integer instruction queue wakeup accesses
system.switch_cpus06.iq.int_inst_queue_writes     61452418                       # Number of integer instruction queue writes
system.switch_cpus06.iq.iqInstsAdded         55833860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus06.iq.iqInstsIssued        55898341                       # Number of instructions issued
system.switch_cpus06.iq.iqNonSpecInstsAdded       227248                       # Number of non-speculative instructions added to the IQ
system.switch_cpus06.iq.iqSquashedInstsExamined      7556517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus06.iq.iqSquashedInstsIssued        14903                       # Number of squashed instructions issued
system.switch_cpus06.iq.iqSquashedNonSpecRemoved        19975                       # Number of squashed non-spec instructions that were removed
system.switch_cpus06.iq.iqSquashedOperandsExamined      4661385                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus06.iq.issued_per_cycle::samples     62583247                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::mean     0.893184                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::stdev     1.793489                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::0     43954733     70.23%     70.23% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::1      6333334     10.12%     80.35% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::2      3685043      5.89%     86.24% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::3      2218747      3.55%     89.79% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::4      1874957      3.00%     92.78% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::5      1712347      2.74%     95.52% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::6      1127393      1.80%     97.32% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::7       700785      1.12%     98.44% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::8       975908      1.56%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::total     62583247                       # Number of insts issued each cycle
system.switch_cpus06.iq.rate                 0.893177                       # Inst issue rate
system.switch_cpus06.iq.vec_alu_accesses      1903225                       # Number of vector alu accesses
system.switch_cpus06.iq.vec_inst_queue_reads      3804559                       # Number of vector instruction queue reads
system.switch_cpus06.iq.vec_inst_queue_wakeup_accesses      1580224                       # Number of vector instruction queue wakeup accesses
system.switch_cpus06.iq.vec_inst_queue_writes      2167028                       # Number of vector instruction queue writes
system.switch_cpus06.itb.accesses                   0                       # DTB accesses
system.switch_cpus06.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.hits                       0                       # DTB hits
system.switch_cpus06.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.itb.misses                     0                       # DTB misses
system.switch_cpus06.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.memDep0.conflictingLoads      1506061                       # Number of conflicting loads.
system.switch_cpus06.memDep0.conflictingStores      1277016                       # Number of conflicting stores.
system.switch_cpus06.memDep0.insertedLoads     12147504                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus06.memDep0.insertedStores      9448409                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus06.misc_regfile_reads      64446485                       # number of misc regfile reads
system.switch_cpus06.misc_regfile_writes       831520                       # number of misc regfile writes
system.switch_cpus06.numCycles               62583695                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.quiesceCycles               1021                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus06.rename.BlockCycles       9697475                       # Number of cycles rename is blocking
system.switch_cpus06.rename.CommittedMaps     49692151                       # Number of HB maps that are committed
system.switch_cpus06.rename.IQFullEvents      1127065                       # Number of times rename has blocked due to IQ full
system.switch_cpus06.rename.IdleCycles        4469221                       # Number of cycles rename is idle
system.switch_cpus06.rename.LQFullEvents     18116676                       # Number of times rename has blocked due to LQ full
system.switch_cpus06.rename.ROBFullEvents        14244                       # Number of times rename has blocked due to ROB full
system.switch_cpus06.rename.RenameLookups     90529352                       # Number of register rename lookups that rename has made
system.switch_cpus06.rename.RenamedInsts     56684471                       # Number of instructions processed by rename
system.switch_cpus06.rename.RenamedOperands     57809927                       # Number of destination operands rename has renamed
system.switch_cpus06.rename.RunCycles         7915287                       # Number of cycles rename is running
system.switch_cpus06.rename.SQFullEvents      2283789                       # Number of times rename has blocked due to SQ full
system.switch_cpus06.rename.SquashCycles       124484                       # Number of cycles rename is squashing
system.switch_cpus06.rename.UnblockCycles     21836088                       # Number of cycles rename is unblocking
system.switch_cpus06.rename.UndoneMaps        8117741                       # Number of HB maps that are undone due to squashing
system.switch_cpus06.rename.int_rename_lookups     69167004                       # Number of integer rename lookups
system.switch_cpus06.rename.serializeStallCycles     18540690                       # count of cycles rename stalled for serializing inst
system.switch_cpus06.rename.serializingInsts       245368                       # count of serializing insts renamed
system.switch_cpus06.rename.skidInsts        11362355                       # count of insts added to the skid buffer
system.switch_cpus06.rename.tempSerializingInsts       233254                       # count of temporary serializing insts renamed
system.switch_cpus06.rename.vec_rename_lookups      1260930                       # Number of vector rename lookups
system.switch_cpus06.rob.rob_reads          114132223                       # The number of ROB reads
system.switch_cpus06.rob.rob_writes         113349433                       # The number of ROB writes
system.switch_cpus06.timesIdled                    28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus06.vec_regfile_reads        1053476                       # number of vector regfile reads
system.switch_cpus06.vec_regfile_writes        526874                       # number of vector regfile writes
system.switch_cpus07.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus07.branchPred.BTBHitPct    95.112537                       # BTB Hit Percentage
system.switch_cpus07.branchPred.BTBHits       4118545                       # Number of BTB hits
system.switch_cpus07.branchPred.BTBLookups      4330181                       # Number of BTB lookups
system.switch_cpus07.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus07.branchPred.condIncorrect       122201                       # Number of conditional branches incorrect
system.switch_cpus07.branchPred.condPredicted      8511779                       # Number of conditional branches predicted
system.switch_cpus07.branchPred.indirectHits        55373                       # Number of indirect target hits.
system.switch_cpus07.branchPred.indirectLookups        65486                       # Number of indirect predictor lookups.
system.switch_cpus07.branchPred.indirectMisses        10113                       # Number of indirect misses.
system.switch_cpus07.branchPred.lookups       9820646                       # Number of BP lookups
system.switch_cpus07.branchPred.usedRAS        446971                       # Number of times the RAS was used to get a target.
system.switch_cpus07.branchPredindirectMispredicted          123                       # Number of mispredicted indirect branches.
system.switch_cpus07.cc_regfile_reads        15303843                       # number of cc regfile reads
system.switch_cpus07.cc_regfile_writes       14954403                       # number of cc regfile writes
system.switch_cpus07.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus07.commit.branchMispredicts       121178                       # The number of times a branch was mispredicted
system.switch_cpus07.commit.branches          7998925                       # Number of branches committed
system.switch_cpus07.commit.bw_lim_events      3526471                       # number cycles where commit BW limit reached
system.switch_cpus07.commit.commitNonSpecStalls       199410                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus07.commit.commitSquashedInsts      7732982                       # The number of squashed insts skipped by commit
system.switch_cpus07.commit.committedInsts     39936126                       # Number of instructions committed
system.switch_cpus07.commit.committedOps     48221484                       # Number of ops (including micro ops) committed
system.switch_cpus07.commit.committed_per_cycle::samples     61524790                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::mean     0.783773                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::stdev     2.081591                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::0     50252009     81.68%     81.68% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::1      3314749      5.39%     87.07% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::2      1509561      2.45%     89.52% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::3       720436      1.17%     90.69% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::4       690994      1.12%     91.81% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::5       741243      1.20%     93.02% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::6       340943      0.55%     93.57% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::7       428384      0.70%     94.27% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::8      3526471      5.73%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::total     61524790                       # Number of insts commited each cycle
system.switch_cpus07.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus07.commit.function_calls       352221                       # Number of function calls committed.
system.switch_cpus07.commit.int_insts        43730150                       # Number of committed integer instructions.
system.switch_cpus07.commit.loads            10531031                       # Number of loads committed
system.switch_cpus07.commit.membars            280292                       # Number of memory barriers committed
system.switch_cpus07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntAlu     28539374     59.18%     59.18% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntMult      1209284      2.51%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntDiv          916      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCvt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMultAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatDiv            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMisc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAddAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCvt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMisc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMultAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShift            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShiftAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdDiv            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCvt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatDiv            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMisc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAes            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAesMix            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma2            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma3            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdPredAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemRead     10531031     21.84%     83.53% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemWrite      7940879     16.47%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::total     48221484                       # Class of committed instruction
system.switch_cpus07.commit.refs             18471910                       # Number of memory references committed
system.switch_cpus07.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus07.commit.vec_insts         1584276                       # Number of committed Vector instructions.
system.switch_cpus07.committedInsts          39936126                       # Number of Instructions Simulated
system.switch_cpus07.committedOps            48221484                       # Number of Ops (including micro ops) Simulated
system.switch_cpus07.cpi                     1.567098                       # CPI: Cycles Per Instruction
system.switch_cpus07.cpi_total               1.567098                       # CPI: Total CPI of All Threads
system.switch_cpus07.decode.BlockedCycles     50094601                       # Number of cycles decode is blocked
system.switch_cpus07.decode.BranchMispred         1032                       # Number of times decode detected a branch misprediction
system.switch_cpus07.decode.BranchResolved      3925039                       # Number of times decode resolved a branch
system.switch_cpus07.decode.DecodedInsts     57202669                       # Number of instructions handled by decode
system.switch_cpus07.decode.IdleCycles        3605457                       # Number of cycles decode is idle
system.switch_cpus07.decode.RunCycles         6684500                       # Number of cycles decode is running
system.switch_cpus07.decode.SquashCycles       122641                       # Number of cycles decode is squashing
system.switch_cpus07.decode.SquashedInsts         5557                       # Number of squashed instructions handled by decode
system.switch_cpus07.decode.UnblockCycles      2075989                       # Number of cycles decode is unblocking
system.switch_cpus07.dtb.accesses                   0                       # DTB accesses
system.switch_cpus07.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.hits                       0                       # DTB hits
system.switch_cpus07.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.dtb.misses                     0                       # DTB misses
system.switch_cpus07.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.fetch.Branches           9820646                       # Number of branches that fetch encountered
system.switch_cpus07.fetch.CacheLines         6817551                       # Number of cache lines fetched
system.switch_cpus07.fetch.Cycles            55549583                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus07.fetch.IcacheSquashes        28829                       # Number of outstanding Icache misses that were squashed
system.switch_cpus07.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.switch_cpus07.fetch.Insts             49844278                       # Number of instructions fetch has processed
system.switch_cpus07.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus07.fetch.SquashCycles        247328                       # Number of cycles fetch has spent squashing
system.switch_cpus07.fetch.branchRate        0.156920                       # Number of branch fetches per cycle
system.switch_cpus07.fetch.icacheStallCycles      6909920                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus07.fetch.predictedBranches      4620889                       # Number of branches that fetch has predicted taken
system.switch_cpus07.fetch.rate              0.796440                       # Number of inst fetches per cycle
system.switch_cpus07.fetch.rateDist::samples     62583191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::mean     0.964300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::stdev     2.314260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::0       50615196     80.88%     80.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::1        1663345      2.66%     83.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::2        1272380      2.03%     85.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::3        1710489      2.73%     88.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::4         954077      1.52%     89.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::5         436901      0.70%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::6        1019356      1.63%     92.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::7         399139      0.64%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::8        4512308      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::total     62583191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.idleCycles                   645                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus07.iew.branchMispredicts       123033                       # Number of branch mispredicts detected at execute
system.switch_cpus07.iew.exec_branches        8621863                       # Number of branches executed
system.switch_cpus07.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus07.iew.exec_rate           0.887957                       # Inst execution rate
system.switch_cpus07.iew.exec_refs           22403654                       # number of memory reference insts executed
system.switch_cpus07.iew.exec_stores          8732015                       # Number of stores executed
system.switch_cpus07.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus07.iew.iewBlockCycles       1594059                       # Number of cycles IEW is blocking
system.switch_cpus07.iew.iewDispLoadInsts     12151340                       # Number of dispatched load instructions
system.switch_cpus07.iew.iewDispNonSpecInsts       216574                       # Number of dispatched non-speculative instructions
system.switch_cpus07.iew.iewDispSquashedInsts        26217                       # Number of squashed instructions skipped by dispatch
system.switch_cpus07.iew.iewDispStoreInsts      9411951                       # Number of dispatched store instructions
system.switch_cpus07.iew.iewDispatchedInsts     55866225                       # Number of instructions dispatched to IQ
system.switch_cpus07.iew.iewExecLoadInsts     13671639                       # Number of load instructions executed
system.switch_cpus07.iew.iewExecSquashedInsts       124175                       # Number of squashed instructions skipped in execute
system.switch_cpus07.iew.iewExecutedInsts     55571743                       # Number of executed instructions
system.switch_cpus07.iew.iewIQFullEvents        46989                       # Number of times the IQ has become full, causing a stall
system.switch_cpus07.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus07.iew.iewLSQFullEvents      7611277                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus07.iew.iewSquashCycles       122641                       # Number of cycles IEW is squashing
system.switch_cpus07.iew.iewUnblockCycles      7685108                       # Number of cycles IEW is unblocking
system.switch_cpus07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus07.iew.lsq.thread0.cacheBlocked         9148                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus07.iew.lsq.thread0.forwLoads       975295                       # Number of loads that had data forwarded from stores
system.switch_cpus07.iew.lsq.thread0.ignoredResponses          183                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.memOrderViolation         1883                       # Number of memory ordering violations
system.switch_cpus07.iew.lsq.thread0.rescheduledLoads      2075554                       # Number of loads that were rescheduled
system.switch_cpus07.iew.lsq.thread0.squashedLoads      1620286                       # Number of loads squashed
system.switch_cpus07.iew.lsq.thread0.squashedStores      1471053                       # Number of stores squashed
system.switch_cpus07.iew.memOrderViolationEvents         1883                       # Number of memory order violations
system.switch_cpus07.iew.predictedNotTakenIncorrect        75144                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus07.iew.predictedTakenIncorrect        47889                       # Number of branches that were predicted taken incorrectly
system.switch_cpus07.iew.wb_consumers        55977608                       # num instructions consuming a value
system.switch_cpus07.iew.wb_count            53352618                       # cumulative count of insts written-back
system.switch_cpus07.iew.wb_fanout           0.544776                       # average fanout of values written-back
system.switch_cpus07.iew.wb_producers        30495281                       # num instructions producing a value
system.switch_cpus07.iew.wb_rate             0.852498                       # insts written-back per cycle
system.switch_cpus07.iew.wb_sent             53378426                       # cumulative count of insts sent to commit
system.switch_cpus07.int_regfile_reads       67167451                       # number of integer regfile reads
system.switch_cpus07.int_regfile_writes      38757449                       # number of integer regfile writes
system.switch_cpus07.ipc                     0.638122                       # IPC: Instructions Per Cycle
system.switch_cpus07.ipc_total               0.638122                       # IPC: Total IPC of All Threads
system.switch_cpus07.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntAlu     31883233     57.25%     57.25% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntMult      1345378      2.42%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntDiv          916      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatAdd            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCmp            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCvt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMult            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMultAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatDiv            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMisc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatSqrt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAdd            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAddAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAlu            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCmp            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCvt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMisc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMult            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMultAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShift            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdDiv            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSqrt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMult            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAes            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAesMix            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdPredAlu            0      0.00%     59.66% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemRead     13701246     24.60%     84.26% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemWrite      8765145     15.74%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::total     55695918                       # Type of FU issued
system.switch_cpus07.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus07.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus07.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus07.iq.fu_busy_cnt           1365852                       # FU busy when requested
system.switch_cpus07.iq.fu_busy_rate         0.024523                       # FU busy rate (busy events/executed inst)
system.switch_cpus07.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntAlu        166989     12.23%     12.23% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntMult         7483      0.55%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntDiv             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatAdd            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCmp            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCvt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMult            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMultAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatDiv            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMisc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatSqrt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAdd            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAddAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAlu            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCmp            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCvt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMisc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMult            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMultAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShift            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShiftAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdDiv            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSqrt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAdd            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAlu            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCmp            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCvt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatDiv            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMisc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMult            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatSqrt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAdd            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAlu            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceCmp            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAes            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAesMix            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash2            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash2            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma2            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma3            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdPredAlu            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemRead       723264     52.95%     65.73% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemWrite       468116     34.27%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.int_alu_accesses     55152153                       # Number of integer alu accesses
system.switch_cpus07.iq.int_inst_queue_reads    171538336                       # Number of integer instruction queue reads
system.switch_cpus07.iq.int_inst_queue_wakeup_accesses     51766352                       # Number of integer instruction queue wakeup accesses
system.switch_cpus07.iq.int_inst_queue_writes     61324838                       # Number of integer instruction queue writes
system.switch_cpus07.iq.iqInstsAdded         55647918                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus07.iq.iqInstsIssued        55695918                       # Number of instructions issued
system.switch_cpus07.iq.iqNonSpecInstsAdded       218307                       # Number of non-speculative instructions added to the IQ
system.switch_cpus07.iq.iqSquashedInstsExamined      7644611                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus07.iq.iqSquashedInstsIssued        14827                       # Number of squashed instructions issued
system.switch_cpus07.iq.iqSquashedNonSpecRemoved        18896                       # Number of squashed non-spec instructions that were removed
system.switch_cpus07.iq.iqSquashedOperandsExamined      4726450                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus07.iq.issued_per_cycle::samples     62583191                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::mean     0.889950                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::stdev     1.789075                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::0     43980803     70.28%     70.28% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::1      6336365     10.12%     80.40% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::2      3692154      5.90%     86.30% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::3      2216947      3.54%     89.84% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::4      1875994      3.00%     92.84% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::5      1701939      2.72%     95.56% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::6      1111400      1.78%     97.34% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::7       698379      1.12%     98.45% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::8       969210      1.55%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::total     62583191                       # Number of insts issued each cycle
system.switch_cpus07.iq.rate                 0.889941                       # Inst issue rate
system.switch_cpus07.iq.vec_alu_accesses      1909617                       # Number of vector alu accesses
system.switch_cpus07.iq.vec_inst_queue_reads      3817370                       # Number of vector instruction queue reads
system.switch_cpus07.iq.vec_inst_queue_wakeup_accesses      1586266                       # Number of vector instruction queue wakeup accesses
system.switch_cpus07.iq.vec_inst_queue_writes      2187788                       # Number of vector instruction queue writes
system.switch_cpus07.itb.accesses                   0                       # DTB accesses
system.switch_cpus07.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.hits                       0                       # DTB hits
system.switch_cpus07.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.itb.misses                     0                       # DTB misses
system.switch_cpus07.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.memDep0.conflictingLoads      1519982                       # Number of conflicting loads.
system.switch_cpus07.memDep0.conflictingStores      1285484                       # Number of conflicting stores.
system.switch_cpus07.memDep0.insertedLoads     12151340                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus07.memDep0.insertedStores      9411951                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus07.misc_regfile_reads      64350496                       # number of misc regfile reads
system.switch_cpus07.misc_regfile_writes       799804                       # number of misc regfile writes
system.switch_cpus07.numCycles               62583836                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.quiesceCycles                880                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus07.rename.BlockCycles       9904632                       # Number of cycles rename is blocking
system.switch_cpus07.rename.CommittedMaps     49404056                       # Number of HB maps that are committed
system.switch_cpus07.rename.IQFullEvents      1145921                       # Number of times rename has blocked due to IQ full
system.switch_cpus07.rename.IdleCycles        4446990                       # Number of cycles rename is idle
system.switch_cpus07.rename.LQFullEvents     18394296                       # Number of times rename has blocked due to LQ full
system.switch_cpus07.rename.ROBFullEvents        15654                       # Number of times rename has blocked due to ROB full
system.switch_cpus07.rename.RenameLookups     90284046                       # Number of register rename lookups that rename has made
system.switch_cpus07.rename.RenamedInsts     56467580                       # Number of instructions processed by rename
system.switch_cpus07.rename.RenamedOperands     57605081                       # Number of destination operands rename has renamed
system.switch_cpus07.rename.RunCycles         7873996                       # Number of cycles rename is running
system.switch_cpus07.rename.SQFullEvents      2361367                       # Number of times rename has blocked due to SQ full
system.switch_cpus07.rename.SquashCycles       122641                       # Number of cycles rename is squashing
system.switch_cpus07.rename.UnblockCycles     22193767                       # Number of cycles rename is unblocking
system.switch_cpus07.rename.UndoneMaps        8200881                       # Number of HB maps that are undone due to squashing
system.switch_cpus07.rename.int_rename_lookups     68908405                       # Number of integer rename lookups
system.switch_cpus07.rename.serializeStallCycles     18041160                       # count of cycles rename stalled for serializing inst
system.switch_cpus07.rename.serializingInsts       235823                       # count of serializing insts renamed
system.switch_cpus07.rename.skidInsts        11440451                       # count of insts added to the skid buffer
system.switch_cpus07.rename.tempSerializingInsts       224005                       # count of temporary serializing insts renamed
system.switch_cpus07.rename.vec_rename_lookups      1269450                       # Number of vector rename lookups
system.switch_cpus07.rob.rob_reads          113947748                       # The number of ROB reads
system.switch_cpus07.rob.rob_writes         112968114                       # The number of ROB writes
system.switch_cpus07.timesIdled                    30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus07.vec_regfile_reads        1057503                       # number of vector regfile reads
system.switch_cpus07.vec_regfile_writes        528897                       # number of vector regfile writes
system.switch_cpus08.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus08.branchPred.BTBHitPct    95.565286                       # BTB Hit Percentage
system.switch_cpus08.branchPred.BTBHits       4120412                       # Number of BTB hits
system.switch_cpus08.branchPred.BTBLookups      4311620                       # Number of BTB lookups
system.switch_cpus08.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus08.branchPred.condIncorrect       123592                       # Number of conditional branches incorrect
system.switch_cpus08.branchPred.condPredicted      8529898                       # Number of conditional branches predicted
system.switch_cpus08.branchPred.indirectHits        54221                       # Number of indirect target hits.
system.switch_cpus08.branchPred.indirectLookups        63102                       # Number of indirect predictor lookups.
system.switch_cpus08.branchPred.indirectMisses         8881                       # Number of indirect misses.
system.switch_cpus08.branchPred.lookups       9830491                       # Number of BP lookups
system.switch_cpus08.branchPred.usedRAS        448189                       # Number of times the RAS was used to get a target.
system.switch_cpus08.branchPredindirectMispredicted          132                       # Number of mispredicted indirect branches.
system.switch_cpus08.cc_regfile_reads        15308322                       # number of cc regfile reads
system.switch_cpus08.cc_regfile_writes       14979933                       # number of cc regfile writes
system.switch_cpus08.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus08.commit.branchMispredicts       122216                       # The number of times a branch was mispredicted
system.switch_cpus08.commit.branches          7987146                       # Number of branches committed
system.switch_cpus08.commit.bw_lim_events      3542566                       # number cycles where commit BW limit reached
system.switch_cpus08.commit.commitNonSpecStalls       192644                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus08.commit.commitSquashedInsts      7835348                       # The number of squashed insts skipped by commit
system.switch_cpus08.commit.committedInsts     39980077                       # Number of instructions committed
system.switch_cpus08.commit.committedOps     48308263                       # Number of ops (including micro ops) committed
system.switch_cpus08.commit.committed_per_cycle::samples     61509084                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::mean     0.785384                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::stdev     2.085149                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::0     50255666     81.70%     81.70% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::1      3285083      5.34%     87.05% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::2      1505830      2.45%     89.49% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::3       717391      1.17%     90.66% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::4       693391      1.13%     91.79% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::5       742674      1.21%     92.99% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::6       333496      0.54%     93.54% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::7       432987      0.70%     94.24% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::8      3542566      5.76%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::total     61509084                       # Number of insts commited each cycle
system.switch_cpus08.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus08.commit.function_calls       352309                       # Number of function calls committed.
system.switch_cpus08.commit.int_insts        43826447                       # Number of committed integer instructions.
system.switch_cpus08.commit.loads            10591299                       # Number of loads committed
system.switch_cpus08.commit.membars            272925                       # Number of memory barriers committed
system.switch_cpus08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntAlu     28521898     59.04%     59.04% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntMult      1223052      2.53%     61.57% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntDiv          904      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatAdd            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCmp            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCvt            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMult            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMultAcc            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatDiv            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMisc            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatSqrt            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAdd            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAddAcc            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAlu            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCmp            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCvt            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMisc            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMult            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMultAcc            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShift            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShiftAcc            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdDiv            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSqrt            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAdd            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAlu            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCmp            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCvt            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatDiv            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMisc            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMult            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAdd            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAlu            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceCmp            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAes            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAesMix            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma2            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma3            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdPredAlu            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemRead     10591299     21.92%     83.50% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemWrite      7971110     16.50%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::total     48308263                       # Class of committed instruction
system.switch_cpus08.commit.refs             18562409                       # Number of memory references committed
system.switch_cpus08.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus08.commit.vec_insts         1606536                       # Number of committed Vector instructions.
system.switch_cpus08.committedInsts          39980077                       # Number of Instructions Simulated
system.switch_cpus08.committedOps            48308263                       # Number of Ops (including micro ops) Simulated
system.switch_cpus08.cpi                     1.565358                       # CPI: Cycles Per Instruction
system.switch_cpus08.cpi_total               1.565358                       # CPI: Total CPI of All Threads
system.switch_cpus08.decode.BlockedCycles     50093026                       # Number of cycles decode is blocked
system.switch_cpus08.decode.BranchMispred         1448                       # Number of times decode detected a branch misprediction
system.switch_cpus08.decode.BranchResolved      3928114                       # Number of times decode resolved a branch
system.switch_cpus08.decode.DecodedInsts     57396199                       # Number of instructions handled by decode
system.switch_cpus08.decode.IdleCycles        3595600                       # Number of cycles decode is idle
system.switch_cpus08.decode.RunCycles         6664767                       # Number of cycles decode is running
system.switch_cpus08.decode.SquashCycles       123593                       # Number of cycles decode is squashing
system.switch_cpus08.decode.SquashedInsts         8435                       # Number of squashed instructions handled by decode
system.switch_cpus08.decode.UnblockCycles      2105636                       # Number of cycles decode is unblocking
system.switch_cpus08.dtb.accesses                   0                       # DTB accesses
system.switch_cpus08.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.hits                       0                       # DTB hits
system.switch_cpus08.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.dtb.misses                     0                       # DTB misses
system.switch_cpus08.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.fetch.Branches           9830491                       # Number of branches that fetch encountered
system.switch_cpus08.fetch.CacheLines         6819586                       # Number of cache lines fetched
system.switch_cpus08.fetch.Cycles            55545499                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus08.fetch.IcacheSquashes        29801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus08.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.switch_cpus08.fetch.Insts             49993128                       # Number of instructions fetch has processed
system.switch_cpus08.fetch.MiscStallCycles           17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus08.fetch.SquashCycles        249938                       # Number of cycles fetch has spent squashing
system.switch_cpus08.fetch.branchRate        0.157079                       # Number of branch fetches per cycle
system.switch_cpus08.fetch.icacheStallCycles      6912136                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus08.fetch.predictedBranches      4622822                       # Number of branches that fetch has predicted taken
system.switch_cpus08.fetch.rate              0.798828                       # Number of inst fetches per cycle
system.switch_cpus08.fetch.rateDist::samples     62582625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::mean     0.967662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::stdev     2.318368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::0       50584726     80.83%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::1        1664931      2.66%     83.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::2        1267593      2.03%     85.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::3        1722368      2.75%     88.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::4         952937      1.52%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::5         431488      0.69%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::6        1022592      1.63%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::7         401070      0.64%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::8        4534920      7.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::total     62582625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.idleCycles                   493                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus08.iew.branchMispredicts       124575                       # Number of branch mispredicts detected at execute
system.switch_cpus08.iew.exec_branches        8622941                       # Number of branches executed
system.switch_cpus08.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus08.iew.exec_rate           0.891190                       # Inst execution rate
system.switch_cpus08.iew.exec_refs           22559188                       # number of memory reference insts executed
system.switch_cpus08.iew.exec_stores          8768645                       # Number of stores executed
system.switch_cpus08.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus08.iew.iewBlockCycles       1616529                       # Number of cycles IEW is blocking
system.switch_cpus08.iew.iewDispLoadInsts     12235136                       # Number of dispatched load instructions
system.switch_cpus08.iew.iewDispNonSpecInsts       210378                       # Number of dispatched non-speculative instructions
system.switch_cpus08.iew.iewDispSquashedInsts        25409                       # Number of squashed instructions skipped by dispatch
system.switch_cpus08.iew.iewDispStoreInsts      9453186                       # Number of dispatched store instructions
system.switch_cpus08.iew.iewDispatchedInsts     56057790                       # Number of instructions dispatched to IQ
system.switch_cpus08.iew.iewExecLoadInsts     13790543                       # Number of load instructions executed
system.switch_cpus08.iew.iewExecSquashedInsts       125137                       # Number of squashed instructions skipped in execute
system.switch_cpus08.iew.iewExecutedInsts     55773456                       # Number of executed instructions
system.switch_cpus08.iew.iewIQFullEvents        48753                       # Number of times the IQ has become full, causing a stall
system.switch_cpus08.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus08.iew.iewLSQFullEvents      7726315                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus08.iew.iewSquashCycles       123593                       # Number of cycles IEW is squashing
system.switch_cpus08.iew.iewUnblockCycles      7803410                       # Number of cycles IEW is unblocking
system.switch_cpus08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus08.iew.lsq.thread0.cacheBlocked         9402                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus08.iew.lsq.thread0.forwLoads       982519                       # Number of loads that had data forwarded from stores
system.switch_cpus08.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.memOrderViolation         1929                       # Number of memory ordering violations
system.switch_cpus08.iew.lsq.thread0.rescheduledLoads      2115141                       # Number of loads that were rescheduled
system.switch_cpus08.iew.lsq.thread0.squashedLoads      1643804                       # Number of loads squashed
system.switch_cpus08.iew.lsq.thread0.squashedStores      1482052                       # Number of stores squashed
system.switch_cpus08.iew.memOrderViolationEvents         1929                       # Number of memory order violations
system.switch_cpus08.iew.predictedNotTakenIncorrect        77645                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus08.iew.predictedTakenIncorrect        46930                       # Number of branches that were predicted taken incorrectly
system.switch_cpus08.iew.wb_consumers        56259580                       # num instructions consuming a value
system.switch_cpus08.iew.wb_count            53512077                       # cumulative count of insts written-back
system.switch_cpus08.iew.wb_fanout           0.544508                       # average fanout of values written-back
system.switch_cpus08.iew.wb_producers        30633782                       # num instructions producing a value
system.switch_cpus08.iew.wb_rate             0.855056                       # insts written-back per cycle
system.switch_cpus08.iew.wb_sent             53538721                       # cumulative count of insts sent to commit
system.switch_cpus08.int_regfile_reads       67444249                       # number of integer regfile reads
system.switch_cpus08.int_regfile_writes      38891895                       # number of integer regfile writes
system.switch_cpus08.ipc                     0.638832                       # IPC: Instructions Per Cycle
system.switch_cpus08.ipc_total               0.638832                       # IPC: Total IPC of All Threads
system.switch_cpus08.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntAlu     31913740     57.09%     57.09% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntMult      1361241      2.44%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntDiv          904      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAddAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShift            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAes            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAesMix            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdPredAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemRead     13821607     24.73%     84.26% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemWrite      8801101     15.74%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::total     55898593                       # Type of FU issued
system.switch_cpus08.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus08.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus08.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus08.iq.fu_busy_cnt           1364121                       # FU busy when requested
system.switch_cpus08.iq.fu_busy_rate         0.024403                       # FU busy rate (busy events/executed inst)
system.switch_cpus08.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntAlu        164213     12.04%     12.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntMult         7505      0.55%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntDiv             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAddAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShift            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShiftAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAes            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAesMix            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash2            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash2            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma2            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma3            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdPredAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemRead       728184     53.38%     65.97% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemWrite       464219     34.03%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.int_alu_accesses     55328148                       # Number of integer alu accesses
system.switch_cpus08.iq.int_inst_queue_reads    171891181                       # Number of integer instruction queue reads
system.switch_cpus08.iq.int_inst_queue_wakeup_accesses     51903416                       # Number of integer instruction queue wakeup accesses
system.switch_cpus08.iq.int_inst_queue_writes     61587276                       # Number of integer instruction queue writes
system.switch_cpus08.iq.iqInstsAdded         55845703                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus08.iq.iqInstsIssued        55898593                       # Number of instructions issued
system.switch_cpus08.iq.iqNonSpecInstsAdded       212087                       # Number of non-speculative instructions added to the IQ
system.switch_cpus08.iq.iqSquashedInstsExamined      7749392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus08.iq.iqSquashedInstsIssued        14567                       # Number of squashed instructions issued
system.switch_cpus08.iq.iqSquashedNonSpecRemoved        19443                       # Number of squashed non-spec instructions that were removed
system.switch_cpus08.iq.iqSquashedOperandsExamined      4798670                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus08.iq.issued_per_cycle::samples     62582625                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::mean     0.893197                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::stdev     1.791599                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::0     43925732     70.19%     70.19% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::1      6340965     10.13%     80.32% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::2      3699028      5.91%     86.23% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::3      2231321      3.57%     89.80% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::4      1893554      3.03%     92.82% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::5      1708532      2.73%     95.55% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::6      1111644      1.78%     97.33% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::7       695923      1.11%     98.44% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::8       975926      1.56%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::total     62582625                       # Number of insts issued each cycle
system.switch_cpus08.iq.rate                 0.893190                       # Inst issue rate
system.switch_cpus08.iq.vec_alu_accesses      1934566                       # Number of vector alu accesses
system.switch_cpus08.iq.vec_inst_queue_reads      3867318                       # Number of vector instruction queue reads
system.switch_cpus08.iq.vec_inst_queue_wakeup_accesses      1608661                       # Number of vector instruction queue wakeup accesses
system.switch_cpus08.iq.vec_inst_queue_writes      2221726                       # Number of vector instruction queue writes
system.switch_cpus08.itb.accesses                   0                       # DTB accesses
system.switch_cpus08.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.hits                       0                       # DTB hits
system.switch_cpus08.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.itb.misses                     0                       # DTB misses
system.switch_cpus08.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.memDep0.conflictingLoads      1541212                       # Number of conflicting loads.
system.switch_cpus08.memDep0.conflictingStores      1292355                       # Number of conflicting stores.
system.switch_cpus08.memDep0.insertedLoads     12235136                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus08.memDep0.insertedStores      9453186                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus08.misc_regfile_reads      64741615                       # number of misc regfile reads
system.switch_cpus08.misc_regfile_writes       773253                       # number of misc regfile writes
system.switch_cpus08.numCycles               62583118                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.quiesceCycles               1598                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus08.rename.BlockCycles      10032250                       # Number of cycles rename is blocking
system.switch_cpus08.rename.CommittedMaps     49476984                       # Number of HB maps that are committed
system.switch_cpus08.rename.IQFullEvents      1174184                       # Number of times rename has blocked due to IQ full
system.switch_cpus08.rename.IdleCycles        4445146                       # Number of cycles rename is idle
system.switch_cpus08.rename.LQFullEvents     18725661                       # Number of times rename has blocked due to LQ full
system.switch_cpus08.rename.ROBFullEvents        15935                       # Number of times rename has blocked due to ROB full
system.switch_cpus08.rename.RenameLookups     90656549                       # Number of register rename lookups that rename has made
system.switch_cpus08.rename.RenamedInsts     56660877                       # Number of instructions processed by rename
system.switch_cpus08.rename.RenamedOperands     57797564                       # Number of destination operands rename has renamed
system.switch_cpus08.rename.RunCycles         7874138                       # Number of cycles rename is running
system.switch_cpus08.rename.SQFullEvents      2538051                       # Number of times rename has blocked due to SQ full
system.switch_cpus08.rename.SquashCycles       123593                       # Number of cycles rename is squashing
system.switch_cpus08.rename.UnblockCycles     22712069                       # Number of cycles rename is unblocking
system.switch_cpus08.rename.UndoneMaps        8320444                       # Number of HB maps that are undone due to squashing
system.switch_cpus08.rename.int_rename_lookups     69185666                       # Number of integer rename lookups
system.switch_cpus08.rename.serializeStallCycles     17395425                       # count of cycles rename stalled for serializing inst
system.switch_cpus08.rename.serializingInsts       228837                       # count of serializing insts renamed
system.switch_cpus08.rename.skidInsts        11582002                       # count of insts added to the skid buffer
system.switch_cpus08.rename.tempSerializingInsts       217941                       # count of temporary serializing insts renamed
system.switch_cpus08.rename.vec_rename_lookups      1287690                       # Number of vector rename lookups
system.switch_cpus08.rob.rob_reads          114105878                       # The number of ROB reads
system.switch_cpus08.rob.rob_writes         113361350                       # The number of ROB writes
system.switch_cpus08.timesIdled                    27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus08.vec_regfile_reads        1072443                       # number of vector regfile reads
system.switch_cpus08.vec_regfile_writes        536350                       # number of vector regfile writes
system.switch_cpus09.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus09.branchPred.BTBHitPct    95.008531                       # BTB Hit Percentage
system.switch_cpus09.branchPred.BTBHits       4144769                       # Number of BTB hits
system.switch_cpus09.branchPred.BTBLookups      4362523                       # Number of BTB lookups
system.switch_cpus09.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus09.branchPred.condIncorrect       121660                       # Number of conditional branches incorrect
system.switch_cpus09.branchPred.condPredicted      8573420                       # Number of conditional branches predicted
system.switch_cpus09.branchPred.indirectHits        55223                       # Number of indirect target hits.
system.switch_cpus09.branchPred.indirectLookups        65093                       # Number of indirect predictor lookups.
system.switch_cpus09.branchPred.indirectMisses         9870                       # Number of indirect misses.
system.switch_cpus09.branchPred.lookups       9886811                       # Number of BP lookups
system.switch_cpus09.branchPred.usedRAS        449712                       # Number of times the RAS was used to get a target.
system.switch_cpus09.branchPredindirectMispredicted          114                       # Number of mispredicted indirect branches.
system.switch_cpus09.cc_regfile_reads        15380268                       # number of cc regfile reads
system.switch_cpus09.cc_regfile_writes       15057705                       # number of cc regfile writes
system.switch_cpus09.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus09.commit.branchMispredicts       120836                       # The number of times a branch was mispredicted
system.switch_cpus09.commit.branches          8054517                       # Number of branches committed
system.switch_cpus09.commit.bw_lim_events      3561723                       # number cycles where commit BW limit reached
system.switch_cpus09.commit.commitNonSpecStalls       200092                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus09.commit.commitSquashedInsts      7806244                       # The number of squashed insts skipped by commit
system.switch_cpus09.commit.committedInsts     40259810                       # Number of instructions committed
system.switch_cpus09.commit.committedOps     48620968                       # Number of ops (including micro ops) committed
system.switch_cpus09.commit.committed_per_cycle::samples     61516740                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::mean     0.790370                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::stdev     2.090240                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::0     50177696     81.57%     81.57% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::1      3316693      5.39%     86.96% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::2      1519908      2.47%     89.43% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::3       722614      1.17%     90.60% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::4       697605      1.13%     91.74% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::5       744669      1.21%     92.95% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::6       341756      0.56%     93.50% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::7       434076      0.71%     94.21% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::8      3561723      5.79%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::total     61516740                       # Number of insts commited each cycle
system.switch_cpus09.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus09.commit.function_calls       354797                       # Number of function calls committed.
system.switch_cpus09.commit.int_insts        44109354                       # Number of committed integer instructions.
system.switch_cpus09.commit.loads            10634466                       # Number of loads committed
system.switch_cpus09.commit.membars            282664                       # Number of memory barriers committed
system.switch_cpus09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntAlu     28749283     59.13%     59.13% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntMult      1223488      2.52%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntDiv          902      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMult            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMultAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatDiv            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMisc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatSqrt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAddAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAlu            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCvt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMisc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMult            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMultAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShift            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShiftAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdDiv            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSqrt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAlu            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCvt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatDiv            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMisc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMult            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAlu            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAes            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAesMix            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma3            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdPredAlu            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemRead     10634466     21.87%     83.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemWrite      8012829     16.48%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::total     48620968                       # Class of committed instruction
system.switch_cpus09.commit.refs             18647295                       # Number of memory references committed
system.switch_cpus09.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus09.commit.vec_insts         1602150                       # Number of committed Vector instructions.
system.switch_cpus09.committedInsts          40259810                       # Number of Instructions Simulated
system.switch_cpus09.committedOps            48620968                       # Number of Ops (including micro ops) Simulated
system.switch_cpus09.cpi                     1.554464                       # CPI: Cycles Per Instruction
system.switch_cpus09.cpi_total               1.554464                       # CPI: Total CPI of All Threads
system.switch_cpus09.decode.BlockedCycles     50024014                       # Number of cycles decode is blocked
system.switch_cpus09.decode.BranchMispred          833                       # Number of times decode detected a branch misprediction
system.switch_cpus09.decode.BranchResolved      3950151                       # Number of times decode resolved a branch
system.switch_cpus09.decode.DecodedInsts     57682171                       # Number of instructions handled by decode
system.switch_cpus09.decode.IdleCycles        3615812                       # Number of cycles decode is idle
system.switch_cpus09.decode.RunCycles         6724291                       # Number of cycles decode is running
system.switch_cpus09.decode.SquashCycles       122172                       # Number of cycles decode is squashing
system.switch_cpus09.decode.SquashedInsts         3973                       # Number of squashed instructions handled by decode
system.switch_cpus09.decode.UnblockCycles      2095653                       # Number of cycles decode is unblocking
system.switch_cpus09.dtb.accesses                   0                       # DTB accesses
system.switch_cpus09.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.hits                       0                       # DTB hits
system.switch_cpus09.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.dtb.misses                     0                       # DTB misses
system.switch_cpus09.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.fetch.Branches           9886811                       # Number of branches that fetch encountered
system.switch_cpus09.fetch.CacheLines         6855347                       # Number of cache lines fetched
system.switch_cpus09.fetch.Cycles            55511801                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus09.fetch.IcacheSquashes        28835                       # Number of outstanding Icache misses that were squashed
system.switch_cpus09.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus09.fetch.Insts             50248852                       # Number of instructions fetch has processed
system.switch_cpus09.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus09.fetch.SquashCycles        245992                       # Number of cycles fetch has spent squashing
system.switch_cpus09.fetch.branchRate        0.157981                       # Number of branch fetches per cycle
system.switch_cpus09.fetch.icacheStallCycles      6947135                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus09.fetch.predictedBranches      4649704                       # Number of branches that fetch has predicted taken
system.switch_cpus09.fetch.rate              0.802923                       # Number of inst fetches per cycle
system.switch_cpus09.fetch.rateDist::samples     62581946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::mean     0.972226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::stdev     2.322737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::0       50528521     80.74%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::1        1670616      2.67%     83.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::2        1275560      2.04%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::3        1722537      2.75%     88.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::4         964038      1.54%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::5         436752      0.70%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::6        1026533      1.64%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::7         403805      0.65%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::8        4553584      7.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::total     62581946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.idleCycles                   491                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus09.iew.branchMispredicts       122583                       # Number of branch mispredicts detected at execute
system.switch_cpus09.iew.exec_branches        8678069                       # Number of branches executed
system.switch_cpus09.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus09.iew.exec_rate           0.895297                       # Inst execution rate
system.switch_cpus09.iew.exec_refs           22616717                       # number of memory reference insts executed
system.switch_cpus09.iew.exec_stores          8809963                       # Number of stores executed
system.switch_cpus09.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus09.iew.iewBlockCycles       1560209                       # Number of cycles IEW is blocking
system.switch_cpus09.iew.iewDispLoadInsts     12274162                       # Number of dispatched load instructions
system.switch_cpus09.iew.iewDispNonSpecInsts       216965                       # Number of dispatched non-speculative instructions
system.switch_cpus09.iew.iewDispSquashedInsts        27659                       # Number of squashed instructions skipped by dispatch
system.switch_cpus09.iew.iewDispStoreInsts      9496965                       # Number of dispatched store instructions
system.switch_cpus09.iew.iewDispatchedInsts     56338151                       # Number of instructions dispatched to IQ
system.switch_cpus09.iew.iewExecLoadInsts     13806754                       # Number of load instructions executed
system.switch_cpus09.iew.iewExecSquashedInsts       124264                       # Number of squashed instructions skipped in execute
system.switch_cpus09.iew.iewExecutedInsts     56029850                       # Number of executed instructions
system.switch_cpus09.iew.iewIQFullEvents        45137                       # Number of times the IQ has become full, causing a stall
system.switch_cpus09.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus09.iew.iewLSQFullEvents      7726572                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus09.iew.iewSquashCycles       122172                       # Number of cycles IEW is squashing
system.switch_cpus09.iew.iewUnblockCycles      7798648                       # Number of cycles IEW is unblocking
system.switch_cpus09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus09.iew.lsq.thread0.cacheBlocked         8723                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus09.iew.lsq.thread0.forwLoads       984805                       # Number of loads that had data forwarded from stores
system.switch_cpus09.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.memOrderViolation         1916                       # Number of memory ordering violations
system.switch_cpus09.iew.lsq.thread0.rescheduledLoads      2098619                       # Number of loads that were rescheduled
system.switch_cpus09.iew.lsq.thread0.squashedLoads      1639696                       # Number of loads squashed
system.switch_cpus09.iew.lsq.thread0.squashedStores      1484132                       # Number of stores squashed
system.switch_cpus09.iew.memOrderViolationEvents         1916                       # Number of memory order violations
system.switch_cpus09.iew.predictedNotTakenIncorrect        74414                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus09.iew.predictedTakenIncorrect        48169                       # Number of branches that were predicted taken incorrectly
system.switch_cpus09.iew.wb_consumers        56451075                       # num instructions consuming a value
system.switch_cpus09.iew.wb_count            53786592                       # cumulative count of insts written-back
system.switch_cpus09.iew.wb_fanout           0.545027                       # average fanout of values written-back
system.switch_cpus09.iew.wb_producers        30767348                       # num instructions producing a value
system.switch_cpus09.iew.wb_rate             0.859452                       # insts written-back per cycle
system.switch_cpus09.iew.wb_sent             53812449                       # cumulative count of insts sent to commit
system.switch_cpus09.int_regfile_reads       67763229                       # number of integer regfile reads
system.switch_cpus09.int_regfile_writes      39089408                       # number of integer regfile writes
system.switch_cpus09.ipc                     0.643308                       # IPC: Instructions Per Cycle
system.switch_cpus09.ipc_total               0.643308                       # IPC: Total IPC of All Threads
system.switch_cpus09.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntAlu     32111679     57.18%     57.18% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntMult      1362198      2.43%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntDiv          902      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCvt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMult            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMultAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatDiv            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMisc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatSqrt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAddAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAlu            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCvt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMisc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMult            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMultAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShift            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdDiv            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSqrt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMult            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAes            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAesMix            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdPredAlu            0      0.00%     59.61% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemRead     13835535     24.64%     84.25% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemWrite      8843802     15.75%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::total     56154116                       # Type of FU issued
system.switch_cpus09.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus09.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus09.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus09.iq.fu_busy_cnt           1373314                       # FU busy when requested
system.switch_cpus09.iq.fu_busy_rate         0.024456                       # FU busy rate (busy events/executed inst)
system.switch_cpus09.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntAlu        168985     12.30%     12.30% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntMult         7879      0.57%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntDiv             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatAdd            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCmp            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCvt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMult            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMultAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatDiv            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMisc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatSqrt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAdd            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAddAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAlu            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCmp            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCvt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMisc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMult            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMultAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShift            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShiftAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdDiv            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSqrt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAdd            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAlu            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCmp            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCvt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatDiv            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMisc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMult            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatSqrt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAdd            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAlu            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceCmp            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAes            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAesMix            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash2            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash2            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma2            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma3            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdPredAlu            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemRead       726026     52.87%     65.75% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemWrite       470424     34.25%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.int_alu_accesses     55593420                       # Number of integer alu accesses
system.switch_cpus09.iq.int_inst_queue_reads    172412892                       # Number of integer instruction queue reads
system.switch_cpus09.iq.int_inst_queue_wakeup_accesses     52182343                       # Number of integer instruction queue wakeup accesses
system.switch_cpus09.iq.int_inst_queue_writes     61839358                       # Number of integer instruction queue writes
system.switch_cpus09.iq.iqInstsAdded         56119338                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus09.iq.iqInstsIssued        56154116                       # Number of instructions issued
system.switch_cpus09.iq.iqNonSpecInstsAdded       218813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus09.iq.iqSquashedInstsExamined      7717174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus09.iq.iqSquashedInstsIssued        15574                       # Number of squashed instructions issued
system.switch_cpus09.iq.iqSquashedNonSpecRemoved        18721                       # Number of squashed non-spec instructions that were removed
system.switch_cpus09.iq.iqSquashedOperandsExamined      4800980                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus09.iq.issued_per_cycle::samples     62581946                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::mean     0.897289                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::stdev     1.794863                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::0     43833044     70.04%     70.04% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::1      6379050     10.19%     80.23% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::2      3723522      5.95%     86.18% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::3      2238632      3.58%     89.76% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::4      1889421      3.02%     92.78% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::5      1720275      2.75%     95.53% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::6      1115043      1.78%     97.31% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::7       700863      1.12%     98.43% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::8       982096      1.57%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::total     62581946                       # Number of insts issued each cycle
system.switch_cpus09.iq.rate                 0.897282                       # Inst issue rate
system.switch_cpus09.iq.vec_alu_accesses      1934010                       # Number of vector alu accesses
system.switch_cpus09.iq.vec_inst_queue_reads      3866172                       # Number of vector instruction queue reads
system.switch_cpus09.iq.vec_inst_queue_wakeup_accesses      1604249                       # Number of vector instruction queue wakeup accesses
system.switch_cpus09.iq.vec_inst_queue_writes      2217772                       # Number of vector instruction queue writes
system.switch_cpus09.itb.accesses                   0                       # DTB accesses
system.switch_cpus09.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.hits                       0                       # DTB hits
system.switch_cpus09.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.itb.misses                     0                       # DTB misses
system.switch_cpus09.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.memDep0.conflictingLoads      1539028                       # Number of conflicting loads.
system.switch_cpus09.memDep0.conflictingStores      1299170                       # Number of conflicting stores.
system.switch_cpus09.memDep0.insertedLoads     12274162                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus09.memDep0.insertedStores      9496965                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus09.misc_regfile_reads      64950169                       # number of misc regfile reads
system.switch_cpus09.misc_regfile_writes       803196                       # number of misc regfile writes
system.switch_cpus09.numCycles               62582437                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.quiesceCycles               2280                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus09.rename.BlockCycles       9961527                       # Number of cycles rename is blocking
system.switch_cpus09.rename.CommittedMaps     49806209                       # Number of HB maps that are committed
system.switch_cpus09.rename.IQFullEvents      1167853                       # Number of times rename has blocked due to IQ full
system.switch_cpus09.rename.IdleCycles        4463443                       # Number of cycles rename is idle
system.switch_cpus09.rename.LQFullEvents     18600295                       # Number of times rename has blocked due to LQ full
system.switch_cpus09.rename.ROBFullEvents        14801                       # Number of times rename has blocked due to ROB full
system.switch_cpus09.rename.RenameLookups     91056333                       # Number of register rename lookups that rename has made
system.switch_cpus09.rename.RenamedInsts     56939612                       # Number of instructions processed by rename
system.switch_cpus09.rename.RenamedOperands     58084483                       # Number of destination operands rename has renamed
system.switch_cpus09.rename.RunCycles         7925576                       # Number of cycles rename is running
system.switch_cpus09.rename.SQFullEvents      2487286                       # Number of times rename has blocked due to SQ full
system.switch_cpus09.rename.SquashCycles       122172                       # Number of cycles rename is squashing
system.switch_cpus09.rename.UnblockCycles     22537380                       # Number of cycles rename is unblocking
system.switch_cpus09.rename.UndoneMaps        8278250                       # Number of HB maps that are undone due to squashing
system.switch_cpus09.rename.int_rename_lookups     69525121                       # Number of integer rename lookups
system.switch_cpus09.rename.serializeStallCycles     17571844                       # count of cycles rename stalled for serializing inst
system.switch_cpus09.rename.serializingInsts       236256                       # count of serializing insts renamed
system.switch_cpus09.rename.skidInsts        11550149                       # count of insts added to the skid buffer
system.switch_cpus09.rename.tempSerializingInsts       224222                       # count of temporary serializing insts renamed
system.switch_cpus09.rename.vec_rename_lookups      1285987                       # Number of vector rename lookups
system.switch_cpus09.rob.rob_reads          114378869                       # The number of ROB reads
system.switch_cpus09.rob.rob_writes         113920075                       # The number of ROB writes
system.switch_cpus09.timesIdled                    31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus09.vec_regfile_reads        1069502                       # number of vector regfile reads
system.switch_cpus09.vec_regfile_writes        534869                       # number of vector regfile writes
system.switch_cpus10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus10.branchPred.BTBHitPct    95.983320                       # BTB Hit Percentage
system.switch_cpus10.branchPred.BTBHits       4103405                       # Number of BTB hits
system.switch_cpus10.branchPred.BTBLookups      4275123                       # Number of BTB lookups
system.switch_cpus10.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus10.branchPred.condIncorrect       119239                       # Number of conditional branches incorrect
system.switch_cpus10.branchPred.condPredicted      8488929                       # Number of conditional branches predicted
system.switch_cpus10.branchPred.indirectHits        52936                       # Number of indirect target hits.
system.switch_cpus10.branchPred.indirectLookups        61979                       # Number of indirect predictor lookups.
system.switch_cpus10.branchPred.indirectMisses         9043                       # Number of indirect misses.
system.switch_cpus10.branchPred.lookups       9776161                       # Number of BP lookups
system.switch_cpus10.branchPred.usedRAS        446493                       # Number of times the RAS was used to get a target.
system.switch_cpus10.branchPredindirectMispredicted          131                       # Number of mispredicted indirect branches.
system.switch_cpus10.cc_regfile_reads        15233316                       # number of cc regfile reads
system.switch_cpus10.cc_regfile_writes       14921352                       # number of cc regfile writes
system.switch_cpus10.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus10.commit.branchMispredicts       118429                       # The number of times a branch was mispredicted
system.switch_cpus10.commit.branches          7964841                       # Number of branches committed
system.switch_cpus10.commit.bw_lim_events      3526799                       # number cycles where commit BW limit reached
system.switch_cpus10.commit.commitNonSpecStalls       190229                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus10.commit.commitSquashedInsts      7773951                       # The number of squashed insts skipped by commit
system.switch_cpus10.commit.committedInsts     39858117                       # Number of instructions committed
system.switch_cpus10.commit.committedOps     48172624                       # Number of ops (including micro ops) committed
system.switch_cpus10.commit.committed_per_cycle::samples     61524303                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::mean     0.782985                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::stdev     2.081852                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::0     50298599     81.75%     81.75% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::1      3271219      5.32%     87.07% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::2      1506761      2.45%     89.52% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::3       720148      1.17%     90.69% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::4       693461      1.13%     91.82% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::5       739467      1.20%     93.02% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::6       333075      0.54%     93.56% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::7       434774      0.71%     94.27% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::8      3526799      5.73%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::total     61524303                       # Number of insts commited each cycle
system.switch_cpus10.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus10.commit.function_calls       351813                       # Number of function calls committed.
system.switch_cpus10.commit.int_insts        43711854                       # Number of committed integer instructions.
system.switch_cpus10.commit.loads            10570013                       # Number of loads committed
system.switch_cpus10.commit.membars            266122                       # Number of memory barriers committed
system.switch_cpus10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntAlu     28427830     59.01%     59.01% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntMult      1227274      2.55%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntDiv          792      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatAdd            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCmp            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCvt            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMult            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMultAcc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatDiv            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMisc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatSqrt            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAdd            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAddAcc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAlu            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCmp            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCvt            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMisc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMult            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMultAcc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShift            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShiftAcc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdDiv            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSqrt            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAdd            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAlu            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCmp            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCvt            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatDiv            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMisc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMult            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAdd            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAlu            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceCmp            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAes            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAesMix            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma2            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma3            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdPredAlu            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemRead     10570013     21.94%     83.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemWrite      7946715     16.50%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::total     48172624                       # Class of committed instruction
system.switch_cpus10.commit.refs             18516728                       # Number of memory references committed
system.switch_cpus10.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus10.commit.vec_insts         1602624                       # Number of committed Vector instructions.
system.switch_cpus10.committedInsts          39858117                       # Number of Instructions Simulated
system.switch_cpus10.committedOps            48172624                       # Number of Ops (including micro ops) Simulated
system.switch_cpus10.cpi                     1.570161                       # CPI: Cycles Per Instruction
system.switch_cpus10.cpi_total               1.570161                       # CPI: Total CPI of All Threads
system.switch_cpus10.decode.BlockedCycles     50172574                       # Number of cycles decode is blocked
system.switch_cpus10.decode.BranchMispred          825                       # Number of times decode detected a branch misprediction
system.switch_cpus10.decode.BranchResolved      3911703                       # Number of times decode resolved a branch
system.switch_cpus10.decode.DecodedInsts     57174625                       # Number of instructions handled by decode
system.switch_cpus10.decode.IdleCycles        3561585                       # Number of cycles decode is idle
system.switch_cpus10.decode.RunCycles         6628488                       # Number of cycles decode is running
system.switch_cpus10.decode.SquashCycles       119742                       # Number of cycles decode is squashing
system.switch_cpus10.decode.SquashedInsts         3943                       # Number of squashed instructions handled by decode
system.switch_cpus10.decode.UnblockCycles      2100604                       # Number of cycles decode is unblocking
system.switch_cpus10.dtb.accesses                   0                       # DTB accesses
system.switch_cpus10.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.hits                       0                       # DTB hits
system.switch_cpus10.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.dtb.misses                     0                       # DTB misses
system.switch_cpus10.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.fetch.Branches           9776161                       # Number of branches that fetch encountered
system.switch_cpus10.fetch.CacheLines         6783292                       # Number of cache lines fetched
system.switch_cpus10.fetch.Cycles            55588977                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus10.fetch.IcacheSquashes        28069                       # Number of outstanding Icache misses that were squashed
system.switch_cpus10.fetch.Insts             49748218                       # Number of instructions fetch has processed
system.switch_cpus10.fetch.SquashCycles        241104                       # Number of cycles fetch has spent squashing
system.switch_cpus10.fetch.branchRate        0.156210                       # Number of branch fetches per cycle
system.switch_cpus10.fetch.icacheStallCycles      6873465                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus10.fetch.predictedBranches      4602834                       # Number of branches that fetch has predicted taken
system.switch_cpus10.fetch.rate              0.794908                       # Number of inst fetches per cycle
system.switch_cpus10.fetch.rateDist::samples     62582994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::mean     0.963208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::stdev     2.313891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::0       50637877     80.91%     80.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::1        1656155      2.65%     83.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::2        1266806      2.02%     85.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::3        1714296      2.74%     88.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::4         952008      1.52%     89.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::5         425910      0.68%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::6        1014634      1.62%     92.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::7         400051      0.64%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::8        4515257      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::total     62582994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.idleCycles                   652                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus10.iew.branchMispredicts       120141                       # Number of branch mispredicts detected at execute
system.switch_cpus10.iew.exec_branches        8586358                       # Number of branches executed
system.switch_cpus10.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus10.iew.exec_rate           0.887902                       # Inst execution rate
system.switch_cpus10.iew.exec_refs           22485290                       # number of memory reference insts executed
system.switch_cpus10.iew.exec_stores          8740921                       # Number of stores executed
system.switch_cpus10.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus10.iew.iewBlockCycles       1536222                       # Number of cycles IEW is blocking
system.switch_cpus10.iew.iewDispLoadInsts     12206084                       # Number of dispatched load instructions
system.switch_cpus10.iew.iewDispNonSpecInsts       206217                       # Number of dispatched non-speculative instructions
system.switch_cpus10.iew.iewDispSquashedInsts        27835                       # Number of squashed instructions skipped by dispatch
system.switch_cpus10.iew.iewDispStoreInsts      9424111                       # Number of dispatched store instructions
system.switch_cpus10.iew.iewDispatchedInsts     55859430                       # Number of instructions dispatched to IQ
system.switch_cpus10.iew.iewExecLoadInsts     13744369                       # Number of load instructions executed
system.switch_cpus10.iew.iewExecSquashedInsts       121762                       # Number of squashed instructions skipped in execute
system.switch_cpus10.iew.iewExecutedInsts     55568128                       # Number of executed instructions
system.switch_cpus10.iew.iewIQFullEvents        46165                       # Number of times the IQ has become full, causing a stall
system.switch_cpus10.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus10.iew.iewLSQFullEvents      7865166                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus10.iew.iewSquashCycles       119742                       # Number of cycles IEW is squashing
system.switch_cpus10.iew.iewUnblockCycles      7937085                       # Number of cycles IEW is unblocking
system.switch_cpus10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus10.iew.lsq.thread0.cacheBlocked         8952                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus10.iew.lsq.thread0.forwLoads       981690                       # Number of loads that had data forwarded from stores
system.switch_cpus10.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.memOrderViolation         1842                       # Number of memory ordering violations
system.switch_cpus10.iew.lsq.thread0.rescheduledLoads      2098482                       # Number of loads that were rescheduled
system.switch_cpus10.iew.lsq.thread0.squashedLoads      1636051                       # Number of loads squashed
system.switch_cpus10.iew.lsq.thread0.squashedStores      1477377                       # Number of stores squashed
system.switch_cpus10.iew.memOrderViolationEvents         1842                       # Number of memory order violations
system.switch_cpus10.iew.predictedNotTakenIncorrect        72577                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus10.iew.predictedTakenIncorrect        47564                       # Number of branches that were predicted taken incorrectly
system.switch_cpus10.iew.wb_consumers        56056242                       # num instructions consuming a value
system.switch_cpus10.iew.wb_count            53326553                       # cumulative count of insts written-back
system.switch_cpus10.iew.wb_fanout           0.544818                       # average fanout of values written-back
system.switch_cpus10.iew.wb_producers        30540449                       # num instructions producing a value
system.switch_cpus10.iew.wb_rate             0.852084                       # insts written-back per cycle
system.switch_cpus10.iew.wb_sent             53351436                       # cumulative count of insts sent to commit
system.switch_cpus10.int_regfile_reads       67228369                       # number of integer regfile reads
system.switch_cpus10.int_regfile_writes      38768751                       # number of integer regfile writes
system.switch_cpus10.ipc                     0.636878                       # IPC: Instructions Per Cycle
system.switch_cpus10.ipc_total               0.636878                       # IPC: Total IPC of All Threads
system.switch_cpus10.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntAlu     31776843     57.06%     57.06% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntMult      1366294      2.45%     59.51% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntDiv          792      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAddAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShift            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAes            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAesMix            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdPredAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemRead     13772353     24.73%     84.25% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemWrite      8773608     15.75%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::total     55689890                       # Type of FU issued
system.switch_cpus10.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus10.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus10.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus10.iq.fu_busy_cnt           1352008                       # FU busy when requested
system.switch_cpus10.iq.fu_busy_rate         0.024277                       # FU busy rate (busy events/executed inst)
system.switch_cpus10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntAlu        164434     12.16%     12.16% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntMult         7648      0.57%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntDiv             0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatAdd            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCmp            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCvt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMult            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMultAcc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatDiv            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMisc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatSqrt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAdd            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAddAcc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAlu            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCmp            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCvt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMisc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMult            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMultAcc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShift            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShiftAcc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdDiv            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSqrt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAdd            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAlu            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCmp            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCvt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatDiv            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMisc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMult            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatSqrt            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAdd            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAlu            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceCmp            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAes            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAesMix            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash2            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash2            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma2            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma3            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdPredAlu            0      0.00%     12.73% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemRead       720202     53.27%     66.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemWrite       459724     34.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.int_alu_accesses     55112176                       # Number of integer alu accesses
system.switch_cpus10.iq.int_inst_queue_reads    171471872                       # Number of integer instruction queue reads
system.switch_cpus10.iq.int_inst_queue_wakeup_accesses     51721757                       # Number of integer instruction queue wakeup accesses
system.switch_cpus10.iq.int_inst_queue_writes     61326330                       # Number of integer instruction queue writes
system.switch_cpus10.iq.iqInstsAdded         55651592                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus10.iq.iqInstsIssued        55689890                       # Number of instructions issued
system.switch_cpus10.iq.iqNonSpecInstsAdded       207838                       # Number of non-speculative instructions added to the IQ
system.switch_cpus10.iq.iqSquashedInstsExamined      7686690                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus10.iq.iqSquashedInstsIssued        15153                       # Number of squashed instructions issued
system.switch_cpus10.iq.iqSquashedNonSpecRemoved        17608                       # Number of squashed non-spec instructions that were removed
system.switch_cpus10.iq.iqSquashedOperandsExamined      4782066                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus10.iq.issued_per_cycle::samples     62582994                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::mean     0.889857                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::stdev     1.787978                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::0     43964588     70.25%     70.25% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::1      6339425     10.13%     80.38% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::2      3709561      5.93%     86.31% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::3      2219442      3.55%     89.85% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::4      1878262      3.00%     92.85% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::5      1705494      2.73%     95.58% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::6      1102116      1.76%     97.34% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::7       693045      1.11%     98.45% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::8       971061      1.55%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::total     62582994                       # Number of insts issued each cycle
system.switch_cpus10.iq.rate                 0.889847                       # Inst issue rate
system.switch_cpus10.iq.vec_alu_accesses      1929722                       # Number of vector alu accesses
system.switch_cpus10.iq.vec_inst_queue_reads      3858063                       # Number of vector instruction queue reads
system.switch_cpus10.iq.vec_inst_queue_wakeup_accesses      1604796                       # Number of vector instruction queue wakeup accesses
system.switch_cpus10.iq.vec_inst_queue_writes      2221530                       # Number of vector instruction queue writes
system.switch_cpus10.itb.accesses                   0                       # DTB accesses
system.switch_cpus10.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.hits                       0                       # DTB hits
system.switch_cpus10.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.itb.misses                     0                       # DTB misses
system.switch_cpus10.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.memDep0.conflictingLoads      1539120                       # Number of conflicting loads.
system.switch_cpus10.memDep0.conflictingStores      1300695                       # Number of conflicting stores.
system.switch_cpus10.memDep0.insertedLoads     12206084                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus10.memDep0.insertedStores      9424111                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus10.misc_regfile_reads      64545463                       # number of misc regfile reads
system.switch_cpus10.misc_regfile_writes       763356                       # number of misc regfile writes
system.switch_cpus10.numCycles               62583646                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.quiesceCycles               1071                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus10.rename.BlockCycles      10094979                       # Number of cycles rename is blocking
system.switch_cpus10.rename.CommittedMaps     49340200                       # Number of HB maps that are committed
system.switch_cpus10.rename.IQFullEvents      1178529                       # Number of times rename has blocked due to IQ full
system.switch_cpus10.rename.IdleCycles        4409191                       # Number of cycles rename is idle
system.switch_cpus10.rename.LQFullEvents     18733634                       # Number of times rename has blocked due to LQ full
system.switch_cpus10.rename.ROBFullEvents        14619                       # Number of times rename has blocked due to ROB full
system.switch_cpus10.rename.RenameLookups     90331744                       # Number of register rename lookups that rename has made
system.switch_cpus10.rename.RenamedInsts     56448013                       # Number of instructions processed by rename
system.switch_cpus10.rename.RenamedOperands     57576610                       # Number of destination operands rename has renamed
system.switch_cpus10.rename.RunCycles         7834529                       # Number of cycles rename is running
system.switch_cpus10.rename.SQFullEvents      2773940                       # Number of times rename has blocked due to SQ full
system.switch_cpus10.rename.SquashCycles       119742                       # Number of cycles rename is squashing
system.switch_cpus10.rename.UnblockCycles     22952449                       # Number of cycles rename is unblocking
system.switch_cpus10.rename.UndoneMaps        8236282                       # Number of HB maps that are undone due to squashing
system.switch_cpus10.rename.int_rename_lookups     68950602                       # Number of integer rename lookups
system.switch_cpus10.rename.serializeStallCycles     17172103                       # count of cycles rename stalled for serializing inst
system.switch_cpus10.rename.serializingInsts       224680                       # count of serializing insts renamed
system.switch_cpus10.rename.skidInsts        11574616                       # count of insts added to the skid buffer
system.switch_cpus10.rename.tempSerializingInsts       213267                       # count of temporary serializing insts renamed
system.switch_cpus10.rename.vec_rename_lookups      1286623                       # Number of vector rename lookups
system.switch_cpus10.rob.rob_reads          113940581                       # The number of ROB reads
system.switch_cpus10.rob.rob_writes         112952360                       # The number of ROB writes
system.switch_cpus10.timesIdled                    33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus10.vec_regfile_reads        1069866                       # number of vector regfile reads
system.switch_cpus10.vec_regfile_writes        535056                       # number of vector regfile writes
system.switch_cpus11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus11.branchPred.BTBHitPct    95.494668                       # BTB Hit Percentage
system.switch_cpus11.branchPred.BTBHits       4144651                       # Number of BTB hits
system.switch_cpus11.branchPred.BTBLookups      4340191                       # Number of BTB lookups
system.switch_cpus11.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus11.branchPred.condIncorrect       123071                       # Number of conditional branches incorrect
system.switch_cpus11.branchPred.condPredicted      8570324                       # Number of conditional branches predicted
system.switch_cpus11.branchPred.indirectHits        56132                       # Number of indirect target hits.
system.switch_cpus11.branchPred.indirectLookups        66148                       # Number of indirect predictor lookups.
system.switch_cpus11.branchPred.indirectMisses        10016                       # Number of indirect misses.
system.switch_cpus11.branchPred.lookups       9893434                       # Number of BP lookups
system.switch_cpus11.branchPred.usedRAS        449500                       # Number of times the RAS was used to get a target.
system.switch_cpus11.branchPredindirectMispredicted          147                       # Number of mispredicted indirect branches.
system.switch_cpus11.cc_regfile_reads        15368379                       # number of cc regfile reads
system.switch_cpus11.cc_regfile_writes       15038670                       # number of cc regfile writes
system.switch_cpus11.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus11.commit.branchMispredicts       122158                       # The number of times a branch was mispredicted
system.switch_cpus11.commit.branches          8055386                       # Number of branches committed
system.switch_cpus11.commit.bw_lim_events      3549110                       # number cycles where commit BW limit reached
system.switch_cpus11.commit.commitNonSpecStalls       204513                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus11.commit.commitSquashedInsts      7801629                       # The number of squashed insts skipped by commit
system.switch_cpus11.commit.committedInsts     40218804                       # Number of instructions committed
system.switch_cpus11.commit.committedOps     48546114                       # Number of ops (including micro ops) committed
system.switch_cpus11.commit.committed_per_cycle::samples     61518098                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::mean     0.789135                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::stdev     2.087551                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::0     50166078     81.55%     81.55% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::1      3338076      5.43%     86.97% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::2      1525151      2.48%     89.45% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::3       721921      1.17%     90.63% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::4       698698      1.14%     91.76% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::5       741986      1.21%     92.97% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::6       345175      0.56%     93.53% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::7       431903      0.70%     94.23% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::8      3549110      5.77%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::total     61518098                       # Number of insts commited each cycle
system.switch_cpus11.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus11.commit.function_calls       354169                       # Number of function calls committed.
system.switch_cpus11.commit.int_insts        44032594                       # Number of committed integer instructions.
system.switch_cpus11.commit.loads            10595486                       # Number of loads committed
system.switch_cpus11.commit.membars            289781                       # Number of memory barriers committed
system.switch_cpus11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntAlu     28744252     59.21%     59.21% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntMult      1213471      2.50%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntDiv          938      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCvt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMult            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMultAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatDiv            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMisc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatSqrt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAddAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCvt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMisc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMult            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMultAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShift            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShiftAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdDiv            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSqrt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCvt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatDiv            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMisc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMult            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAes            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAesMix            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma2            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma3            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdPredAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemRead     10595486     21.83%     83.54% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemWrite      7991967     16.46%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::total     48546114                       # Class of committed instruction
system.switch_cpus11.commit.refs             18587453                       # Number of memory references committed
system.switch_cpus11.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus11.commit.vec_insts         1588587                       # Number of committed Vector instructions.
system.switch_cpus11.committedInsts          40218804                       # Number of Instructions Simulated
system.switch_cpus11.committedOps            48546114                       # Number of Ops (including micro ops) Simulated
system.switch_cpus11.cpi                     1.556075                       # CPI: Cycles Per Instruction
system.switch_cpus11.cpi_total               1.556075                       # CPI: Total CPI of All Threads
system.switch_cpus11.decode.BlockedCycles     50008112                       # Number of cycles decode is blocked
system.switch_cpus11.decode.BranchMispred          928                       # Number of times decode detected a branch misprediction
system.switch_cpus11.decode.BranchResolved      3948381                       # Number of times decode resolved a branch
system.switch_cpus11.decode.DecodedInsts     57620105                       # Number of instructions handled by decode
system.switch_cpus11.decode.IdleCycles        3628358                       # Number of cycles decode is idle
system.switch_cpus11.decode.RunCycles         6745379                       # Number of cycles decode is running
system.switch_cpus11.decode.SquashCycles       123486                       # Number of cycles decode is squashing
system.switch_cpus11.decode.SquashedInsts         4580                       # Number of squashed instructions handled by decode
system.switch_cpus11.decode.UnblockCycles      2077278                       # Number of cycles decode is unblocking
system.switch_cpus11.dtb.accesses                   0                       # DTB accesses
system.switch_cpus11.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.hits                       0                       # DTB hits
system.switch_cpus11.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.dtb.misses                     0                       # DTB misses
system.switch_cpus11.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.fetch.Branches           9893434                       # Number of branches that fetch encountered
system.switch_cpus11.fetch.CacheLines         6861700                       # Number of cache lines fetched
system.switch_cpus11.fetch.Cycles            55503129                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus11.fetch.IcacheSquashes        28870                       # Number of outstanding Icache misses that were squashed
system.switch_cpus11.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus11.fetch.Insts             50237087                       # Number of instructions fetch has processed
system.switch_cpus11.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus11.fetch.SquashCycles        248798                       # Number of cycles fetch has spent squashing
system.switch_cpus11.fetch.branchRate        0.158084                       # Number of branch fetches per cycle
system.switch_cpus11.fetch.icacheStallCycles      6955074                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus11.fetch.predictedBranches      4650283                       # Number of branches that fetch has predicted taken
system.switch_cpus11.fetch.rate              0.802721                       # Number of inst fetches per cycle
system.switch_cpus11.fetch.rateDist::samples     62582616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::mean     0.971596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::stdev     2.321970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::0       50535966     80.75%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::1        1669433      2.67%     83.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::2        1277187      2.04%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::3        1717190      2.74%     88.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::4         963128      1.54%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::5         441371      0.71%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::6        1025480      1.64%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::7         405521      0.65%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::8        4547340      7.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::total     62582616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.idleCycles                   845                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus11.iew.branchMispredicts       124128                       # Number of branch mispredicts detected at execute
system.switch_cpus11.iew.exec_branches        8678638                       # Number of branches executed
system.switch_cpus11.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus11.iew.exec_rate           0.893584                       # Inst execution rate
system.switch_cpus11.iew.exec_refs           22531038                       # number of memory reference insts executed
system.switch_cpus11.iew.exec_stores          8788536                       # Number of stores executed
system.switch_cpus11.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus11.iew.iewBlockCycles       1532855                       # Number of cycles IEW is blocking
system.switch_cpus11.iew.iewDispLoadInsts     12231807                       # Number of dispatched load instructions
system.switch_cpus11.iew.iewDispNonSpecInsts       221612                       # Number of dispatched non-speculative instructions
system.switch_cpus11.iew.iewDispSquashedInsts        26932                       # Number of squashed instructions skipped by dispatch
system.switch_cpus11.iew.iewDispStoreInsts      9479071                       # Number of dispatched store instructions
system.switch_cpus11.iew.iewDispatchedInsts     56255072                       # Number of instructions dispatched to IQ
system.switch_cpus11.iew.iewExecLoadInsts     13742502                       # Number of load instructions executed
system.switch_cpus11.iew.iewExecSquashedInsts       126726                       # Number of squashed instructions skipped in execute
system.switch_cpus11.iew.iewExecutedInsts     55923579                       # Number of executed instructions
system.switch_cpus11.iew.iewIQFullEvents        44860                       # Number of times the IQ has become full, causing a stall
system.switch_cpus11.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus11.iew.iewLSQFullEvents      7707552                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus11.iew.iewSquashCycles       123486                       # Number of cycles IEW is squashing
system.switch_cpus11.iew.iewUnblockCycles      7777886                       # Number of cycles IEW is unblocking
system.switch_cpus11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus11.iew.lsq.thread0.cacheBlocked         8768                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus11.iew.lsq.thread0.forwLoads       980409                       # Number of loads that had data forwarded from stores
system.switch_cpus11.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.memOrderViolation         1887                       # Number of memory ordering violations
system.switch_cpus11.iew.lsq.thread0.rescheduledLoads      2075105                       # Number of loads that were rescheduled
system.switch_cpus11.iew.lsq.thread0.squashedLoads      1636288                       # Number of loads squashed
system.switch_cpus11.iew.lsq.thread0.squashedStores      1487080                       # Number of stores squashed
system.switch_cpus11.iew.memOrderViolationEvents         1887                       # Number of memory order violations
system.switch_cpus11.iew.predictedNotTakenIncorrect        75502                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus11.iew.predictedTakenIncorrect        48626                       # Number of branches that were predicted taken incorrectly
system.switch_cpus11.iew.wb_consumers        56275766                       # num instructions consuming a value
system.switch_cpus11.iew.wb_count            53703531                       # cumulative count of insts written-back
system.switch_cpus11.iew.wb_fanout           0.545344                       # average fanout of values written-back
system.switch_cpus11.iew.wb_producers        30689637                       # num instructions producing a value
system.switch_cpus11.iew.wb_rate             0.858111                       # insts written-back per cycle
system.switch_cpus11.iew.wb_sent             53729382                       # cumulative count of insts sent to commit
system.switch_cpus11.int_regfile_reads       67611314                       # number of integer regfile reads
system.switch_cpus11.int_regfile_writes      39020542                       # number of integer regfile writes
system.switch_cpus11.ipc                     0.642643                       # IPC: Instructions Per Cycle
system.switch_cpus11.ipc_total               0.642643                       # IPC: Total IPC of All Threads
system.switch_cpus11.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntAlu     32103736     57.28%     57.28% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntMult      1351071      2.41%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntDiv          938      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatAdd            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCmp            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCvt            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMult            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMultAcc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatDiv            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMisc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatSqrt            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAdd            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAddAcc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAlu            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCmp            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCvt            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMisc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMult            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMultAcc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShift            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdDiv            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSqrt            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMult            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAes            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAesMix            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdPredAlu            0      0.00%     59.69% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemRead     13771791     24.57%     84.26% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemWrite      8822769     15.74%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::total     56050305                       # Type of FU issued
system.switch_cpus11.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus11.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus11.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus11.iq.fu_busy_cnt           1376225                       # FU busy when requested
system.switch_cpus11.iq.fu_busy_rate         0.024553                       # FU busy rate (busy events/executed inst)
system.switch_cpus11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntAlu        170485     12.39%     12.39% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntMult         7694      0.56%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntDiv             0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatAdd            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCvt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMult            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMultAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatDiv            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMisc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatSqrt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAdd            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAddAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAlu            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCvt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMisc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMult            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMultAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShift            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShiftAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdDiv            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSqrt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAdd            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAlu            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCvt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatDiv            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMisc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMult            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatSqrt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAdd            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAlu            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAes            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAesMix            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash2            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash2            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma2            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma3            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdPredAlu            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemRead       723594     52.58%     65.53% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemWrite       474452     34.47%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.int_alu_accesses     55508654                       # Number of integer alu accesses
system.switch_cpus11.iq.int_inst_queue_reads    172241015                       # Number of integer instruction queue reads
system.switch_cpus11.iq.int_inst_queue_wakeup_accesses     52112919                       # Number of integer instruction queue wakeup accesses
system.switch_cpus11.iq.int_inst_queue_writes     61763338                       # Number of integer instruction queue writes
system.switch_cpus11.iq.iqInstsAdded         56031540                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus11.iq.iqInstsIssued        56050305                       # Number of instructions issued
system.switch_cpus11.iq.iqNonSpecInstsAdded       223532                       # Number of non-speculative instructions added to the IQ
system.switch_cpus11.iq.iqSquashedInstsExamined      7708819                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus11.iq.iqSquashedInstsIssued        15433                       # Number of squashed instructions issued
system.switch_cpus11.iq.iqSquashedNonSpecRemoved        19019                       # Number of squashed non-spec instructions that were removed
system.switch_cpus11.iq.iqSquashedOperandsExamined      4797767                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus11.iq.issued_per_cycle::samples     62582616                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::mean     0.895621                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::stdev     1.793357                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::0     43856667     70.08%     70.08% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::1      6381062     10.20%     80.27% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::2      3723991      5.95%     86.22% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::3      2228049      3.56%     89.78% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::4      1879965      3.00%     92.79% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::5      1714311      2.74%     95.53% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::6      1120704      1.79%     97.32% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::7       701461      1.12%     98.44% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::8       976406      1.56%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::total     62582616                       # Number of insts issued each cycle
system.switch_cpus11.iq.rate                 0.895609                       # Inst issue rate
system.switch_cpus11.iq.vec_alu_accesses      1917876                       # Number of vector alu accesses
system.switch_cpus11.iq.vec_inst_queue_reads      3833869                       # Number of vector instruction queue reads
system.switch_cpus11.iq.vec_inst_queue_wakeup_accesses      1590612                       # Number of vector instruction queue wakeup accesses
system.switch_cpus11.iq.vec_inst_queue_writes      2202325                       # Number of vector instruction queue writes
system.switch_cpus11.itb.accesses                   0                       # DTB accesses
system.switch_cpus11.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.hits                       0                       # DTB hits
system.switch_cpus11.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.itb.misses                     0                       # DTB misses
system.switch_cpus11.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.memDep0.conflictingLoads      1526642                       # Number of conflicting loads.
system.switch_cpus11.memDep0.conflictingStores      1287749                       # Number of conflicting stores.
system.switch_cpus11.memDep0.insertedLoads     12231807                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus11.memDep0.insertedStores      9479071                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus11.misc_regfile_reads      64726730                       # number of misc regfile reads
system.switch_cpus11.misc_regfile_writes       820796                       # number of misc regfile writes
system.switch_cpus11.numCycles               62583461                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.quiesceCycles               1256                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus11.rename.BlockCycles       9930721                       # Number of cycles rename is blocking
system.switch_cpus11.rename.CommittedMaps     49735791                       # Number of HB maps that are committed
system.switch_cpus11.rename.IQFullEvents      1136829                       # Number of times rename has blocked due to IQ full
system.switch_cpus11.rename.IdleCycles        4470727                       # Number of cycles rename is idle
system.switch_cpus11.rename.LQFullEvents     18338030                       # Number of times rename has blocked due to LQ full
system.switch_cpus11.rename.ROBFullEvents        14392                       # Number of times rename has blocked due to ROB full
system.switch_cpus11.rename.RenameLookups     90900170                       # Number of register rename lookups that rename has made
system.switch_cpus11.rename.RenamedInsts     56870135                       # Number of instructions processed by rename
system.switch_cpus11.rename.RenamedOperands     58009905                       # Number of destination operands rename has renamed
system.switch_cpus11.rename.RunCycles         7934414                       # Number of cycles rename is running
system.switch_cpus11.rename.SQFullEvents      2469165                       # Number of times rename has blocked due to SQ full
system.switch_cpus11.rename.SquashCycles       123486                       # Number of cycles rename is squashing
system.switch_cpus11.rename.UnblockCycles     22248905                       # Number of cycles rename is unblocking
system.switch_cpus11.rename.UndoneMaps        8273975                       # Number of HB maps that are undone due to squashing
system.switch_cpus11.rename.int_rename_lookups     69417061                       # Number of integer rename lookups
system.switch_cpus11.rename.serializeStallCycles     17874360                       # count of cycles rename stalled for serializing inst
system.switch_cpus11.rename.serializingInsts       241365                       # count of serializing insts renamed
system.switch_cpus11.rename.skidInsts        11453716                       # count of insts added to the skid buffer
system.switch_cpus11.rename.tempSerializingInsts       229115                       # count of temporary serializing insts renamed
system.switch_cpus11.rename.vec_rename_lookups      1277066                       # Number of vector rename lookups
system.switch_cpus11.rob.rob_reads          114313100                       # The number of ROB reads
system.switch_cpus11.rob.rob_writes         113760559                       # The number of ROB writes
system.switch_cpus11.timesIdled                    32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus11.vec_regfile_reads        1060405                       # number of vector regfile reads
system.switch_cpus11.vec_regfile_writes        530321                       # number of vector regfile writes
system.switch_cpus12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus12.branchPred.BTBHitPct    95.440731                       # BTB Hit Percentage
system.switch_cpus12.branchPred.BTBHits       4121565                       # Number of BTB hits
system.switch_cpus12.branchPred.BTBLookups      4318455                       # Number of BTB lookups
system.switch_cpus12.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus12.branchPred.condIncorrect       122480                       # Number of conditional branches incorrect
system.switch_cpus12.branchPred.condPredicted      8532442                       # Number of conditional branches predicted
system.switch_cpus12.branchPred.indirectHits        53845                       # Number of indirect target hits.
system.switch_cpus12.branchPred.indirectLookups        64233                       # Number of indirect predictor lookups.
system.switch_cpus12.branchPred.indirectMisses        10388                       # Number of indirect misses.
system.switch_cpus12.branchPred.lookups       9832258                       # Number of BP lookups
system.switch_cpus12.branchPred.usedRAS        448639                       # Number of times the RAS was used to get a target.
system.switch_cpus12.branchPredindirectMispredicted          133                       # Number of mispredicted indirect branches.
system.switch_cpus12.cc_regfile_reads        15281982                       # number of cc regfile reads
system.switch_cpus12.cc_regfile_writes       14973174                       # number of cc regfile writes
system.switch_cpus12.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus12.commit.branchMispredicts       121489                       # The number of times a branch was mispredicted
system.switch_cpus12.commit.branches          7994160                       # Number of branches committed
system.switch_cpus12.commit.bw_lim_events      3542200                       # number cycles where commit BW limit reached
system.switch_cpus12.commit.commitNonSpecStalls       193178                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus12.commit.commitSquashedInsts      7849379                       # The number of squashed insts skipped by commit
system.switch_cpus12.commit.committedInsts     39999097                       # Number of instructions committed
system.switch_cpus12.commit.committedOps     48335760                       # Number of ops (including micro ops) committed
system.switch_cpus12.commit.committed_per_cycle::samples     61507974                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::mean     0.785845                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::stdev     2.085516                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::0     50249974     81.70%     81.70% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::1      3282975      5.34%     87.03% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::2      1506421      2.45%     89.48% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::3       718050      1.17%     90.65% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::4       694977      1.13%     91.78% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::5       744234      1.21%     92.99% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::6       336886      0.55%     93.54% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::7       432257      0.70%     94.24% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::8      3542200      5.76%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::total     61507974                       # Number of insts commited each cycle
system.switch_cpus12.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus12.commit.function_calls       352952                       # Number of function calls committed.
system.switch_cpus12.commit.int_insts        43860636                       # Number of committed integer instructions.
system.switch_cpus12.commit.loads            10597324                       # Number of loads committed
system.switch_cpus12.commit.membars            271238                       # Number of memory barriers committed
system.switch_cpus12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntAlu     28536583     59.04%     59.04% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntMult      1225938      2.54%     61.57% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntDiv          876      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatAdd            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCmp            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCvt            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMult            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMultAcc            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatDiv            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMisc            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatSqrt            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAdd            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAddAcc            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAlu            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCmp            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCvt            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMisc            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMult            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMultAcc            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShift            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShiftAcc            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdDiv            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSqrt            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAdd            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAlu            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCmp            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCvt            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatDiv            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMisc            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMult            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAdd            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAlu            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceCmp            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAes            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAesMix            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma2            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma3            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdPredAlu            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemRead     10597324     21.92%     83.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemWrite      7975039     16.50%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::total     48335760                       # Class of committed instruction
system.switch_cpus12.commit.refs             18572363                       # Number of memory references committed
system.switch_cpus12.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus12.commit.vec_insts         1605468                       # Number of committed Vector instructions.
system.switch_cpus12.committedInsts          39999097                       # Number of Instructions Simulated
system.switch_cpus12.committedOps            48335760                       # Number of Ops (including micro ops) Simulated
system.switch_cpus12.cpi                     1.564606                       # CPI: Cycles Per Instruction
system.switch_cpus12.cpi_total               1.564606                       # CPI: Total CPI of All Threads
system.switch_cpus12.decode.BlockedCycles     50100884                       # Number of cycles decode is blocked
system.switch_cpus12.decode.BranchMispred         1006                       # Number of times decode detected a branch misprediction
system.switch_cpus12.decode.BranchResolved      3928644                       # Number of times decode resolved a branch
system.switch_cpus12.decode.DecodedInsts     57433654                       # Number of instructions handled by decode
system.switch_cpus12.decode.IdleCycles        3590071                       # Number of cycles decode is idle
system.switch_cpus12.decode.RunCycles         6660983                       # Number of cycles decode is running
system.switch_cpus12.decode.SquashCycles       122803                       # Number of cycles decode is squashing
system.switch_cpus12.decode.SquashedInsts         5413                       # Number of squashed instructions handled by decode
system.switch_cpus12.decode.UnblockCycles      2107696                       # Number of cycles decode is unblocking
system.switch_cpus12.dtb.accesses                   0                       # DTB accesses
system.switch_cpus12.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.hits                       0                       # DTB hits
system.switch_cpus12.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.dtb.misses                     0                       # DTB misses
system.switch_cpus12.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.fetch.Branches           9832258                       # Number of branches that fetch encountered
system.switch_cpus12.fetch.CacheLines         6819436                       # Number of cache lines fetched
system.switch_cpus12.fetch.Cycles            55546785                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus12.fetch.IcacheSquashes        28610                       # Number of outstanding Icache misses that were squashed
system.switch_cpus12.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus12.fetch.Insts             50003787                       # Number of instructions fetch has processed
system.switch_cpus12.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus12.fetch.SquashCycles        247588                       # Number of cycles fetch has spent squashing
system.switch_cpus12.fetch.branchRate        0.157108                       # Number of branch fetches per cycle
system.switch_cpus12.fetch.icacheStallCycles      6911845                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus12.fetch.predictedBranches      4624049                       # Number of branches that fetch has predicted taken
system.switch_cpus12.fetch.rate              0.799002                       # Number of inst fetches per cycle
system.switch_cpus12.fetch.rateDist::samples     62582438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::mean     0.968022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::stdev     2.318735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::0       50581762     80.82%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::1        1663562      2.66%     83.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::2        1267967      2.03%     85.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::3        1721892      2.75%     88.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::4         954656      1.53%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::5         431742      0.69%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::6        1024043      1.64%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::7         400123      0.64%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::8        4536691      7.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::total     62582438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.idleCycles                   381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus12.iew.branchMispredicts       123352                       # Number of branch mispredicts detected at execute
system.switch_cpus12.iew.exec_branches        8624765                       # Number of branches executed
system.switch_cpus12.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus12.iew.exec_rate           0.891464                       # Inst execution rate
system.switch_cpus12.iew.exec_refs           22565070                       # number of memory reference insts executed
system.switch_cpus12.iew.exec_stores          8776893                       # Number of stores executed
system.switch_cpus12.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus12.iew.iewBlockCycles       1628222                       # Number of cycles IEW is blocking
system.switch_cpus12.iew.iewDispLoadInsts     12247178                       # Number of dispatched load instructions
system.switch_cpus12.iew.iewDispNonSpecInsts       210163                       # Number of dispatched non-speculative instructions
system.switch_cpus12.iew.iewDispSquashedInsts        26164                       # Number of squashed instructions skipped by dispatch
system.switch_cpus12.iew.iewDispStoreInsts      9466321                       # Number of dispatched store instructions
system.switch_cpus12.iew.iewDispatchedInsts     56099232                       # Number of instructions dispatched to IQ
system.switch_cpus12.iew.iewExecLoadInsts     13788177                       # Number of load instructions executed
system.switch_cpus12.iew.iewExecSquashedInsts       125365                       # Number of squashed instructions skipped in execute
system.switch_cpus12.iew.iewExecutedInsts     55790312                       # Number of executed instructions
system.switch_cpus12.iew.iewIQFullEvents        48256                       # Number of times the IQ has become full, causing a stall
system.switch_cpus12.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus12.iew.iewLSQFullEvents      7791953                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus12.iew.iewSquashCycles       122803                       # Number of cycles IEW is squashing
system.switch_cpus12.iew.iewUnblockCycles      7868179                       # Number of cycles IEW is unblocking
system.switch_cpus12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus12.iew.lsq.thread0.cacheBlocked         9111                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus12.iew.lsq.thread0.forwLoads       983434                       # Number of loads that had data forwarded from stores
system.switch_cpus12.iew.lsq.thread0.ignoredResponses          170                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.memOrderViolation         1862                       # Number of memory ordering violations
system.switch_cpus12.iew.lsq.thread0.rescheduledLoads      2108239                       # Number of loads that were rescheduled
system.switch_cpus12.iew.lsq.thread0.squashedLoads      1649821                       # Number of loads squashed
system.switch_cpus12.iew.lsq.thread0.squashedStores      1491254                       # Number of stores squashed
system.switch_cpus12.iew.memOrderViolationEvents         1862                       # Number of memory order violations
system.switch_cpus12.iew.predictedNotTakenIncorrect        75556                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus12.iew.predictedTakenIncorrect        47796                       # Number of branches that were predicted taken incorrectly
system.switch_cpus12.iew.wb_consumers        56271200                       # num instructions consuming a value
system.switch_cpus12.iew.wb_count            53536970                       # cumulative count of insts written-back
system.switch_cpus12.iew.wb_fanout           0.544639                       # average fanout of values written-back
system.switch_cpus12.iew.wb_producers        30647466                       # num instructions producing a value
system.switch_cpus12.iew.wb_rate             0.855458                       # insts written-back per cycle
system.switch_cpus12.iew.wb_sent             53562793                       # cumulative count of insts sent to commit
system.switch_cpus12.int_regfile_reads       67488391                       # number of integer regfile reads
system.switch_cpus12.int_regfile_writes      38917169                       # number of integer regfile writes
system.switch_cpus12.ipc                     0.639139                       # IPC: Instructions Per Cycle
system.switch_cpus12.ipc_total               0.639139                       # IPC: Total IPC of All Threads
system.switch_cpus12.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntAlu     31920860     57.09%     57.09% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntMult      1365002      2.44%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntDiv          876      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAddAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShift            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAes            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAesMix            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdPredAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemRead     13818760     24.71%     84.24% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemWrite      8810179     15.76%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::total     55915677                       # Type of FU issued
system.switch_cpus12.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus12.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus12.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus12.iq.fu_busy_cnt           1365116                       # FU busy when requested
system.switch_cpus12.iq.fu_busy_rate         0.024414                       # FU busy rate (busy events/executed inst)
system.switch_cpus12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntAlu        164770     12.07%     12.07% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntMult         7717      0.57%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntDiv             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatAdd            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCvt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMultAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatDiv            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMisc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAdd            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAddAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAlu            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCvt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMisc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMultAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShift            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShiftAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdDiv            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAdd            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAlu            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCvt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatDiv            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMisc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAdd            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAlu            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAes            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAesMix            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash2            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash2            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma2            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma3            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdPredAlu            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemRead       727283     53.28%     65.91% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemWrite       465346     34.09%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.int_alu_accesses     55347970                       # Number of integer alu accesses
system.switch_cpus12.iq.int_inst_queue_reads    171929874                       # Number of integer instruction queue reads
system.switch_cpus12.iq.int_inst_queue_wakeup_accesses     51929440                       # Number of integer instruction queue wakeup accesses
system.switch_cpus12.iq.int_inst_queue_writes     61639893                       # Number of integer instruction queue writes
system.switch_cpus12.iq.iqInstsAdded         55887365                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus12.iq.iqInstsIssued        55915677                       # Number of instructions issued
system.switch_cpus12.iq.iqNonSpecInstsAdded       211867                       # Number of non-speculative instructions added to the IQ
system.switch_cpus12.iq.iqSquashedInstsExamined      7763329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus12.iq.iqSquashedInstsIssued        14797                       # Number of squashed instructions issued
system.switch_cpus12.iq.iqSquashedNonSpecRemoved        18689                       # Number of squashed non-spec instructions that were removed
system.switch_cpus12.iq.iqSquashedOperandsExamined      4827693                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus12.iq.issued_per_cycle::samples     62582438                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::mean     0.893472                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::stdev     1.792011                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::0     43922658     70.18%     70.18% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::1      6335890     10.12%     80.31% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::2      3709741      5.93%     86.24% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::3      2228249      3.56%     89.80% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::4      1892272      3.02%     92.82% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::5      1708546      2.73%     95.55% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::6      1109858      1.77%     97.32% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::7       697200      1.11%     98.44% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::8       978024      1.56%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::total     62582438                       # Number of insts issued each cycle
system.switch_cpus12.iq.rate                 0.893467                       # Inst issue rate
system.switch_cpus12.iq.vec_alu_accesses      1932823                       # Number of vector alu accesses
system.switch_cpus12.iq.vec_inst_queue_reads      3863831                       # Number of vector instruction queue reads
system.switch_cpus12.iq.vec_inst_queue_wakeup_accesses      1607530                       # Number of vector instruction queue wakeup accesses
system.switch_cpus12.iq.vec_inst_queue_writes      2224427                       # Number of vector instruction queue writes
system.switch_cpus12.itb.accesses                   0                       # DTB accesses
system.switch_cpus12.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.hits                       0                       # DTB hits
system.switch_cpus12.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.itb.misses                     0                       # DTB misses
system.switch_cpus12.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.memDep0.conflictingLoads      1541472                       # Number of conflicting loads.
system.switch_cpus12.memDep0.conflictingStores      1290660                       # Number of conflicting stores.
system.switch_cpus12.memDep0.insertedLoads     12247178                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus12.memDep0.insertedStores      9466321                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus12.misc_regfile_reads      64752525                       # number of misc regfile reads
system.switch_cpus12.misc_regfile_writes       775081                       # number of misc regfile writes
system.switch_cpus12.numCycles               62582819                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.quiesceCycles               1898                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus12.rename.BlockCycles      10101033                       # Number of cycles rename is blocking
system.switch_cpus12.rename.CommittedMaps     49503026                       # Number of HB maps that are committed
system.switch_cpus12.rename.IQFullEvents      1178978                       # Number of times rename has blocked due to IQ full
system.switch_cpus12.rename.IdleCycles        4439845                       # Number of cycles rename is idle
system.switch_cpus12.rename.LQFullEvents     18754079                       # Number of times rename has blocked due to LQ full
system.switch_cpus12.rename.ROBFullEvents        15835                       # Number of times rename has blocked due to ROB full
system.switch_cpus12.rename.RenameLookups     90704061                       # Number of register rename lookups that rename has made
system.switch_cpus12.rename.RenamedInsts     56701114                       # Number of instructions processed by rename
system.switch_cpus12.rename.RenamedOperands     57829620                       # Number of destination operands rename has renamed
system.switch_cpus12.rename.RunCycles         7872664                       # Number of cycles rename is running
system.switch_cpus12.rename.SQFullEvents      2466310                       # Number of times rename has blocked due to SQ full
system.switch_cpus12.rename.SquashCycles       122803                       # Number of cycles rename is squashing
system.switch_cpus12.rename.UnblockCycles     22672036                       # Number of cycles rename is unblocking
system.switch_cpus12.rename.UndoneMaps        8326452                       # Number of HB maps that are undone due to squashing
system.switch_cpus12.rename.int_rename_lookups     69254198                       # Number of integer rename lookups
system.switch_cpus12.rename.serializeStallCycles     17374056                       # count of cycles rename stalled for serializing inst
system.switch_cpus12.rename.serializingInsts       228908                       # count of serializing insts renamed
system.switch_cpus12.rename.skidInsts        11588871                       # count of insts added to the skid buffer
system.switch_cpus12.rename.tempSerializingInsts       217450                       # count of temporary serializing insts renamed
system.switch_cpus12.rename.vec_rename_lookups      1288491                       # Number of vector rename lookups
system.switch_cpus12.rob.rob_reads          114147492                       # The number of ROB reads
system.switch_cpus12.rob.rob_writes         113445527                       # The number of ROB writes
system.switch_cpus12.timesIdled                    30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus12.vec_regfile_reads        1071688                       # number of vector regfile reads
system.switch_cpus12.vec_regfile_writes        535968                       # number of vector regfile writes
system.switch_cpus13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus13.branchPred.BTBHitPct    95.547607                       # BTB Hit Percentage
system.switch_cpus13.branchPred.BTBHits       4115846                       # Number of BTB hits
system.switch_cpus13.branchPred.BTBLookups      4307639                       # Number of BTB lookups
system.switch_cpus13.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus13.branchPred.condIncorrect       121947                       # Number of conditional branches incorrect
system.switch_cpus13.branchPred.condPredicted      8541736                       # Number of conditional branches predicted
system.switch_cpus13.branchPred.indirectHits        52722                       # Number of indirect target hits.
system.switch_cpus13.branchPred.indirectLookups        62716                       # Number of indirect predictor lookups.
system.switch_cpus13.branchPred.indirectMisses         9994                       # Number of indirect misses.
system.switch_cpus13.branchPred.lookups       9832665                       # Number of BP lookups
system.switch_cpus13.branchPred.usedRAS        451263                       # Number of times the RAS was used to get a target.
system.switch_cpus13.branchPredindirectMispredicted          130                       # Number of mispredicted indirect branches.
system.switch_cpus13.cc_regfile_reads        15278043                       # number of cc regfile reads
system.switch_cpus13.cc_regfile_writes       14978661                       # number of cc regfile writes
system.switch_cpus13.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus13.commit.branchMispredicts       120886                       # The number of times a branch was mispredicted
system.switch_cpus13.commit.branches          7981055                       # Number of branches committed
system.switch_cpus13.commit.bw_lim_events      3543668                       # number cycles where commit BW limit reached
system.switch_cpus13.commit.commitNonSpecStalls       186639                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus13.commit.commitSquashedInsts      7969047                       # The number of squashed insts skipped by commit
system.switch_cpus13.commit.committedInsts     39931851                       # Number of instructions committed
system.switch_cpus13.commit.committedOps     48282842                       # Number of ops (including micro ops) committed
system.switch_cpus13.commit.committed_per_cycle::samples     61498514                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::mean     0.785106                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::stdev     2.085764                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::0     50281258     81.76%     81.76% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::1      3249977      5.28%     87.04% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::2      1501862      2.44%     89.49% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::3       720119      1.17%     90.66% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::4       691309      1.12%     91.78% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::5       742791      1.21%     92.99% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::6       332461      0.54%     93.53% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::7       435069      0.71%     94.24% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::8      3543668      5.76%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::total     61498514                       # Number of insts commited each cycle
system.switch_cpus13.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus13.commit.function_calls       353146                       # Number of function calls committed.
system.switch_cpus13.commit.int_insts        43820033                       # Number of committed integer instructions.
system.switch_cpus13.commit.loads            10608091                       # Number of loads committed
system.switch_cpus13.commit.membars            257091                       # Number of memory barriers committed
system.switch_cpus13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntAlu     28468942     58.96%     58.96% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntMult      1238405      2.56%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntDiv          796      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCvt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMult            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMultAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatDiv            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMisc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatSqrt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAddAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCvt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMisc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMult            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMultAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShift            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShiftAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdDiv            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSqrt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCvt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatDiv            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMisc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMult            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAes            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAesMix            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma2            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma3            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdPredAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemRead     10608091     21.97%     83.50% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemWrite      7966608     16.50%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::total     48282842                       # Class of committed instruction
system.switch_cpus13.commit.refs             18574699                       # Number of memory references committed
system.switch_cpus13.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus13.commit.vec_insts         1611564                       # Number of committed Vector instructions.
system.switch_cpus13.committedInsts          39931851                       # Number of Instructions Simulated
system.switch_cpus13.committedOps            48282842                       # Number of Ops (including micro ops) Simulated
system.switch_cpus13.cpi                     1.567259                       # CPI: Cycles Per Instruction
system.switch_cpus13.cpi_total               1.567259                       # CPI: Total CPI of All Threads
system.switch_cpus13.decode.BlockedCycles     50117597                       # Number of cycles decode is blocked
system.switch_cpus13.decode.BranchMispred         1069                       # Number of times decode detected a branch misprediction
system.switch_cpus13.decode.BranchResolved      3922995                       # Number of times decode resolved a branch
system.switch_cpus13.decode.DecodedInsts     57479963                       # Number of instructions handled by decode
system.switch_cpus13.decode.IdleCycles        3577016                       # Number of cycles decode is idle
system.switch_cpus13.decode.RunCycles         6645082                       # Number of cycles decode is running
system.switch_cpus13.decode.SquashCycles       122199                       # Number of cycles decode is squashing
system.switch_cpus13.decode.SquashedInsts         6189                       # Number of squashed instructions handled by decode
system.switch_cpus13.decode.UnblockCycles      2121306                       # Number of cycles decode is unblocking
system.switch_cpus13.dtb.accesses                   0                       # DTB accesses
system.switch_cpus13.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.hits                       0                       # DTB hits
system.switch_cpus13.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.dtb.misses                     0                       # DTB misses
system.switch_cpus13.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.fetch.Branches           9832665                       # Number of branches that fetch encountered
system.switch_cpus13.fetch.CacheLines         6811182                       # Number of cache lines fetched
system.switch_cpus13.fetch.Cycles            55556630                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus13.fetch.IcacheSquashes        28481                       # Number of outstanding Icache misses that were squashed
system.switch_cpus13.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus13.fetch.Insts             50023199                       # Number of instructions fetch has processed
system.switch_cpus13.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus13.fetch.SquashCycles        246520                       # Number of cycles fetch has spent squashing
system.switch_cpus13.fetch.branchRate        0.157113                       # Number of branch fetches per cycle
system.switch_cpus13.fetch.icacheStallCycles      6903298                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus13.fetch.predictedBranches      4619831                       # Number of branches that fetch has predicted taken
system.switch_cpus13.fetch.rate              0.799303                       # Number of inst fetches per cycle
system.switch_cpus13.fetch.rateDist::samples     62583202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::mean     0.968975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::stdev     2.320188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::0       50577805     80.82%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::1        1660515      2.65%     83.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::2        1267300      2.02%     85.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::3        1728760      2.76%     88.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::4         949122      1.52%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::5         427015      0.68%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::6        1026955      1.64%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::7         398958      0.64%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::8        4546772      7.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::total     62583202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.idleCycles                   338                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus13.iew.branchMispredicts       122930                       # Number of branch mispredicts detected at execute
system.switch_cpus13.iew.exec_branches        8623462                       # Number of branches executed
system.switch_cpus13.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus13.iew.exec_rate           0.892030                       # Inst execution rate
system.switch_cpus13.iew.exec_refs           22605729                       # number of memory reference insts executed
system.switch_cpus13.iew.exec_stores          8777043                       # Number of stores executed
system.switch_cpus13.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus13.iew.iewBlockCycles       1666535                       # Number of cycles IEW is blocking
system.switch_cpus13.iew.iewDispLoadInsts     12291786                       # Number of dispatched load instructions
system.switch_cpus13.iew.iewDispNonSpecInsts       203220                       # Number of dispatched non-speculative instructions
system.switch_cpus13.iew.iewDispSquashedInsts        22426                       # Number of squashed instructions skipped by dispatch
system.switch_cpus13.iew.iewDispStoreInsts      9471490                       # Number of dispatched store instructions
system.switch_cpus13.iew.iewDispatchedInsts     56165129                       # Number of instructions dispatched to IQ
system.switch_cpus13.iew.iewExecLoadInsts     13828686                       # Number of load instructions executed
system.switch_cpus13.iew.iewExecSquashedInsts       123411                       # Number of squashed instructions skipped in execute
system.switch_cpus13.iew.iewExecutedInsts     55826393                       # Number of executed instructions
system.switch_cpus13.iew.iewIQFullEvents        50338                       # Number of times the IQ has become full, causing a stall
system.switch_cpus13.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus13.iew.iewLSQFullEvents      7866972                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus13.iew.iewSquashCycles       122199                       # Number of cycles IEW is squashing
system.switch_cpus13.iew.iewUnblockCycles      7945526                       # Number of cycles IEW is unblocking
system.switch_cpus13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus13.iew.lsq.thread0.cacheBlocked         9349                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus13.iew.lsq.thread0.forwLoads       987212                       # Number of loads that had data forwarded from stores
system.switch_cpus13.iew.lsq.thread0.ignoredResponses          200                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.memOrderViolation         1911                       # Number of memory ordering violations
system.switch_cpus13.iew.lsq.thread0.rescheduledLoads      2113633                       # Number of loads that were rescheduled
system.switch_cpus13.iew.lsq.thread0.squashedLoads      1683662                       # Number of loads squashed
system.switch_cpus13.iew.lsq.thread0.squashedStores      1504858                       # Number of stores squashed
system.switch_cpus13.iew.memOrderViolationEvents         1911                       # Number of memory order violations
system.switch_cpus13.iew.predictedNotTakenIncorrect        76096                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus13.iew.predictedTakenIncorrect        46834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus13.iew.wb_consumers        56380278                       # num instructions consuming a value
system.switch_cpus13.iew.wb_count            53566832                       # cumulative count of insts written-back
system.switch_cpus13.iew.wb_fanout           0.544462                       # average fanout of values written-back
system.switch_cpus13.iew.wb_producers        30696896                       # num instructions producing a value
system.switch_cpus13.iew.wb_rate             0.855925                       # insts written-back per cycle
system.switch_cpus13.iew.wb_sent             53592001                       # cumulative count of insts sent to commit
system.switch_cpus13.int_regfile_reads       67547396                       # number of integer regfile reads
system.switch_cpus13.int_regfile_writes      38955508                       # number of integer regfile writes
system.switch_cpus13.ipc                     0.638057                       # IPC: Instructions Per Cycle
system.switch_cpus13.ipc_total               0.638057                       # IPC: Total IPC of All Threads
system.switch_cpus13.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntAlu     31898636     57.01%     57.01% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntMult      1381525      2.47%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntDiv          796      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatAdd            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCvt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMult            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMultAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatDiv            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMisc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAdd            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAddAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAlu            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCvt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMisc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMult            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMultAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShift            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdDiv            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMult            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAes            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAesMix            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdPredAlu            0      0.00%     59.48% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemRead     13859679     24.77%     84.26% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemWrite      8809168     15.74%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::total     55949804                       # Type of FU issued
system.switch_cpus13.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus13.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus13.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus13.iq.fu_busy_cnt           1360179                       # FU busy when requested
system.switch_cpus13.iq.fu_busy_rate         0.024311                       # FU busy rate (busy events/executed inst)
system.switch_cpus13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntAlu        163601     12.03%     12.03% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntMult         7928      0.58%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntDiv             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAddAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAlu            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShift            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShiftAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAlu            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAlu            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAes            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAesMix            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash2            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash2            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma2            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma3            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdPredAlu            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemRead       727661     53.50%     66.11% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemWrite       460989     33.89%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.int_alu_accesses     55373243                       # Number of integer alu accesses
system.switch_cpus13.iq.int_inst_queue_reads    171985853                       # Number of integer instruction queue reads
system.switch_cpus13.iq.int_inst_queue_wakeup_accesses     51953097                       # Number of integer instruction queue wakeup accesses
system.switch_cpus13.iq.int_inst_queue_writes     61802325                       # Number of integer instruction queue writes
system.switch_cpus13.iq.iqInstsAdded         55960320                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus13.iq.iqInstsIssued        55949804                       # Number of instructions issued
system.switch_cpus13.iq.iqNonSpecInstsAdded       204809                       # Number of non-speculative instructions added to the IQ
system.switch_cpus13.iq.iqSquashedInstsExamined      7882148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus13.iq.iqSquashedInstsIssued        14711                       # Number of squashed instructions issued
system.switch_cpus13.iq.iqSquashedNonSpecRemoved        18170                       # Number of squashed non-spec instructions that were removed
system.switch_cpus13.iq.iqSquashedOperandsExamined      4909543                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus13.iq.issued_per_cycle::samples     62583202                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::mean     0.894007                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::stdev     1.792074                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::0     43909853     70.16%     70.16% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::1      6340318     10.13%     80.29% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::2      3713163      5.93%     86.23% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::3      2226339      3.56%     89.78% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::4      1896275      3.03%     92.81% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::5      1711563      2.73%     95.55% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::6      1114048      1.78%     97.33% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::7       696204      1.11%     98.44% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::8       975439      1.56%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::total     62583202                       # Number of insts issued each cycle
system.switch_cpus13.iq.rate                 0.894002                       # Inst issue rate
system.switch_cpus13.iq.vec_alu_accesses      1936740                       # Number of vector alu accesses
system.switch_cpus13.iq.vec_inst_queue_reads      3871847                       # Number of vector instruction queue reads
system.switch_cpus13.iq.vec_inst_queue_wakeup_accesses      1613735                       # Number of vector instruction queue wakeup accesses
system.switch_cpus13.iq.vec_inst_queue_writes      2246742                       # Number of vector instruction queue writes
system.switch_cpus13.itb.accesses                   0                       # DTB accesses
system.switch_cpus13.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.hits                       0                       # DTB hits
system.switch_cpus13.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.itb.misses                     0                       # DTB misses
system.switch_cpus13.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.memDep0.conflictingLoads      1551893                       # Number of conflicting loads.
system.switch_cpus13.memDep0.conflictingStores      1304293                       # Number of conflicting stores.
system.switch_cpus13.memDep0.insertedLoads     12291786                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus13.memDep0.insertedStores      9471490                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus13.misc_regfile_reads      64848440                       # number of misc regfile reads
system.switch_cpus13.misc_regfile_writes       748656                       # number of misc regfile writes
system.switch_cpus13.numCycles               62583540                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.quiesceCycles               1176                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus13.rename.BlockCycles      10236844                       # Number of cycles rename is blocking
system.switch_cpus13.rename.CommittedMaps     49447449                       # Number of HB maps that are committed
system.switch_cpus13.rename.IQFullEvents      1200790                       # Number of times rename has blocked due to IQ full
system.switch_cpus13.rename.IdleCycles        4430403                       # Number of cycles rename is idle
system.switch_cpus13.rename.LQFullEvents     19065850                       # Number of times rename has blocked due to LQ full
system.switch_cpus13.rename.ROBFullEvents        16727                       # Number of times rename has blocked due to ROB full
system.switch_cpus13.rename.RenameLookups     90827487                       # Number of register rename lookups that rename has made
system.switch_cpus13.rename.RenamedInsts     56754680                       # Number of instructions processed by rename
system.switch_cpus13.rename.RenamedOperands     57888248                       # Number of destination operands rename has renamed
system.switch_cpus13.rename.RunCycles         7864407                       # Number of cycles rename is running
system.switch_cpus13.rename.SQFullEvents      2558804                       # Number of times rename has blocked due to SQ full
system.switch_cpus13.rename.SquashCycles       122199                       # Number of cycles rename is squashing
system.switch_cpus13.rename.UnblockCycles     23084638                       # Number of cycles rename is unblocking
system.switch_cpus13.rename.UndoneMaps        8440660                       # Number of HB maps that are undone due to squashing
system.switch_cpus13.rename.int_rename_lookups     69335866                       # Number of integer rename lookups
system.switch_cpus13.rename.serializeStallCycles     16844709                       # count of cycles rename stalled for serializing inst
system.switch_cpus13.rename.serializingInsts       221476                       # count of serializing insts renamed
system.switch_cpus13.rename.skidInsts        11674219                       # count of insts added to the skid buffer
system.switch_cpus13.rename.tempSerializingInsts       210334                       # count of temporary serializing insts renamed
system.switch_cpus13.rename.vec_rename_lookups      1297909                       # Number of vector rename lookups
system.switch_cpus13.rob.rob_reads          114203498                       # The number of ROB reads
system.switch_cpus13.rob.rob_writes         113589249                       # The number of ROB writes
system.switch_cpus13.timesIdled                    25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus13.vec_regfile_reads        1075819                       # number of vector regfile reads
system.switch_cpus13.vec_regfile_writes        538041                       # number of vector regfile writes
system.switch_cpus14.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus14.branchPred.BTBHitPct    95.266370                       # BTB Hit Percentage
system.switch_cpus14.branchPred.BTBHits       4131933                       # Number of BTB hits
system.switch_cpus14.branchPred.BTBLookups      4337242                       # Number of BTB lookups
system.switch_cpus14.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus14.branchPred.condIncorrect       119900                       # Number of conditional branches incorrect
system.switch_cpus14.branchPred.condPredicted      8533251                       # Number of conditional branches predicted
system.switch_cpus14.branchPred.indirectHits        54099                       # Number of indirect target hits.
system.switch_cpus14.branchPred.indirectLookups        63135                       # Number of indirect predictor lookups.
system.switch_cpus14.branchPred.indirectMisses         9036                       # Number of indirect misses.
system.switch_cpus14.branchPred.lookups       9833032                       # Number of BP lookups
system.switch_cpus14.branchPred.usedRAS        448342                       # Number of times the RAS was used to get a target.
system.switch_cpus14.branchPredindirectMispredicted          133                       # Number of mispredicted indirect branches.
system.switch_cpus14.cc_regfile_reads        15348411                       # number of cc regfile reads
system.switch_cpus14.cc_regfile_writes       15022218                       # number of cc regfile writes
system.switch_cpus14.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus14.commit.branchMispredicts       119156                       # The number of times a branch was mispredicted
system.switch_cpus14.commit.branches          8024222                       # Number of branches committed
system.switch_cpus14.commit.bw_lim_events      3555353                       # number cycles where commit BW limit reached
system.switch_cpus14.commit.commitNonSpecStalls       194449                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus14.commit.commitSquashedInsts      7740931                       # The number of squashed insts skipped by commit
system.switch_cpus14.commit.committedInsts     40156755                       # Number of instructions committed
system.switch_cpus14.commit.committedOps     48516286                       # Number of ops (including micro ops) committed
system.switch_cpus14.commit.committed_per_cycle::samples     61527606                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::mean     0.788529                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::stdev     2.088401                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::0     50220344     81.62%     81.62% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::1      3304323      5.37%     86.99% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::2      1510989      2.46%     89.45% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::3       720615      1.17%     90.62% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::4       700001      1.14%     91.76% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::5       744945      1.21%     92.97% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::6       336665      0.55%     93.52% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::7       434371      0.71%     94.22% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::8      3555353      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::total     61527606                       # Number of insts commited each cycle
system.switch_cpus14.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus14.commit.function_calls       353844                       # Number of function calls committed.
system.switch_cpus14.commit.int_insts        44015458                       # Number of committed integer instructions.
system.switch_cpus14.commit.loads            10632421                       # Number of loads committed
system.switch_cpus14.commit.membars            275718                       # Number of memory barriers committed
system.switch_cpus14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntAlu     28652414     59.06%     59.06% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntMult      1226852      2.53%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntDiv          888      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAddAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShift            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShiftAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemRead     10632421     21.92%     83.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemWrite      8003711     16.50%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::total     48516286                       # Class of committed instruction
system.switch_cpus14.commit.refs             18636132                       # Number of memory references committed
system.switch_cpus14.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus14.commit.vec_insts         1610364                       # Number of committed Vector instructions.
system.switch_cpus14.committedInsts          40156755                       # Number of Instructions Simulated
system.switch_cpus14.committedOps            48516286                       # Number of Ops (including micro ops) Simulated
system.switch_cpus14.cpi                     1.558470                       # CPI: Cycles Per Instruction
system.switch_cpus14.cpi_total               1.558470                       # CPI: Total CPI of All Threads
system.switch_cpus14.decode.BlockedCycles     50079580                       # Number of cycles decode is blocked
system.switch_cpus14.decode.BranchMispred          762                       # Number of times decode detected a branch misprediction
system.switch_cpus14.decode.BranchResolved      3939034                       # Number of times decode resolved a branch
system.switch_cpus14.decode.DecodedInsts     57484272                       # Number of instructions handled by decode
system.switch_cpus14.decode.IdleCycles        3596480                       # Number of cycles decode is idle
system.switch_cpus14.decode.RunCycles         6679231                       # Number of cycles decode is running
system.switch_cpus14.decode.SquashCycles       120547                       # Number of cycles decode is squashing
system.switch_cpus14.decode.SquashedInsts         3334                       # Number of squashed instructions handled by decode
system.switch_cpus14.decode.UnblockCycles      2106505                       # Number of cycles decode is unblocking
system.switch_cpus14.dtb.accesses                   0                       # DTB accesses
system.switch_cpus14.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.hits                       0                       # DTB hits
system.switch_cpus14.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.dtb.misses                     0                       # DTB misses
system.switch_cpus14.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.fetch.Branches           9833032                       # Number of branches that fetch encountered
system.switch_cpus14.fetch.CacheLines         6827843                       # Number of cache lines fetched
system.switch_cpus14.fetch.Cycles            55543001                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus14.fetch.IcacheSquashes        28720                       # Number of outstanding Icache misses that were squashed
system.switch_cpus14.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.switch_cpus14.fetch.Insts             50026561                       # Number of instructions fetch has processed
system.switch_cpus14.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus14.fetch.SquashCycles        242582                       # Number of cycles fetch has spent squashing
system.switch_cpus14.fetch.branchRate        0.157120                       # Number of branch fetches per cycle
system.switch_cpus14.fetch.icacheStallCycles      6918028                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus14.fetch.predictedBranches      4634374                       # Number of branches that fetch has predicted taken
system.switch_cpus14.fetch.rate              0.799362                       # Number of inst fetches per cycle
system.switch_cpus14.fetch.rateDist::samples     62582345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::mean     0.968317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::stdev     2.318568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::0       50568325     80.80%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::1        1668295      2.67%     83.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::2        1274962      2.04%     85.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::3        1722887      2.75%     88.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::4         957935      1.53%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::5         429871      0.69%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::6        1024774      1.64%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::7         399450      0.64%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::8        4535846      7.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::total     62582345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.idleCycles                   735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus14.iew.branchMispredicts       120833                       # Number of branch mispredicts detected at execute
system.switch_cpus14.iew.exec_branches        8646711                       # Number of branches executed
system.switch_cpus14.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus14.iew.exec_rate           0.893517                       # Inst execution rate
system.switch_cpus14.iew.exec_refs           22615367                       # number of memory reference insts executed
system.switch_cpus14.iew.exec_stores          8798606                       # Number of stores executed
system.switch_cpus14.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus14.iew.iewBlockCycles       1604641                       # Number of cycles IEW is blocking
system.switch_cpus14.iew.iewDispLoadInsts     12259147                       # Number of dispatched load instructions
system.switch_cpus14.iew.iewDispNonSpecInsts       211050                       # Number of dispatched non-speculative instructions
system.switch_cpus14.iew.iewDispSquashedInsts        26450                       # Number of squashed instructions skipped by dispatch
system.switch_cpus14.iew.iewDispStoreInsts      9481478                       # Number of dispatched store instructions
system.switch_cpus14.iew.iewDispatchedInsts     56171500                       # Number of instructions dispatched to IQ
system.switch_cpus14.iew.iewExecLoadInsts     13816761                       # Number of load instructions executed
system.switch_cpus14.iew.iewExecSquashedInsts       122180                       # Number of squashed instructions skipped in execute
system.switch_cpus14.iew.iewExecutedInsts     55919045                       # Number of executed instructions
system.switch_cpus14.iew.iewIQFullEvents        48231                       # Number of times the IQ has become full, causing a stall
system.switch_cpus14.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus14.iew.iewLSQFullEvents      7779065                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus14.iew.iewSquashCycles       120547                       # Number of cycles IEW is squashing
system.switch_cpus14.iew.iewUnblockCycles      7855444                       # Number of cycles IEW is unblocking
system.switch_cpus14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus14.iew.lsq.thread0.cacheBlocked         9229                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus14.iew.lsq.thread0.forwLoads       985079                       # Number of loads that had data forwarded from stores
system.switch_cpus14.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.memOrderViolation         1932                       # Number of memory ordering violations
system.switch_cpus14.iew.lsq.thread0.rescheduledLoads      2112349                       # Number of loads that were rescheduled
system.switch_cpus14.iew.lsq.thread0.squashedLoads      1626695                       # Number of loads squashed
system.switch_cpus14.iew.lsq.thread0.squashedStores      1477734                       # Number of stores squashed
system.switch_cpus14.iew.memOrderViolationEvents         1932                       # Number of memory order violations
system.switch_cpus14.iew.predictedNotTakenIncorrect        73494                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus14.iew.predictedTakenIncorrect        47339                       # Number of branches that were predicted taken incorrectly
system.switch_cpus14.iew.wb_consumers        56401249                       # num instructions consuming a value
system.switch_cpus14.iew.wb_count            53664559                       # cumulative count of insts written-back
system.switch_cpus14.iew.wb_fanout           0.544670                       # average fanout of values written-back
system.switch_cpus14.iew.wb_producers        30720065                       # num instructions producing a value
system.switch_cpus14.iew.wb_rate             0.857493                       # insts written-back per cycle
system.switch_cpus14.iew.wb_sent             53689631                       # cumulative count of insts sent to commit
system.switch_cpus14.int_regfile_reads       67634749                       # number of integer regfile reads
system.switch_cpus14.int_regfile_writes      38998793                       # number of integer regfile writes
system.switch_cpus14.ipc                     0.641655                       # IPC: Instructions Per Cycle
system.switch_cpus14.ipc_total               0.641655                       # IPC: Total IPC of All Threads
system.switch_cpus14.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntAlu     31998383     57.10%     57.10% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntMult      1364270      2.43%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntDiv          888      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAddAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShift            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAes            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAesMix            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdPredAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemRead     13845557     24.71%     84.24% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemWrite      8832133     15.76%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::total     56041231                       # Type of FU issued
system.switch_cpus14.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus14.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus14.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus14.iq.fu_busy_cnt           1367718                       # FU busy when requested
system.switch_cpus14.iq.fu_busy_rate         0.024406                       # FU busy rate (busy events/executed inst)
system.switch_cpus14.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntAlu        166889     12.20%     12.20% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntMult         7349      0.54%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntDiv             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAddAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAlu            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShift            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShiftAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAlu            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAlu            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAes            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAesMix            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash2            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash2            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma2            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma3            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdPredAlu            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemRead       728306     53.25%     65.99% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemWrite       465174     34.01%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.int_alu_accesses     55470821                       # Number of integer alu accesses
system.switch_cpus14.iq.int_inst_queue_reads    172173337                       # Number of integer instruction queue reads
system.switch_cpus14.iq.int_inst_queue_wakeup_accesses     52051969                       # Number of integer instruction queue wakeup accesses
system.switch_cpus14.iq.int_inst_queue_writes     61602281                       # Number of integer instruction queue writes
system.switch_cpus14.iq.iqInstsAdded         55958717                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus14.iq.iqInstsIssued        56041231                       # Number of instructions issued
system.switch_cpus14.iq.iqNonSpecInstsAdded       212783                       # Number of non-speculative instructions added to the IQ
system.switch_cpus14.iq.iqSquashedInstsExamined      7655068                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus14.iq.iqSquashedInstsIssued        15299                       # Number of squashed instructions issued
system.switch_cpus14.iq.iqSquashedNonSpecRemoved        18334                       # Number of squashed non-spec instructions that were removed
system.switch_cpus14.iq.iqSquashedOperandsExamined      4735943                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus14.iq.issued_per_cycle::samples     62582345                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::mean     0.895480                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::stdev     1.793531                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::0     43879755     70.12%     70.12% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::1      6354269     10.15%     80.27% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::2      3713058      5.93%     86.20% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::3      2234497      3.57%     89.77% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::4      1896146      3.03%     92.80% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::5      1715239      2.74%     95.54% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::6      1108053      1.77%     97.31% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::7       702366      1.12%     98.44% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::8       978962      1.56%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::total     62582345                       # Number of insts issued each cycle
system.switch_cpus14.iq.rate                 0.895469                       # Inst issue rate
system.switch_cpus14.iq.vec_alu_accesses      1938128                       # Number of vector alu accesses
system.switch_cpus14.iq.vec_inst_queue_reads      3874481                       # Number of vector instruction queue reads
system.switch_cpus14.iq.vec_inst_queue_wakeup_accesses      1612590                       # Number of vector instruction queue wakeup accesses
system.switch_cpus14.iq.vec_inst_queue_writes      2226114                       # Number of vector instruction queue writes
system.switch_cpus14.itb.accesses                   0                       # DTB accesses
system.switch_cpus14.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.hits                       0                       # DTB hits
system.switch_cpus14.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.itb.misses                     0                       # DTB misses
system.switch_cpus14.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.memDep0.conflictingLoads      1543477                       # Number of conflicting loads.
system.switch_cpus14.memDep0.conflictingStores      1303932                       # Number of conflicting stores.
system.switch_cpus14.memDep0.insertedLoads     12259147                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus14.memDep0.insertedStores      9481478                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus14.misc_regfile_reads      64918993                       # number of misc regfile reads
system.switch_cpus14.misc_regfile_writes       780299                       # number of misc regfile writes
system.switch_cpus14.numCycles               62583080                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.quiesceCycles               1636                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus14.rename.BlockCycles      10025105                       # Number of cycles rename is blocking
system.switch_cpus14.rename.CommittedMaps     49689260                       # Number of HB maps that are committed
system.switch_cpus14.rename.IQFullEvents      1174349                       # Number of times rename has blocked due to IQ full
system.switch_cpus14.rename.IdleCycles        4446913                       # Number of cycles rename is idle
system.switch_cpus14.rename.LQFullEvents     18742146                       # Number of times rename has blocked due to LQ full
system.switch_cpus14.rename.ROBFullEvents        13918                       # Number of times rename has blocked due to ROB full
system.switch_cpus14.rename.RenameLookups     90808165                       # Number of register rename lookups that rename has made
system.switch_cpus14.rename.RenamedInsts     56758097                       # Number of instructions processed by rename
system.switch_cpus14.rename.RenamedOperands     57892385                       # Number of destination operands rename has renamed
system.switch_cpus14.rename.RunCycles         7890002                       # Number of cycles rename is running
system.switch_cpus14.rename.SQFullEvents      2479822                       # Number of times rename has blocked due to SQ full
system.switch_cpus14.rename.SquashCycles       120547                       # Number of cycles rename is squashing
system.switch_cpus14.rename.UnblockCycles     22669163                       # Number of cycles rename is unblocking
system.switch_cpus14.rename.UndoneMaps        8202991                       # Number of HB maps that are undone due to squashing
system.switch_cpus14.rename.int_rename_lookups     69309077                       # Number of integer rename lookups
system.switch_cpus14.rename.serializeStallCycles     17430613                       # count of cycles rename stalled for serializing inst
system.switch_cpus14.rename.serializingInsts       229909                       # count of serializing insts renamed
system.switch_cpus14.rename.skidInsts        11588484                       # count of insts added to the skid buffer
system.switch_cpus14.rename.tempSerializingInsts       218295                       # count of temporary serializing insts renamed
system.switch_cpus14.rename.vec_rename_lookups      1290464                       # Number of vector rename lookups
system.switch_cpus14.rob.rob_reads          114225427                       # The number of ROB reads
system.switch_cpus14.rob.rob_writes         113569719                       # The number of ROB writes
system.switch_cpus14.timesIdled                    31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus14.vec_regfile_reads        1075059                       # number of vector regfile reads
system.switch_cpus14.vec_regfile_writes        537670                       # number of vector regfile writes
system.switch_cpus15.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus15.branchPred.BTBHitPct    95.452124                       # BTB Hit Percentage
system.switch_cpus15.branchPred.BTBHits       4147411                       # Number of BTB hits
system.switch_cpus15.branchPred.BTBLookups      4345017                       # Number of BTB lookups
system.switch_cpus15.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus15.branchPred.condIncorrect       123181                       # Number of conditional branches incorrect
system.switch_cpus15.branchPred.condPredicted      8561745                       # Number of conditional branches predicted
system.switch_cpus15.branchPred.indirectHits        56228                       # Number of indirect target hits.
system.switch_cpus15.branchPred.indirectLookups        67024                       # Number of indirect predictor lookups.
system.switch_cpus15.branchPred.indirectMisses        10796                       # Number of indirect misses.
system.switch_cpus15.branchPred.lookups       9884393                       # Number of BP lookups
system.switch_cpus15.branchPred.usedRAS        447905                       # Number of times the RAS was used to get a target.
system.switch_cpus15.branchPredindirectMispredicted          137                       # Number of mispredicted indirect branches.
system.switch_cpus15.cc_regfile_reads        15385926                       # number of cc regfile reads
system.switch_cpus15.cc_regfile_writes       15045969                       # number of cc regfile writes
system.switch_cpus15.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus15.commit.branchMispredicts       122303                       # The number of times a branch was mispredicted
system.switch_cpus15.commit.branches          8056768                       # Number of branches committed
system.switch_cpus15.commit.bw_lim_events      3554915                       # number cycles where commit BW limit reached
system.switch_cpus15.commit.commitNonSpecStalls       204622                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus15.commit.commitSquashedInsts      7714242                       # The number of squashed insts skipped by commit
system.switch_cpus15.commit.committedInsts     40258220                       # Number of instructions committed
system.switch_cpus15.commit.committedOps     48593051                       # Number of ops (including micro ops) committed
system.switch_cpus15.commit.committed_per_cycle::samples     61527554                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::mean     0.789777                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::stdev     2.088607                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::0     50167277     81.54%     81.54% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::1      3344760      5.44%     86.97% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::2      1521298      2.47%     89.45% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::3       718854      1.17%     90.61% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::4       701625      1.14%     91.75% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::5       742689      1.21%     92.96% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::6       343084      0.56%     93.52% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::7       433052      0.70%     94.22% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::8      3554915      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::total     61527554                       # Number of insts commited each cycle
system.switch_cpus15.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus15.commit.function_calls       354164                       # Number of function calls committed.
system.switch_cpus15.commit.int_insts        44071295                       # Number of committed integer instructions.
system.switch_cpus15.commit.loads            10607402                       # Number of loads committed
system.switch_cpus15.commit.membars            292627                       # Number of memory barriers committed
system.switch_cpus15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntAlu     28768407     59.20%     59.20% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntMult      1211997      2.49%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntDiv          932      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCvt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMult            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMultAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatDiv            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMisc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatSqrt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAddAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAlu            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCvt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMisc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMult            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMultAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShift            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShiftAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdDiv            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSqrt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAlu            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCvt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatDiv            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMisc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMult            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAlu            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAes            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAesMix            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma2            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma3            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdPredAlu            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemRead     10607402     21.83%     83.53% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemWrite      8004313     16.47%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::total     48593051                       # Class of committed instruction
system.switch_cpus15.commit.refs             18611715                       # Number of memory references committed
system.switch_cpus15.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus15.commit.vec_insts         1593642                       # Number of committed Vector instructions.
system.switch_cpus15.committedInsts          40258220                       # Number of Instructions Simulated
system.switch_cpus15.committedOps            48593051                       # Number of Ops (including micro ops) Simulated
system.switch_cpus15.cpi                     1.554536                       # CPI: Cycles Per Instruction
system.switch_cpus15.cpi_total               1.554536                       # CPI: Total CPI of All Threads
system.switch_cpus15.decode.BlockedCycles     50007278                       # Number of cycles decode is blocked
system.switch_cpus15.decode.BranchMispred          892                       # Number of times decode detected a branch misprediction
system.switch_cpus15.decode.BranchResolved      3950806                       # Number of times decode resolved a branch
system.switch_cpus15.decode.DecodedInsts     57579529                       # Number of instructions handled by decode
system.switch_cpus15.decode.IdleCycles        3631398                       # Number of cycles decode is idle
system.switch_cpus15.decode.RunCycles         6738503                       # Number of cycles decode is running
system.switch_cpus15.decode.SquashCycles       123690                       # Number of cycles decode is squashing
system.switch_cpus15.decode.SquashedInsts         4269                       # Number of squashed instructions handled by decode
system.switch_cpus15.decode.UnblockCycles      2081597                       # Number of cycles decode is unblocking
system.switch_cpus15.dtb.accesses                   0                       # DTB accesses
system.switch_cpus15.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.hits                       0                       # DTB hits
system.switch_cpus15.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.dtb.misses                     0                       # DTB misses
system.switch_cpus15.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.fetch.Branches           9884393                       # Number of branches that fetch encountered
system.switch_cpus15.fetch.CacheLines         6863265                       # Number of cache lines fetched
system.switch_cpus15.fetch.Cycles            55501783                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus15.fetch.IcacheSquashes        29167                       # Number of outstanding Icache misses that were squashed
system.switch_cpus15.fetch.Insts             50199179                       # Number of instructions fetch has processed
system.switch_cpus15.fetch.SquashCycles        249136                       # Number of cycles fetch has spent squashing
system.switch_cpus15.fetch.branchRate        0.157941                       # Number of branch fetches per cycle
system.switch_cpus15.fetch.icacheStallCycles      6956119                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus15.fetch.predictedBranches      4651544                       # Number of branches that fetch has predicted taken
system.switch_cpus15.fetch.rate              0.802124                       # Number of inst fetches per cycle
system.switch_cpus15.fetch.rateDist::samples     62582470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::mean     0.970652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::stdev     2.320743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::0       50540090     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::1        1673884      2.67%     83.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::2        1276744      2.04%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::3        1716687      2.74%     88.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::4         964803      1.54%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::5         440628      0.70%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::6        1024091      1.64%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::7         402868      0.64%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::8        4542675      7.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::total     62582470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.idleCycles                   371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus15.iew.branchMispredicts       124191                       # Number of branch mispredicts detected at execute
system.switch_cpus15.iew.exec_branches        8672741                       # Number of branches executed
system.switch_cpus15.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus15.iew.exec_rate           0.893565                       # Inst execution rate
system.switch_cpus15.iew.exec_refs           22540262                       # number of memory reference insts executed
system.switch_cpus15.iew.exec_stores          8789965                       # Number of stores executed
system.switch_cpus15.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus15.iew.iewBlockCycles       1532365                       # Number of cycles IEW is blocking
system.switch_cpus15.iew.iewDispLoadInsts     12221643                       # Number of dispatched load instructions
system.switch_cpus15.iew.iewDispNonSpecInsts       222236                       # Number of dispatched non-speculative instructions
system.switch_cpus15.iew.iewDispSquashedInsts        28640                       # Number of squashed instructions skipped by dispatch
system.switch_cpus15.iew.iewDispStoreInsts      9473540                       # Number of dispatched store instructions
system.switch_cpus15.iew.iewDispatchedInsts     56219538                       # Number of instructions dispatched to IQ
system.switch_cpus15.iew.iewExecLoadInsts     13750297                       # Number of load instructions executed
system.switch_cpus15.iew.iewExecSquashedInsts       127412                       # Number of squashed instructions skipped in execute
system.switch_cpus15.iew.iewExecutedInsts     55921855                       # Number of executed instructions
system.switch_cpus15.iew.iewIQFullEvents        44081                       # Number of times the IQ has become full, causing a stall
system.switch_cpus15.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus15.iew.iewLSQFullEvents      7536626                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus15.iew.iewSquashCycles       123690                       # Number of cycles IEW is squashing
system.switch_cpus15.iew.iewUnblockCycles      7606647                       # Number of cycles IEW is unblocking
system.switch_cpus15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus15.iew.lsq.thread0.cacheBlocked         9106                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus15.iew.lsq.thread0.forwLoads       981019                       # Number of loads that had data forwarded from stores
system.switch_cpus15.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.memOrderViolation         1925                       # Number of memory ordering violations
system.switch_cpus15.iew.lsq.thread0.rescheduledLoads      2085926                       # Number of loads that were rescheduled
system.switch_cpus15.iew.lsq.thread0.squashedLoads      1614208                       # Number of loads squashed
system.switch_cpus15.iew.lsq.thread0.squashedStores      1469199                       # Number of stores squashed
system.switch_cpus15.iew.memOrderViolationEvents         1925                       # Number of memory order violations
system.switch_cpus15.iew.predictedNotTakenIncorrect        75008                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus15.iew.predictedTakenIncorrect        49183                       # Number of branches that were predicted taken incorrectly
system.switch_cpus15.iew.wb_consumers        56281440                       # num instructions consuming a value
system.switch_cpus15.iew.wb_count            53689474                       # cumulative count of insts written-back
system.switch_cpus15.iew.wb_fanout           0.545143                       # average fanout of values written-back
system.switch_cpus15.iew.wb_producers        30681461                       # num instructions producing a value
system.switch_cpus15.iew.wb_rate             0.857894                       # insts written-back per cycle
system.switch_cpus15.iew.wb_sent             53715768                       # cumulative count of insts sent to commit
system.switch_cpus15.int_regfile_reads       67604447                       # number of integer regfile reads
system.switch_cpus15.int_regfile_writes      39002835                       # number of integer regfile writes
system.switch_cpus15.ipc                     0.643279                       # IPC: Instructions Per Cycle
system.switch_cpus15.ipc_total               0.643279                       # IPC: Total IPC of All Threads
system.switch_cpus15.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntAlu     32096925     57.27%     57.27% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntMult      1347662      2.40%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntDiv          932      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatAdd            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCmp            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCvt            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMult            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMultAcc            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatDiv            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMisc            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatSqrt            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAdd            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAddAcc            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAlu            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCmp            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCvt            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMisc            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMult            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMultAcc            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShift            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdDiv            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSqrt            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMult            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAes            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAesMix            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdPredAlu            0      0.00%     59.67% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemRead     13779535     24.58%     84.26% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemWrite      8824213     15.74%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::total     56049267                       # Type of FU issued
system.switch_cpus15.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus15.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus15.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus15.iq.fu_busy_cnt           1374973                       # FU busy when requested
system.switch_cpus15.iq.fu_busy_rate         0.024532                       # FU busy rate (busy events/executed inst)
system.switch_cpus15.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntAlu        170147     12.37%     12.37% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntMult         7913      0.58%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntDiv             0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatAdd            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCvt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMult            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMultAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatDiv            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMisc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatSqrt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAdd            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAddAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAlu            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCvt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMisc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMult            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMultAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShift            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShiftAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdDiv            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSqrt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAdd            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAlu            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCvt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatDiv            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMisc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMult            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatSqrt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAdd            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAlu            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAes            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAesMix            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash2            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash2            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma2            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma3            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdPredAlu            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemRead       723699     52.63%     65.58% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemWrite       473214     34.42%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.int_alu_accesses     55497515                       # Number of integer alu accesses
system.switch_cpus15.iq.int_inst_queue_reads    172219958                       # Number of integer instruction queue reads
system.switch_cpus15.iq.int_inst_queue_wakeup_accesses     52093881                       # Number of integer instruction queue wakeup accesses
system.switch_cpus15.iq.int_inst_queue_writes     61648877                       # Number of integer instruction queue writes
system.switch_cpus15.iq.iqInstsAdded         55995432                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus15.iq.iqInstsIssued        56049267                       # Number of instructions issued
system.switch_cpus15.iq.iqNonSpecInstsAdded       224106                       # Number of non-speculative instructions added to the IQ
system.switch_cpus15.iq.iqSquashedInstsExamined      7626344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus15.iq.iqSquashedInstsIssued        15550                       # Number of squashed instructions issued
system.switch_cpus15.iq.iqSquashedNonSpecRemoved        19484                       # Number of squashed non-spec instructions that were removed
system.switch_cpus15.iq.iqSquashedOperandsExamined      4747701                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus15.iq.issued_per_cycle::samples     62582470                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::mean     0.895607                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::stdev     1.793337                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::0     43856761     70.08%     70.08% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::1      6383443     10.20%     80.28% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::2      3714075      5.93%     86.21% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::3      2234846      3.57%     89.78% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::4      1886327      3.01%     92.80% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::5      1713375      2.74%     95.54% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::6      1113787      1.78%     97.32% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::7       700617      1.12%     98.44% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::8       979239      1.56%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::total     62582470                       # Number of insts issued each cycle
system.switch_cpus15.iq.rate                 0.895601                       # Inst issue rate
system.switch_cpus15.iq.vec_alu_accesses      1926725                       # Number of vector alu accesses
system.switch_cpus15.iq.vec_inst_queue_reads      3851569                       # Number of vector instruction queue reads
system.switch_cpus15.iq.vec_inst_queue_wakeup_accesses      1595593                       # Number of vector instruction queue wakeup accesses
system.switch_cpus15.iq.vec_inst_queue_writes      2198815                       # Number of vector instruction queue writes
system.switch_cpus15.itb.accesses                   0                       # DTB accesses
system.switch_cpus15.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.hits                       0                       # DTB hits
system.switch_cpus15.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.itb.misses                     0                       # DTB misses
system.switch_cpus15.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.memDep0.conflictingLoads      1527628                       # Number of conflicting loads.
system.switch_cpus15.memDep0.conflictingStores      1301630                       # Number of conflicting stores.
system.switch_cpus15.memDep0.insertedLoads     12221643                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus15.memDep0.insertedStores      9473540                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus15.misc_regfile_reads      64760815                       # number of misc regfile reads
system.switch_cpus15.misc_regfile_writes       821428                       # number of misc regfile writes
system.switch_cpus15.numCycles               62582841                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.quiesceCycles               1875                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus15.rename.BlockCycles       9760957                       # Number of cycles rename is blocking
system.switch_cpus15.rename.CommittedMaps     49782956                       # Number of HB maps that are committed
system.switch_cpus15.rename.IQFullEvents      1149660                       # Number of times rename has blocked due to IQ full
system.switch_cpus15.rename.IdleCycles        4472530                       # Number of cycles rename is idle
system.switch_cpus15.rename.LQFullEvents     18323771                       # Number of times rename has blocked due to LQ full
system.switch_cpus15.rename.ROBFullEvents        14893                       # Number of times rename has blocked due to ROB full
system.switch_cpus15.rename.RenameLookups     90856238                       # Number of register rename lookups that rename has made
system.switch_cpus15.rename.RenamedInsts     56830794                       # Number of instructions processed by rename
system.switch_cpus15.rename.RenamedOperands     57979188                       # Number of destination operands rename has renamed
system.switch_cpus15.rename.RunCycles         7932764                       # Number of cycles rename is running
system.switch_cpus15.rename.SQFullEvents      2522881                       # Number of times rename has blocked due to SQ full
system.switch_cpus15.rename.SquashCycles       123690                       # Number of cycles rename is squashing
system.switch_cpus15.rename.UnblockCycles     22290916                       # Number of cycles rename is unblocking
system.switch_cpus15.rename.UndoneMaps        8196090                       # Number of HB maps that are undone due to squashing
system.switch_cpus15.rename.int_rename_lookups     69363168                       # Number of integer rename lookups
system.switch_cpus15.rename.serializeStallCycles     18001609                       # count of cycles rename stalled for serializing inst
system.switch_cpus15.rename.serializingInsts       241930                       # count of serializing insts renamed
system.switch_cpus15.rename.skidInsts        11455741                       # count of insts added to the skid buffer
system.switch_cpus15.rename.tempSerializingInsts       229731                       # count of temporary serializing insts renamed
system.switch_cpus15.rename.vec_rename_lookups      1276845                       # Number of vector rename lookups
system.switch_cpus15.rob.rob_reads          114275772                       # The number of ROB reads
system.switch_cpus15.rob.rob_writes         113670104                       # The number of ROB writes
system.switch_cpus15.timesIdled                    24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus15.vec_regfile_reads        1063732                       # number of vector regfile reads
system.switch_cpus15.vec_regfile_writes        531991                       # number of vector regfile writes
system.switch_cpus16.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus16.branchPred.BTBHitPct    95.273242                       # BTB Hit Percentage
system.switch_cpus16.branchPred.BTBHits       4123021                       # Number of BTB hits
system.switch_cpus16.branchPred.BTBLookups      4327575                       # Number of BTB lookups
system.switch_cpus16.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus16.branchPred.condIncorrect       120237                       # Number of conditional branches incorrect
system.switch_cpus16.branchPred.condPredicted      8548821                       # Number of conditional branches predicted
system.switch_cpus16.branchPred.indirectHits        55759                       # Number of indirect target hits.
system.switch_cpus16.branchPred.indirectLookups        64456                       # Number of indirect predictor lookups.
system.switch_cpus16.branchPred.indirectMisses         8697                       # Number of indirect misses.
system.switch_cpus16.branchPred.lookups       9853700                       # Number of BP lookups
system.switch_cpus16.branchPred.usedRAS        449678                       # Number of times the RAS was used to get a target.
system.switch_cpus16.branchPredindirectMispredicted          115                       # Number of mispredicted indirect branches.
system.switch_cpus16.cc_regfile_reads        15347283                       # number of cc regfile reads
system.switch_cpus16.cc_regfile_writes       15021426                       # number of cc regfile writes
system.switch_cpus16.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus16.commit.branchMispredicts       119431                       # The number of times a branch was mispredicted
system.switch_cpus16.commit.branches          8030847                       # Number of branches committed
system.switch_cpus16.commit.bw_lim_events      3546893                       # number cycles where commit BW limit reached
system.switch_cpus16.commit.commitNonSpecStalls       195374                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus16.commit.commitSquashedInsts      7796294                       # The number of squashed insts skipped by commit
system.switch_cpus16.commit.committedInsts     40078709                       # Number of instructions committed
system.switch_cpus16.commit.committedOps     48419977                       # Number of ops (including micro ops) committed
system.switch_cpus16.commit.committed_per_cycle::samples     61521952                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::mean     0.787036                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::stdev     2.086617                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::0     50236309     81.66%     81.66% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::1      3295474      5.36%     87.01% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::2      1509917      2.45%     89.47% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::3       726149      1.18%     90.65% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::4       692504      1.13%     91.77% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::5       742564      1.21%     92.98% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::6       336752      0.55%     93.53% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::7       435390      0.71%     94.23% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::8      3546893      5.77%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::total     61521952                       # Number of insts commited each cycle
system.switch_cpus16.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus16.commit.function_calls       354692                       # Number of function calls committed.
system.switch_cpus16.commit.int_insts        43923029                       # Number of committed integer instructions.
system.switch_cpus16.commit.loads            10589712                       # Number of loads committed
system.switch_cpus16.commit.membars            268842                       # Number of memory barriers committed
system.switch_cpus16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntAlu     28632067     59.13%     59.13% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntMult      1226285      2.53%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntDiv          762      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAddAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShift            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAes            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAesMix            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemRead     10589712     21.87%     83.54% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemWrite      7971151     16.46%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::total     48419977                       # Class of committed instruction
system.switch_cpus16.commit.refs             18560863                       # Number of memory references committed
system.switch_cpus16.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus16.commit.vec_insts         1594053                       # Number of committed Vector instructions.
system.switch_cpus16.committedInsts          40078709                       # Number of Instructions Simulated
system.switch_cpus16.committedOps            48419977                       # Number of Ops (including micro ops) Simulated
system.switch_cpus16.cpi                     1.561518                       # CPI: Cycles Per Instruction
system.switch_cpus16.cpi_total               1.561518                       # CPI: Total CPI of All Threads
system.switch_cpus16.decode.BlockedCycles     50074977                       # Number of cycles decode is blocked
system.switch_cpus16.decode.BranchMispred          815                       # Number of times decode detected a branch misprediction
system.switch_cpus16.decode.BranchResolved      3930131                       # Number of times decode resolved a branch
system.switch_cpus16.decode.DecodedInsts     57454390                       # Number of instructions handled by decode
system.switch_cpus16.decode.IdleCycles        3602349                       # Number of cycles decode is idle
system.switch_cpus16.decode.RunCycles         6692378                       # Number of cycles decode is running
system.switch_cpus16.decode.SquashCycles       120786                       # Number of cycles decode is squashing
system.switch_cpus16.decode.SquashedInsts         4068                       # Number of squashed instructions handled by decode
system.switch_cpus16.decode.UnblockCycles      2092876                       # Number of cycles decode is unblocking
system.switch_cpus16.dtb.accesses                   0                       # DTB accesses
system.switch_cpus16.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.hits                       0                       # DTB hits
system.switch_cpus16.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.dtb.misses                     0                       # DTB misses
system.switch_cpus16.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus16.dtb.read_misses                0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus16.dtb.write_misses               0                       # DTB write misses
system.switch_cpus16.fetch.Branches           9853700                       # Number of branches that fetch encountered
system.switch_cpus16.fetch.CacheLines         6826531                       # Number of cache lines fetched
system.switch_cpus16.fetch.Cycles            55544320                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus16.fetch.IcacheSquashes        28450                       # Number of outstanding Icache misses that were squashed
system.switch_cpus16.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus16.fetch.Insts             50011285                       # Number of instructions fetch has processed
system.switch_cpus16.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus16.fetch.SquashCycles        243184                       # Number of cycles fetch has spent squashing
system.switch_cpus16.fetch.branchRate        0.157449                       # Number of branch fetches per cycle
system.switch_cpus16.fetch.icacheStallCycles      6917441                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus16.fetch.predictedBranches      4628458                       # Number of branches that fetch has predicted taken
system.switch_cpus16.fetch.rate              0.799112                       # Number of inst fetches per cycle
system.switch_cpus16.fetch.rateDist::samples     62583367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::mean     0.968138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::stdev     2.318788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::0       50578715     80.82%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::1        1664490      2.66%     83.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::2        1273273      2.03%     85.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::3        1717165      2.74%     88.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::4         956263      1.53%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::5         434170      0.69%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::6        1022839      1.63%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::7         397732      0.64%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::8        4538720      7.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::total     62583367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.idleCycles                   245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus16.iew.branchMispredicts       121141                       # Number of branch mispredicts detected at execute
system.switch_cpus16.iew.exec_branches        8656290                       # Number of branches executed
system.switch_cpus16.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus16.iew.exec_rate           0.891872                       # Inst execution rate
system.switch_cpus16.iew.exec_refs           22512383                       # number of memory reference insts executed
system.switch_cpus16.iew.exec_stores          8769432                       # Number of stores executed
system.switch_cpus16.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus16.iew.iewBlockCycles       1553522                       # Number of cycles IEW is blocking
system.switch_cpus16.iew.iewDispLoadInsts     12226528                       # Number of dispatched load instructions
system.switch_cpus16.iew.iewDispNonSpecInsts       211946                       # Number of dispatched non-speculative instructions
system.switch_cpus16.iew.iewDispSquashedInsts        22924                       # Number of squashed instructions skipped by dispatch
system.switch_cpus16.iew.iewDispStoreInsts      9456955                       # Number of dispatched store instructions
system.switch_cpus16.iew.iewDispatchedInsts     56127916                       # Number of instructions dispatched to IQ
system.switch_cpus16.iew.iewExecLoadInsts     13742951                       # Number of load instructions executed
system.switch_cpus16.iew.iewExecSquashedInsts       122249                       # Number of squashed instructions skipped in execute
system.switch_cpus16.iew.iewExecutedInsts     55816584                       # Number of executed instructions
system.switch_cpus16.iew.iewIQFullEvents        45464                       # Number of times the IQ has become full, causing a stall
system.switch_cpus16.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus16.iew.iewLSQFullEvents      7767700                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus16.iew.iewSquashCycles       120786                       # Number of cycles IEW is squashing
system.switch_cpus16.iew.iewUnblockCycles      7839251                       # Number of cycles IEW is unblocking
system.switch_cpus16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus16.iew.lsq.thread0.cacheBlocked         9128                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus16.iew.lsq.thread0.forwLoads       982682                       # Number of loads that had data forwarded from stores
system.switch_cpus16.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.memOrderViolation         1827                       # Number of memory ordering violations
system.switch_cpus16.iew.lsq.thread0.rescheduledLoads      2076593                       # Number of loads that were rescheduled
system.switch_cpus16.iew.lsq.thread0.squashedLoads      1636815                       # Number of loads squashed
system.switch_cpus16.iew.lsq.thread0.squashedStores      1485802                       # Number of stores squashed
system.switch_cpus16.iew.memOrderViolationEvents         1827                       # Number of memory order violations
system.switch_cpus16.iew.predictedNotTakenIncorrect        73924                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus16.iew.predictedTakenIncorrect        47217                       # Number of branches that were predicted taken incorrectly
system.switch_cpus16.iew.wb_consumers        56287645                       # num instructions consuming a value
system.switch_cpus16.iew.wb_count            53595959                       # cumulative count of insts written-back
system.switch_cpus16.iew.wb_fanout           0.544760                       # average fanout of values written-back
system.switch_cpus16.iew.wb_producers        30663272                       # num instructions producing a value
system.switch_cpus16.iew.wb_rate             0.856390                       # insts written-back per cycle
system.switch_cpus16.iew.wb_sent             53621399                       # cumulative count of insts sent to commit
system.switch_cpus16.int_regfile_reads       67498218                       # number of integer regfile reads
system.switch_cpus16.int_regfile_writes      38955839                       # number of integer regfile writes
system.switch_cpus16.ipc                     0.640403                       # IPC: Instructions Per Cycle
system.switch_cpus16.ipc_total               0.640403                       # IPC: Total IPC of All Threads
system.switch_cpus16.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntAlu     31998667     57.20%     57.20% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntMult      1364968      2.44%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntDiv          762      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatAdd            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCmp            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCvt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMult            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMultAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMisc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatSqrt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAdd            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAddAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAlu            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCmp            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCvt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMisc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMult            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMultAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShift            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSqrt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMult            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAes            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAesMix            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdPredAlu            0      0.00%     59.64% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemRead     13771490     24.62%     84.26% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemWrite      8802947     15.74%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::total     55938834                       # Type of FU issued
system.switch_cpus16.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus16.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus16.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus16.iq.fu_busy_cnt           1367196                       # FU busy when requested
system.switch_cpus16.iq.fu_busy_rate         0.024441                       # FU busy rate (busy events/executed inst)
system.switch_cpus16.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntAlu        168986     12.36%     12.36% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntMult         7707      0.56%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntDiv             0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatAdd            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCmp            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCvt            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMult            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMultAcc            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatDiv            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMisc            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatSqrt            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAdd            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAddAcc            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAlu            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCmp            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCvt            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMisc            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMult            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMultAcc            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShift            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShiftAcc            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdDiv            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSqrt            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAdd            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAlu            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCmp            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCvt            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatDiv            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMisc            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMult            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatSqrt            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAdd            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAlu            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceCmp            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAes            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAesMix            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash2            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash2            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma2            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma3            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdPredAlu            0      0.00%     12.92% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemRead       724732     53.01%     65.93% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemWrite       465771     34.07%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.int_alu_accesses     55389358                       # Number of integer alu accesses
system.switch_cpus16.iq.int_inst_queue_reads    172012009                       # Number of integer instruction queue reads
system.switch_cpus16.iq.int_inst_queue_wakeup_accesses     51999878                       # Number of integer instruction queue wakeup accesses
system.switch_cpus16.iq.int_inst_queue_writes     61624645                       # Number of integer instruction queue writes
system.switch_cpus16.iq.iqInstsAdded         55914355                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus16.iq.iqInstsIssued        55938834                       # Number of instructions issued
system.switch_cpus16.iq.iqNonSpecInstsAdded       213561                       # Number of non-speculative instructions added to the IQ
system.switch_cpus16.iq.iqSquashedInstsExamined      7707932                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus16.iq.iqSquashedInstsIssued        15494                       # Number of squashed instructions issued
system.switch_cpus16.iq.iqSquashedNonSpecRemoved        18186                       # Number of squashed non-spec instructions that were removed
system.switch_cpus16.iq.iqSquashedOperandsExamined      4778193                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus16.iq.issued_per_cycle::samples     62583367                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::mean     0.893829                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::stdev     1.792526                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::0     43902360     70.15%     70.15% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::1      6365503     10.17%     80.32% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::2      3713313      5.93%     86.25% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::3      2216895      3.54%     89.80% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::4      1876431      3.00%     92.80% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::5      1718468      2.75%     95.54% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::6      1113524      1.78%     97.32% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::7       698172      1.12%     98.44% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::8       978701      1.56%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::total     62583367                       # Number of insts issued each cycle
system.switch_cpus16.iq.rate                 0.893826                       # Inst issue rate
system.switch_cpus16.iq.vec_alu_accesses      1916672                       # Number of vector alu accesses
system.switch_cpus16.iq.vec_inst_queue_reads      3831715                       # Number of vector instruction queue reads
system.switch_cpus16.iq.vec_inst_queue_wakeup_accesses      1596081                       # Number of vector instruction queue wakeup accesses
system.switch_cpus16.iq.vec_inst_queue_writes      2212925                       # Number of vector instruction queue writes
system.switch_cpus16.itb.accesses                   0                       # DTB accesses
system.switch_cpus16.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.hits                       0                       # DTB hits
system.switch_cpus16.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.itb.misses                     0                       # DTB misses
system.switch_cpus16.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.itb.read_hits                  0                       # DTB read hits
system.switch_cpus16.itb.read_misses                0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.itb.write_hits                 0                       # DTB write hits
system.switch_cpus16.itb.write_misses               0                       # DTB write misses
system.switch_cpus16.memDep0.conflictingLoads      1538151                       # Number of conflicting loads.
system.switch_cpus16.memDep0.conflictingStores      1298712                       # Number of conflicting stores.
system.switch_cpus16.memDep0.insertedLoads     12226528                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus16.memDep0.insertedStores      9456955                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus16.misc_regfile_reads      64654294                       # number of misc regfile reads
system.switch_cpus16.misc_regfile_writes       783969                       # number of misc regfile writes
system.switch_cpus16.numCycles               62583612                       # number of cpu cycles simulated
system.switch_cpus16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus16.quiesceCycles               1104                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus16.rename.BlockCycles      10011677                       # Number of cycles rename is blocking
system.switch_cpus16.rename.CommittedMaps     49612647                       # Number of HB maps that are committed
system.switch_cpus16.rename.IQFullEvents      1161615                       # Number of times rename has blocked due to IQ full
system.switch_cpus16.rename.IdleCycles        4446469                       # Number of cycles rename is idle
system.switch_cpus16.rename.LQFullEvents     18673183                       # Number of times rename has blocked due to LQ full
system.switch_cpus16.rename.ROBFullEvents        14850                       # Number of times rename has blocked due to ROB full
system.switch_cpus16.rename.RenameLookups     90712578                       # Number of register rename lookups that rename has made
system.switch_cpus16.rename.RenamedInsts     56719775                       # Number of instructions processed by rename
system.switch_cpus16.rename.RenamedOperands     57866849                       # Number of destination operands rename has renamed
system.switch_cpus16.rename.RunCycles         7894116                       # Number of cycles rename is running
system.switch_cpus16.rename.SQFullEvents      2435108                       # Number of times rename has blocked due to SQ full
system.switch_cpus16.rename.SquashCycles       120786                       # Number of cycles rename is squashing
system.switch_cpus16.rename.UnblockCycles     22551843                       # Number of cycles rename is unblocking
system.switch_cpus16.rename.UndoneMaps        8254191                       # Number of HB maps that are undone due to squashing
system.switch_cpus16.rename.int_rename_lookups     69247536                       # Number of integer rename lookups
system.switch_cpus16.rename.serializeStallCycles     17558467                       # count of cycles rename stalled for serializing inst
system.switch_cpus16.rename.serializingInsts       231162                       # count of serializing insts renamed
system.switch_cpus16.rename.skidInsts        11528265                       # count of insts added to the skid buffer
system.switch_cpus16.rename.tempSerializingInsts       219276                       # count of temporary serializing insts renamed
system.switch_cpus16.rename.vec_rename_lookups      1281036                       # Number of vector rename lookups
system.switch_cpus16.rob.rob_reads          114186845                       # The number of ROB reads
system.switch_cpus16.rob.rob_writes         113494352                       # The number of ROB writes
system.switch_cpus16.timesIdled                    22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus16.vec_regfile_reads        1064063                       # number of vector regfile reads
system.switch_cpus16.vec_regfile_writes        532147                       # number of vector regfile writes
system.switch_cpus17.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus17.branchPred.BTBHitPct    95.257186                       # BTB Hit Percentage
system.switch_cpus17.branchPred.BTBHits       4143177                       # Number of BTB hits
system.switch_cpus17.branchPred.BTBLookups      4349464                       # Number of BTB lookups
system.switch_cpus17.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus17.branchPred.condIncorrect       121855                       # Number of conditional branches incorrect
system.switch_cpus17.branchPred.condPredicted      8572931                       # Number of conditional branches predicted
system.switch_cpus17.branchPred.indirectHits        57025                       # Number of indirect target hits.
system.switch_cpus17.branchPred.indirectLookups        66805                       # Number of indirect predictor lookups.
system.switch_cpus17.branchPred.indirectMisses         9780                       # Number of indirect misses.
system.switch_cpus17.branchPred.lookups       9894274                       # Number of BP lookups
system.switch_cpus17.branchPred.usedRAS        449237                       # Number of times the RAS was used to get a target.
system.switch_cpus17.branchPredindirectMispredicted          128                       # Number of mispredicted indirect branches.
system.switch_cpus17.cc_regfile_reads        15417975                       # number of cc regfile reads
system.switch_cpus17.cc_regfile_writes       15072399                       # number of cc regfile writes
system.switch_cpus17.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus17.commit.branchMispredicts       121018                       # The number of times a branch was mispredicted
system.switch_cpus17.commit.branches          8072703                       # Number of branches committed
system.switch_cpus17.commit.bw_lim_events      3555741                       # number cycles where commit BW limit reached
system.switch_cpus17.commit.commitNonSpecStalls       203186                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus17.commit.commitSquashedInsts      7724219                       # The number of squashed insts skipped by commit
system.switch_cpus17.commit.committedInsts     40266812                       # Number of instructions committed
system.switch_cpus17.commit.committedOps     48614662                       # Number of ops (including micro ops) committed
system.switch_cpus17.commit.committed_per_cycle::samples     61526725                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::mean     0.790139                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::stdev     2.089270                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::0     50172777     81.55%     81.55% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::1      3332885      5.42%     86.96% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::2      1519011      2.47%     89.43% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::3       725677      1.18%     90.61% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::4       696459      1.13%     91.74% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::5       744802      1.21%     92.95% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::6       344661      0.56%     93.51% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::7       434712      0.71%     94.22% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::8      3555741      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::total     61526725                       # Number of insts commited each cycle
system.switch_cpus17.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus17.commit.function_calls       355664                       # Number of function calls committed.
system.switch_cpus17.commit.int_insts        44087544                       # Number of committed integer instructions.
system.switch_cpus17.commit.loads            10602481                       # Number of loads committed
system.switch_cpus17.commit.membars            283506                       # Number of memory barriers committed
system.switch_cpus17.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntAlu     28795382     59.23%     59.23% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntMult      1215523      2.50%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntDiv          874      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatAdd            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatCmp            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatCvt            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMult            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMultAcc            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatDiv            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMisc            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatSqrt            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAdd            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAddAcc            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAlu            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdCmp            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdCvt            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMisc            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMult            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMultAcc            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShift            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShiftAcc            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdDiv            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSqrt            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatAdd            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatAlu            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatCmp            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatCvt            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatDiv            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMisc            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMult            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceAdd            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceAlu            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceCmp            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAes            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAesMix            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha1Hash            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha256Hash            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShaSigma2            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShaSigma3            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdPredAlu            0      0.00%     61.73% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::MemRead     10602481     21.81%     83.54% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::MemWrite      8000402     16.46%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::total     48614662                       # Class of committed instruction
system.switch_cpus17.commit.refs             18602883                       # Number of memory references committed
system.switch_cpus17.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus17.commit.vec_insts         1589214                       # Number of committed Vector instructions.
system.switch_cpus17.committedInsts          40266812                       # Number of Instructions Simulated
system.switch_cpus17.committedOps            48614662                       # Number of Ops (including micro ops) Simulated
system.switch_cpus17.cpi                     1.554220                       # CPI: Cycles Per Instruction
system.switch_cpus17.cpi_total               1.554220                       # CPI: Total CPI of All Threads
system.switch_cpus17.decode.BlockedCycles     50008154                       # Number of cycles decode is blocked
system.switch_cpus17.decode.BranchMispred          847                       # Number of times decode detected a branch misprediction
system.switch_cpus17.decode.BranchResolved      3949166                       # Number of times decode resolved a branch
system.switch_cpus17.decode.DecodedInsts     57600655                       # Number of instructions handled by decode
system.switch_cpus17.decode.IdleCycles        3629724                       # Number of cycles decode is idle
system.switch_cpus17.decode.RunCycles         6744598                       # Number of cycles decode is running
system.switch_cpus17.decode.SquashCycles       122416                       # Number of cycles decode is squashing
system.switch_cpus17.decode.SquashedInsts         4119                       # Number of squashed instructions handled by decode
system.switch_cpus17.decode.UnblockCycles      2077859                       # Number of cycles decode is unblocking
system.switch_cpus17.dtb.accesses                   0                       # DTB accesses
system.switch_cpus17.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.hits                       0                       # DTB hits
system.switch_cpus17.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.dtb.misses                     0                       # DTB misses
system.switch_cpus17.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus17.dtb.read_misses                0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus17.dtb.write_misses               0                       # DTB write misses
system.switch_cpus17.fetch.Branches           9894274                       # Number of branches that fetch encountered
system.switch_cpus17.fetch.CacheLines         6857141                       # Number of cache lines fetched
system.switch_cpus17.fetch.Cycles            55510608                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus17.fetch.IcacheSquashes        28925                       # Number of outstanding Icache misses that were squashed
system.switch_cpus17.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.switch_cpus17.fetch.Insts             50172731                       # Number of instructions fetch has processed
system.switch_cpus17.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus17.fetch.SquashCycles        246506                       # Number of cycles fetch has spent squashing
system.switch_cpus17.fetch.branchRate        0.158097                       # Number of branch fetches per cycle
system.switch_cpus17.fetch.icacheStallCycles      6948865                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus17.fetch.predictedBranches      4649439                       # Number of branches that fetch has predicted taken
system.switch_cpus17.fetch.rate              0.801693                       # Number of inst fetches per cycle
system.switch_cpus17.fetch.rateDist::samples     62582752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::mean     0.970538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::stdev     2.320724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::0       50544243     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::1        1670221      2.67%     83.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::2        1276769      2.04%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::3        1718813      2.75%     88.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::4         962995      1.54%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::5         441042      0.70%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::6        1023397      1.64%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::7         401003      0.64%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::8        4544269      7.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::total     62582752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.idleCycles                   724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus17.iew.branchMispredicts       122788                       # Number of branch mispredicts detected at execute
system.switch_cpus17.iew.exec_branches        8692458                       # Number of branches executed
system.switch_cpus17.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus17.iew.exec_rate           0.893978                       # Inst execution rate
system.switch_cpus17.iew.exec_refs           22520831                       # number of memory reference insts executed
system.switch_cpus17.iew.exec_stores          8791415                       # Number of stores executed
system.switch_cpus17.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus17.iew.iewBlockCycles       1530487                       # Number of cycles IEW is blocking
system.switch_cpus17.iew.iewDispLoadInsts     12217303                       # Number of dispatched load instructions
system.switch_cpus17.iew.iewDispNonSpecInsts       220455                       # Number of dispatched non-speculative instructions
system.switch_cpus17.iew.iewDispSquashedInsts        24920                       # Number of squashed instructions skipped by dispatch
system.switch_cpus17.iew.iewDispStoreInsts      9474427                       # Number of dispatched store instructions
system.switch_cpus17.iew.iewDispatchedInsts     56250761                       # Number of instructions dispatched to IQ
system.switch_cpus17.iew.iewExecLoadInsts     13729416                       # Number of load instructions executed
system.switch_cpus17.iew.iewExecSquashedInsts       125110                       # Number of squashed instructions skipped in execute
system.switch_cpus17.iew.iewExecutedInsts     55948232                       # Number of executed instructions
system.switch_cpus17.iew.iewIQFullEvents        44225                       # Number of times the IQ has become full, causing a stall
system.switch_cpus17.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus17.iew.iewLSQFullEvents      7641423                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus17.iew.iewSquashCycles       122416                       # Number of cycles IEW is squashing
system.switch_cpus17.iew.iewUnblockCycles      7711628                       # Number of cycles IEW is unblocking
system.switch_cpus17.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus17.iew.lsq.thread0.cacheBlocked         9143                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus17.iew.lsq.thread0.forwLoads       981342                       # Number of loads that had data forwarded from stores
system.switch_cpus17.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus17.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus17.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus17.iew.lsq.thread0.memOrderViolation         1906                       # Number of memory ordering violations
system.switch_cpus17.iew.lsq.thread0.rescheduledLoads      2066597                       # Number of loads that were rescheduled
system.switch_cpus17.iew.lsq.thread0.squashedLoads      1614813                       # Number of loads squashed
system.switch_cpus17.iew.lsq.thread0.squashedStores      1474009                       # Number of stores squashed
system.switch_cpus17.iew.memOrderViolationEvents         1906                       # Number of memory order violations
system.switch_cpus17.iew.predictedNotTakenIncorrect        74133                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus17.iew.predictedTakenIncorrect        48655                       # Number of branches that were predicted taken incorrectly
system.switch_cpus17.iew.wb_consumers        56350650                       # num instructions consuming a value
system.switch_cpus17.iew.wb_count            53737015                       # cumulative count of insts written-back
system.switch_cpus17.iew.wb_fanout           0.544871                       # average fanout of values written-back
system.switch_cpus17.iew.wb_producers        30703822                       # num instructions producing a value
system.switch_cpus17.iew.wb_rate             0.858645                       # insts written-back per cycle
system.switch_cpus17.iew.wb_sent             53762923                       # cumulative count of insts sent to commit
system.switch_cpus17.int_regfile_reads       67625702                       # number of integer regfile reads
system.switch_cpus17.int_regfile_writes      39036622                       # number of integer regfile writes
system.switch_cpus17.ipc                     0.643410                       # IPC: Instructions Per Cycle
system.switch_cpus17.ipc_total               0.643410                       # IPC: Total IPC of All Threads
system.switch_cpus17.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntAlu     32137195     57.31%     57.31% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntMult      1351329      2.41%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntDiv          874      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatCvt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMult            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMultAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatDiv            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMisc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatSqrt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAddAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAlu            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdCvt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMisc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMult            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMultAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShift            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdDiv            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSqrt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMult            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAes            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAesMix            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdPredAlu            0      0.00%     59.72% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::MemRead     13758430     24.54%     84.26% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::MemWrite      8825516     15.74%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::total     56073344                       # Type of FU issued
system.switch_cpus17.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus17.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus17.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus17.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus17.iq.fu_busy_cnt           1378758                       # FU busy when requested
system.switch_cpus17.iq.fu_busy_rate         0.024588                       # FU busy rate (busy events/executed inst)
system.switch_cpus17.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntAlu        171708     12.45%     12.45% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntMult         7768      0.56%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntDiv             0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatAdd            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatCmp            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatCvt            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMult            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMultAcc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatDiv            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMisc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatSqrt            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAdd            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAddAcc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAlu            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdCmp            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdCvt            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMisc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMult            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMultAcc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShift            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShiftAcc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdDiv            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSqrt            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatAdd            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatAlu            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatCmp            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatCvt            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatDiv            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMisc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMult            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatSqrt            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceAdd            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceAlu            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceCmp            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAes            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAesMix            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha1Hash            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha1Hash2            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha256Hash            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha256Hash2            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShaSigma2            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShaSigma3            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdPredAlu            0      0.00%     13.02% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::MemRead       726347     52.68%     65.70% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::MemWrite       472935     34.30%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.int_alu_accesses     55536921                       # Number of integer alu accesses
system.switch_cpus17.iq.int_inst_queue_reads    172294965                       # Number of integer instruction queue reads
system.switch_cpus17.iq.int_inst_queue_wakeup_accesses     52145811                       # Number of integer instruction queue wakeup accesses
system.switch_cpus17.iq.int_inst_queue_writes     61694490                       # Number of integer instruction queue writes
system.switch_cpus17.iq.iqInstsAdded         56028538                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus17.iq.iqInstsIssued        56073344                       # Number of instructions issued
system.switch_cpus17.iq.iqNonSpecInstsAdded       222223                       # Number of non-speculative instructions added to the IQ
system.switch_cpus17.iq.iqSquashedInstsExamined      7636031                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus17.iq.iqSquashedInstsIssued        15390                       # Number of squashed instructions issued
system.switch_cpus17.iq.iqSquashedNonSpecRemoved        19036                       # Number of squashed non-spec instructions that were removed
system.switch_cpus17.iq.iqSquashedOperandsExamined      4724776                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus17.iq.issued_per_cycle::samples     62582752                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::mean     0.895987                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::stdev     1.794805                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::0     43871121     70.10%     70.10% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::1      6373223     10.18%     80.28% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::2      3707830      5.92%     86.21% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::3      2226992      3.56%     89.77% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::4      1881741      3.01%     92.77% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::5      1720886      2.75%     95.52% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::6      1117578      1.79%     97.31% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::7       700425      1.12%     98.43% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::8       982956      1.57%    100.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::total     62582752                       # Number of insts issued each cycle
system.switch_cpus17.iq.rate                 0.895977                       # Inst issue rate
system.switch_cpus17.iq.vec_alu_accesses      1915181                       # Number of vector alu accesses
system.switch_cpus17.iq.vec_inst_queue_reads      3828621                       # Number of vector instruction queue reads
system.switch_cpus17.iq.vec_inst_queue_wakeup_accesses      1591204                       # Number of vector instruction queue wakeup accesses
system.switch_cpus17.iq.vec_inst_queue_writes      2194098                       # Number of vector instruction queue writes
system.switch_cpus17.itb.accesses                   0                       # DTB accesses
system.switch_cpus17.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.hits                       0                       # DTB hits
system.switch_cpus17.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.itb.misses                     0                       # DTB misses
system.switch_cpus17.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.itb.read_hits                  0                       # DTB read hits
system.switch_cpus17.itb.read_misses                0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.itb.write_hits                 0                       # DTB write hits
system.switch_cpus17.itb.write_misses               0                       # DTB write misses
system.switch_cpus17.memDep0.conflictingLoads      1524189                       # Number of conflicting loads.
system.switch_cpus17.memDep0.conflictingStores      1293430                       # Number of conflicting stores.
system.switch_cpus17.memDep0.insertedLoads     12217303                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus17.memDep0.insertedStores      9474427                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus17.misc_regfile_reads      64722202                       # number of misc regfile reads
system.switch_cpus17.misc_regfile_writes       815333                       # number of misc regfile writes
system.switch_cpus17.numCycles               62583476                       # number of cpu cycles simulated
system.switch_cpus17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus17.quiesceCycles               1240                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus17.rename.BlockCycles       9822720                       # Number of cycles rename is blocking
system.switch_cpus17.rename.CommittedMaps     49815411                       # Number of HB maps that are committed
system.switch_cpus17.rename.IQFullEvents      1146780                       # Number of times rename has blocked due to IQ full
system.switch_cpus17.rename.IdleCycles        4471935                       # Number of cycles rename is idle
system.switch_cpus17.rename.LQFullEvents     18338775                       # Number of times rename has blocked due to LQ full
system.switch_cpus17.rename.ROBFullEvents        15416                       # Number of times rename has blocked due to ROB full
system.switch_cpus17.rename.RenameLookups     90886692                       # Number of register rename lookups that rename has made
system.switch_cpus17.rename.RenamedInsts     56859160                       # Number of instructions processed by rename
system.switch_cpus17.rename.RenamedOperands     58011499                       # Number of destination operands rename has renamed
system.switch_cpus17.rename.RunCycles         7935267                       # Number of cycles rename is running
system.switch_cpus17.rename.SQFullEvents      2398496                       # Number of times rename has blocked due to SQ full
system.switch_cpus17.rename.SquashCycles       122416                       # Number of cycles rename is squashing
system.switch_cpus17.rename.UnblockCycles     22181942                       # Number of cycles rename is unblocking
system.switch_cpus17.rename.UndoneMaps        8196028                       # Number of HB maps that are undone due to squashing
system.switch_cpus17.rename.int_rename_lookups     69384152                       # Number of integer rename lookups
system.switch_cpus17.rename.serializeStallCycles     18048470                       # count of cycles rename stalled for serializing inst
system.switch_cpus17.rename.serializingInsts       240263                       # count of serializing insts renamed
system.switch_cpus17.rename.skidInsts        11459461                       # count of insts added to the skid buffer
system.switch_cpus17.rename.tempSerializingInsts       227945                       # count of temporary serializing insts renamed
system.switch_cpus17.rename.vec_rename_lookups      1273562                       # Number of vector rename lookups
system.switch_cpus17.rob.rob_reads          114305661                       # The number of ROB reads
system.switch_cpus17.rob.rob_writes         113734277                       # The number of ROB writes
system.switch_cpus17.timesIdled                    29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus17.vec_regfile_reads        1060797                       # number of vector regfile reads
system.switch_cpus17.vec_regfile_writes        530533                       # number of vector regfile writes
system.switch_cpus18.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus18.branchPred.BTBHitPct    89.921815                       # BTB Hit Percentage
system.switch_cpus18.branchPred.BTBHits      23689832                       # Number of BTB hits
system.switch_cpus18.branchPred.BTBLookups     26344922                       # Number of BTB lookups
system.switch_cpus18.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus18.branchPred.condIncorrect       150364                       # Number of conditional branches incorrect
system.switch_cpus18.branchPred.condPredicted     57509120                       # Number of conditional branches predicted
system.switch_cpus18.branchPred.indirectHits      2386422                       # Number of indirect target hits.
system.switch_cpus18.branchPred.indirectLookups      2574422                       # Number of indirect predictor lookups.
system.switch_cpus18.branchPred.indirectMisses       188000                       # Number of indirect misses.
system.switch_cpus18.branchPred.lookups      70277909                       # Number of BP lookups
system.switch_cpus18.branchPred.usedRAS       3543461                       # Number of times the RAS was used to get a target.
system.switch_cpus18.branchPredindirectMispredicted           89                       # Number of mispredicted indirect branches.
system.switch_cpus18.cc_regfile_reads       106466220                       # number of cc regfile reads
system.switch_cpus18.cc_regfile_writes       96111441                       # number of cc regfile writes
system.switch_cpus18.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus18.commit.branchMispredicts       141141                       # The number of times a branch was mispredicted
system.switch_cpus18.commit.branches         68639020                       # Number of branches committed
system.switch_cpus18.commit.bw_lim_events     26284206                       # number cycles where commit BW limit reached
system.switch_cpus18.commit.commitNonSpecStalls      5244098                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus18.commit.commitSquashedInsts      7113157                       # The number of squashed insts skipped by commit
system.switch_cpus18.commit.committedInsts    367949388                       # Number of instructions committed
system.switch_cpus18.commit.committedOps    429232694                       # Number of ops (including micro ops) committed
system.switch_cpus18.commit.committed_per_cycle::samples    267075956                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::mean     1.607156                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::stdev     2.597190                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::0    145532536     54.49%     54.49% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::1     49037161     18.36%     72.85% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::2     17261380      6.46%     79.31% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::3      8304764      3.11%     82.42% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::4      6267503      2.35%     84.77% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::5      5001211      1.87%     86.64% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::6      5301599      1.99%     88.63% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::7      4085596      1.53%     90.16% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::8     26284206      9.84%    100.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::total    267075956                       # Number of insts commited each cycle
system.switch_cpus18.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus18.commit.function_calls      3514555                       # Number of function calls committed.
system.switch_cpus18.commit.int_insts       393394365                       # Number of committed integer instructions.
system.switch_cpus18.commit.loads            90000292                       # Number of loads committed
system.switch_cpus18.commit.membars           6409418                       # Number of memory barriers committed
system.switch_cpus18.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntAlu    250720118     58.41%     58.41% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntMult      9983990      2.33%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::MemRead     90000292     20.97%     81.70% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::MemWrite     78528294     18.30%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::total    429232694                       # Class of committed instruction
system.switch_cpus18.commit.refs            168528586                       # Number of memory references committed
system.switch_cpus18.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus18.commit.vec_insts        19556276                       # Number of committed Vector instructions.
system.switch_cpus18.committedInsts         367949388                       # Number of Instructions Simulated
system.switch_cpus18.committedOps           429232694                       # Number of Ops (including micro ops) Simulated
system.switch_cpus18.cpi                     0.728493                       # CPI: Cycles Per Instruction
system.switch_cpus18.cpi_total               0.728493                       # CPI: Total CPI of All Threads
system.switch_cpus18.decode.BlockedCycles    191544866                       # Number of cycles decode is blocked
system.switch_cpus18.decode.BranchMispred         9231                       # Number of times decode detected a branch misprediction
system.switch_cpus18.decode.BranchResolved     23476941                       # Number of times decode resolved a branch
system.switch_cpus18.decode.DecodedInsts    438333009                       # Number of instructions handled by decode
system.switch_cpus18.decode.IdleCycles       16342694                       # Number of cycles decode is idle
system.switch_cpus18.decode.RunCycles        42995635                       # Number of cycles decode is running
system.switch_cpus18.decode.SquashCycles       148486                       # Number of cycles decode is squashing
system.switch_cpus18.decode.SquashedInsts          481                       # Number of squashed instructions handled by decode
system.switch_cpus18.decode.UnblockCycles     17015398                       # Number of cycles decode is unblocking
system.switch_cpus18.dtb.accesses                   0                       # DTB accesses
system.switch_cpus18.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.hits                       0                       # DTB hits
system.switch_cpus18.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.dtb.misses                     0                       # DTB misses
system.switch_cpus18.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus18.dtb.read_misses                0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus18.dtb.write_misses               0                       # DTB write misses
system.switch_cpus18.fetch.Branches          70277909                       # Number of branches that fetch encountered
system.switch_cpus18.fetch.CacheLines        45458354                       # Number of cache lines fetched
system.switch_cpus18.fetch.Cycles           222315676                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus18.fetch.IcacheSquashes        24512                       # Number of outstanding Icache misses that were squashed
system.switch_cpus18.fetch.IcacheWaitRetryStallCycles          119                       # Number of stall cycles due to full MSHR
system.switch_cpus18.fetch.Insts            377948990                       # Number of instructions fetch has processed
system.switch_cpus18.fetch.MiscStallCycles         1741                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus18.fetch.SquashCycles        315418                       # Number of cycles fetch has spent squashing
system.switch_cpus18.fetch.branchRate        0.262183                       # Number of branch fetches per cycle
system.switch_cpus18.fetch.icacheStallCycles     45571839                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus18.fetch.predictedBranches     29619715                       # Number of branches that fetch has predicted taken
system.switch_cpus18.fetch.rate              1.410001                       # Number of inst fetches per cycle
system.switch_cpus18.fetch.rateDist::samples    268047084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::mean     1.647116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::stdev     2.890238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::0      184738948     68.92%     68.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::1       12210052      4.56%     73.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::2        6407995      2.39%     75.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::3        8339416      3.11%     78.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::4        9193587      3.43%     82.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::5        3161493      1.18%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::6        3939229      1.47%     85.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::7        5207783      1.94%     87.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::8       34848581     13.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::total    268047084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.idleCycles                  1605                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus18.iew.branchMispredicts       178273                       # Number of branch mispredicts detected at execute
system.switch_cpus18.iew.exec_branches       69132834                       # Number of branches executed
system.switch_cpus18.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus18.iew.exec_rate           1.654284                       # Inst execution rate
system.switch_cpus18.iew.exec_refs          179931782                       # number of memory reference insts executed
system.switch_cpus18.iew.exec_stores         79324375                       # Number of stores executed
system.switch_cpus18.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus18.iew.iewBlockCycles        889882                       # Number of cycles IEW is blocking
system.switch_cpus18.iew.iewDispLoadInsts     91679898                       # Number of dispatched load instructions
system.switch_cpus18.iew.iewDispNonSpecInsts      5262335                       # Number of dispatched non-speculative instructions
system.switch_cpus18.iew.iewDispSquashedInsts          839                       # Number of squashed instructions skipped by dispatch
system.switch_cpus18.iew.iewDispStoreInsts     80143274                       # Number of dispatched store instructions
system.switch_cpus18.iew.iewDispatchedInsts    436255393                       # Number of instructions dispatched to IQ
system.switch_cpus18.iew.iewExecLoadInsts    100607407                       # Number of load instructions executed
system.switch_cpus18.iew.iewExecSquashedInsts       181803                       # Number of squashed instructions skipped in execute
system.switch_cpus18.iew.iewExecutedInsts    443428608                       # Number of executed instructions
system.switch_cpus18.iew.iewIQFullEvents       286583                       # Number of times the IQ has become full, causing a stall
system.switch_cpus18.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus18.iew.iewLSQFullEvents     13980384                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus18.iew.iewSquashCycles       148486                       # Number of cycles IEW is squashing
system.switch_cpus18.iew.iewUnblockCycles     14229388                       # Number of cycles IEW is unblocking
system.switch_cpus18.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus18.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus18.iew.lsq.thread0.forwLoads      7561536                       # Number of loads that had data forwarded from stores
system.switch_cpus18.iew.lsq.thread0.ignoredResponses          848                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus18.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus18.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus18.iew.lsq.thread0.memOrderViolation        12431                       # Number of memory ordering violations
system.switch_cpus18.iew.lsq.thread0.rescheduledLoads      9562319                       # Number of loads that were rescheduled
system.switch_cpus18.iew.lsq.thread0.squashedLoads      1679600                       # Number of loads squashed
system.switch_cpus18.iew.lsq.thread0.squashedStores      1614976                       # Number of stores squashed
system.switch_cpus18.iew.memOrderViolationEvents        12431                       # Number of memory order violations
system.switch_cpus18.iew.predictedNotTakenIncorrect        46720                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus18.iew.predictedTakenIncorrect       131553                       # Number of branches that were predicted taken incorrectly
system.switch_cpus18.iew.wb_consumers       393904437                       # num instructions consuming a value
system.switch_cpus18.iew.wb_count           433695733                       # cumulative count of insts written-back
system.switch_cpus18.iew.wb_fanout           0.594437                       # average fanout of values written-back
system.switch_cpus18.iew.wb_producers       234151206                       # num instructions producing a value
system.switch_cpus18.iew.wb_rate             1.617974                       # insts written-back per cycle
system.switch_cpus18.iew.wb_sent            433767641                       # cumulative count of insts sent to commit
system.switch_cpus18.int_regfile_reads      528871936                       # number of integer regfile reads
system.switch_cpus18.int_regfile_writes     303004591                       # number of integer regfile writes
system.switch_cpus18.ipc                     1.372696                       # IPC: Instructions Per Cycle
system.switch_cpus18.ipc_total               1.372696                       # IPC: Total IPC of All Threads
system.switch_cpus18.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntAlu    253579881     57.16%     57.16% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntMult      9987471      2.25%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMisc            4      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAddAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMisc            2      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShift            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAes            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAesMix            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdPredAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::MemRead    100672594     22.69%     82.11% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::MemWrite     79370462     17.89%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::total    443610414                       # Type of FU issued
system.switch_cpus18.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus18.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus18.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus18.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus18.iq.fu_busy_cnt          11340884                       # FU busy when requested
system.switch_cpus18.iq.fu_busy_rate         0.025565                       # FU busy rate (busy events/executed inst)
system.switch_cpus18.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntAlu        584337      5.15%      5.15% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntMult         7415      0.07%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntDiv             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatCvt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMult            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMultAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatDiv            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMisc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatSqrt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAddAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdCvt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMisc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMult            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMultAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShift            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShiftAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdDiv            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSqrt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatCvt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatDiv            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMisc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMult            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatSqrt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAes            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAesMix            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha1Hash            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha1Hash2            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha256Hash            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha256Hash2            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShaSigma2            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShaSigma3            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdPredAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::MemRead      5355257     47.22%     52.44% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::MemWrite      5393875     47.56%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.int_alu_accesses    425495116                       # Number of integer alu accesses
system.switch_cpus18.iq.int_inst_queue_reads   1108934922                       # Number of integer instruction queue reads
system.switch_cpus18.iq.int_inst_queue_wakeup_accesses    413831951                       # Number of integer instruction queue wakeup accesses
system.switch_cpus18.iq.int_inst_queue_writes    421484138                       # Number of integer instruction queue writes
system.switch_cpus18.iq.iqInstsAdded        430993057                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus18.iq.iqInstsIssued       443610414                       # Number of instructions issued
system.switch_cpus18.iq.iqNonSpecInstsAdded      5262336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus18.iq.iqSquashedInstsExamined      7022676                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus18.iq.iqSquashedInstsIssued         4709                       # Number of squashed instructions issued
system.switch_cpus18.iq.iqSquashedNonSpecRemoved        18238                       # Number of squashed non-spec instructions that were removed
system.switch_cpus18.iq.iqSquashedOperandsExamined      5719450                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus18.iq.issued_per_cycle::samples    268047084                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::mean     1.654972                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::stdev     2.136102                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::0    123478548     46.07%     46.07% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::1     46059057     17.18%     63.25% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::2     25478244      9.51%     72.75% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::3     17904233      6.68%     79.43% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::4     19628261      7.32%     86.76% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::5     14045063      5.24%     92.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::6     11101457      4.14%     96.14% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::7      5282699      1.97%     98.11% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::8      5069522      1.89%    100.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::total    268047084                       # Number of insts issued each cycle
system.switch_cpus18.iq.rate                 1.654962                       # Inst issue rate
system.switch_cpus18.iq.vec_alu_accesses     29456182                       # Number of vector alu accesses
system.switch_cpus18.iq.vec_inst_queue_reads     57678580                       # Number of vector instruction queue reads
system.switch_cpus18.iq.vec_inst_queue_wakeup_accesses     19863782                       # Number of vector instruction queue wakeup accesses
system.switch_cpus18.iq.vec_inst_queue_writes     21806356                       # Number of vector instruction queue writes
system.switch_cpus18.itb.accesses                   0                       # DTB accesses
system.switch_cpus18.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.hits                       0                       # DTB hits
system.switch_cpus18.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.itb.misses                     0                       # DTB misses
system.switch_cpus18.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.itb.read_hits                  0                       # DTB read hits
system.switch_cpus18.itb.read_misses                0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.itb.write_hits                 0                       # DTB write hits
system.switch_cpus18.itb.write_misses               0                       # DTB write misses
system.switch_cpus18.memDep0.conflictingLoads      7240987                       # Number of conflicting loads.
system.switch_cpus18.memDep0.conflictingStores      9288498                       # Number of conflicting stores.
system.switch_cpus18.memDep0.insertedLoads     91679898                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus18.memDep0.insertedStores     80143274                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus18.misc_regfile_reads     588334342                       # number of misc regfile reads
system.switch_cpus18.misc_regfile_writes     20976356                       # number of misc regfile writes
system.switch_cpus18.numCycles              268048689                       # number of cpu cycles simulated
system.switch_cpus18.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus18.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus18.rename.BlockCycles      19739056                       # Number of cycles rename is blocking
system.switch_cpus18.rename.CommittedMaps    411752165                       # Number of HB maps that are committed
system.switch_cpus18.rename.IQFullEvents      2796954                       # Number of times rename has blocked due to IQ full
system.switch_cpus18.rename.IdleCycles       23469926                       # Number of cycles rename is idle
system.switch_cpus18.rename.LQFullEvents     17237985                       # Number of times rename has blocked due to LQ full
system.switch_cpus18.rename.ROBFullEvents         3638                       # Number of times rename has blocked due to ROB full
system.switch_cpus18.rename.RenameLookups    689289960                       # Number of register rename lookups that rename has made
system.switch_cpus18.rename.RenamedInsts    437236871                       # Number of instructions processed by rename
system.switch_cpus18.rename.RenamedOperands    419160306                       # Number of destination operands rename has renamed
system.switch_cpus18.rename.RunCycles        52654353                       # Number of cycles rename is running
system.switch_cpus18.rename.SQFullEvents      9857556                       # Number of times rename has blocked due to SQ full
system.switch_cpus18.rename.SquashCycles       148486                       # Number of cycles rename is squashing
system.switch_cpus18.rename.UnblockCycles     41259012                       # Number of cycles rename is unblocking
system.switch_cpus18.rename.UndoneMaps        7408117                       # Number of HB maps that are undone due to squashing
system.switch_cpus18.rename.int_rename_lookups    523159635                       # Number of integer rename lookups
system.switch_cpus18.rename.serializeStallCycles    130776246                       # count of cycles rename stalled for serializing inst
system.switch_cpus18.rename.serializingInsts      6454460                       # count of serializing insts renamed
system.switch_cpus18.rename.skidInsts        90754228                       # count of insts added to the skid buffer
system.switch_cpus18.rename.tempSerializingInsts      5270861                       # count of temporary serializing insts renamed
system.switch_cpus18.rename.vec_rename_lookups     13783900                       # Number of vector rename lookups
system.switch_cpus18.rob.rob_reads          677137484                       # The number of ROB reads
system.switch_cpus18.rob.rob_writes         873664140                       # The number of ROB writes
system.switch_cpus18.timesIdled                    11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus18.vec_regfile_reads       13223928                       # number of vector regfile reads
system.switch_cpus18.vec_regfile_writes       6640578                       # number of vector regfile writes
system.switch_cpus19.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus19.branchPred.BTBHitPct    29.840624                       # BTB Hit Percentage
system.switch_cpus19.branchPred.BTBHits      24373595                       # Number of BTB hits
system.switch_cpus19.branchPred.BTBLookups     81679239                       # Number of BTB lookups
system.switch_cpus19.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus19.branchPred.condIncorrect       139473                       # Number of conditional branches incorrect
system.switch_cpus19.branchPred.condPredicted     71766821                       # Number of conditional branches predicted
system.switch_cpus19.branchPred.indirectHits      3057290                       # Number of indirect target hits.
system.switch_cpus19.branchPred.indirectLookups      3058150                       # Number of indirect predictor lookups.
system.switch_cpus19.branchPred.indirectMisses          860                       # Number of indirect misses.
system.switch_cpus19.branchPred.lookups      85454770                       # Number of BP lookups
system.switch_cpus19.branchPred.usedRAS       3774637                       # Number of times the RAS was used to get a target.
system.switch_cpus19.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.switch_cpus19.cc_regfile_reads       120595560                       # number of cc regfile reads
system.switch_cpus19.cc_regfile_writes      107346852                       # number of cc regfile writes
system.switch_cpus19.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus19.commit.branchMispredicts       116189                       # The number of times a branch was mispredicted
system.switch_cpus19.commit.branches         84048071                       # Number of branches committed
system.switch_cpus19.commit.bw_lim_events     25266048                       # number cycles where commit BW limit reached
system.switch_cpus19.commit.commitNonSpecStalls      6668014                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus19.commit.commitSquashedInsts      2713843                       # The number of squashed insts skipped by commit
system.switch_cpus19.commit.committedInsts    370112191                       # Number of instructions committed
system.switch_cpus19.commit.committedOps    433045736                       # Number of ops (including micro ops) committed
system.switch_cpus19.commit.committed_per_cycle::samples    267670449                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::mean     1.617832                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::stdev     2.591679                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::0    146682240     54.80%     54.80% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::1     47421165     17.72%     72.52% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::2     15052000      5.62%     78.14% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::3      9347388      3.49%     81.63% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::4      9677567      3.62%     85.25% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::5      2976391      1.11%     86.36% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::6      6975750      2.61%     88.96% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::7      4271900      1.60%     90.56% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::8     25266048      9.44%    100.00% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::total    267670449                       # Number of insts commited each cycle
system.switch_cpus19.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus19.commit.function_calls      3727956                       # Number of function calls committed.
system.switch_cpus19.commit.int_insts       392896961                       # Number of committed integer instructions.
system.switch_cpus19.commit.loads            93377985                       # Number of loads committed
system.switch_cpus19.commit.membars           7408870                       # Number of memory barriers committed
system.switch_cpus19.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::IntAlu    263236919     60.79%     60.79% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::IntMult      1481822      0.34%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::MemRead     93377985     21.56%     82.69% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::MemWrite     74949010     17.31%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::total    433045736                       # Class of committed instruction
system.switch_cpus19.commit.refs            168326995                       # Number of memory references committed
system.switch_cpus19.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus19.commit.vec_insts         9169006                       # Number of committed Vector instructions.
system.switch_cpus19.committedInsts         370112191                       # Number of Instructions Simulated
system.switch_cpus19.committedOps           433045736                       # Number of Ops (including micro ops) Simulated
system.switch_cpus19.cpi                     0.724236                       # CPI: Cycles Per Instruction
system.switch_cpus19.cpi_total               0.724236                       # CPI: Total CPI of All Threads
system.switch_cpus19.decode.BlockedCycles    195952744                       # Number of cycles decode is blocked
system.switch_cpus19.decode.BranchMispred        23296                       # Number of times decode detected a branch misprediction
system.switch_cpus19.decode.BranchResolved     24268128                       # Number of times decode resolved a branch
system.switch_cpus19.decode.DecodedInsts    437480553                       # Number of instructions handled by decode
system.switch_cpus19.decode.IdleCycles       12786524                       # Number of cycles decode is idle
system.switch_cpus19.decode.RunCycles        41968594                       # Number of cycles decode is running
system.switch_cpus19.decode.SquashCycles       118067                       # Number of cycles decode is squashing
system.switch_cpus19.decode.SquashedInsts       185720                       # Number of squashed instructions handled by decode
system.switch_cpus19.decode.UnblockCycles     17219211                       # Number of cycles decode is unblocking
system.switch_cpus19.dtb.accesses                   0                       # DTB accesses
system.switch_cpus19.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus19.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus19.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus19.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus19.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus19.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus19.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus19.dtb.hits                       0                       # DTB hits
system.switch_cpus19.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus19.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus19.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus19.dtb.misses                     0                       # DTB misses
system.switch_cpus19.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus19.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus19.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus19.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus19.dtb.read_misses                0                       # DTB read misses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus19.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus19.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus19.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus19.dtb.write_misses               0                       # DTB write misses
system.switch_cpus19.fetch.Branches          85454770                       # Number of branches that fetch encountered
system.switch_cpus19.fetch.CacheLines        43248222                       # Number of cache lines fetched
system.switch_cpus19.fetch.Cycles           224565392                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus19.fetch.IcacheSquashes        28265                       # Number of outstanding Icache misses that were squashed
system.switch_cpus19.fetch.IcacheWaitRetryStallCycles          104                       # Number of stall cycles due to full MSHR
system.switch_cpus19.fetch.Insts            376345131                       # Number of instructions fetch has processed
system.switch_cpus19.fetch.MiscStallCycles          182                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus19.fetch.SquashCycles        282702                       # Number of cycles fetch has spent squashing
system.switch_cpus19.fetch.branchRate        0.318803                       # Number of branch fetches per cycle
system.switch_cpus19.fetch.icacheStallCycles     43338118                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus19.fetch.predictedBranches     31205522                       # Number of branches that fetch has predicted taken
system.switch_cpus19.fetch.rate              1.404018                       # Number of inst fetches per cycle
system.switch_cpus19.fetch.rateDist::samples    268045147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::mean     1.642269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::stdev     2.844638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::0      183169760     68.34%     68.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::1       10031168      3.74%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::2        8266988      3.08%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::3       10890562      4.06%     79.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::4        9833084      3.67%     82.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::5        4131810      1.54%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::6        6005855      2.24%     86.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::7         788358      0.29%     86.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::8       34927562     13.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::total    268045147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.idleCycles                  3542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus19.iew.branchMispredicts       162614                       # Number of branch mispredicts detected at execute
system.switch_cpus19.iew.exec_branches       84217216                       # Number of branches executed
system.switch_cpus19.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus19.iew.exec_rate           1.639735                       # Inst execution rate
system.switch_cpus19.iew.exec_refs          173888554                       # number of memory reference insts executed
system.switch_cpus19.iew.exec_stores         75078987                       # Number of stores executed
system.switch_cpus19.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus19.iew.iewBlockCycles        256631                       # Number of cycles IEW is blocking
system.switch_cpus19.iew.iewDispLoadInsts     93930063                       # Number of dispatched load instructions
system.switch_cpus19.iew.iewDispNonSpecInsts      6691228                       # Number of dispatched non-speculative instructions
system.switch_cpus19.iew.iewDispSquashedInsts         5145                       # Number of squashed instructions skipped by dispatch
system.switch_cpus19.iew.iewDispStoreInsts     75324839                       # Number of dispatched store instructions
system.switch_cpus19.iew.iewDispatchedInsts    435719058                       # Number of instructions dispatched to IQ
system.switch_cpus19.iew.iewExecLoadInsts     98809567                       # Number of load instructions executed
system.switch_cpus19.iew.iewExecSquashedInsts       231609                       # Number of squashed instructions skipped in execute
system.switch_cpus19.iew.iewExecutedInsts    439528688                       # Number of executed instructions
system.switch_cpus19.iew.iewIQFullEvents            0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus19.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus19.iew.iewLSQFullEvents      2002038                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus19.iew.iewSquashCycles       118067                       # Number of cycles IEW is squashing
system.switch_cpus19.iew.iewUnblockCycles      1996282                       # Number of cycles IEW is unblocking
system.switch_cpus19.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus19.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus19.iew.lsq.thread0.forwLoads      3056534                       # Number of loads that had data forwarded from stores
system.switch_cpus19.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus19.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus19.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus19.iew.lsq.thread0.memOrderViolation         2573                       # Number of memory ordering violations
system.switch_cpus19.iew.lsq.thread0.rescheduledLoads      5209648                       # Number of loads that were rescheduled
system.switch_cpus19.iew.lsq.thread0.squashedLoads       552078                       # Number of loads squashed
system.switch_cpus19.iew.lsq.thread0.squashedStores       375829                       # Number of stores squashed
system.switch_cpus19.iew.memOrderViolationEvents         2573                       # Number of memory order violations
system.switch_cpus19.iew.predictedNotTakenIncorrect        23609                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus19.iew.predictedTakenIncorrect       139005                       # Number of branches that were predicted taken incorrectly
system.switch_cpus19.iew.wb_consumers       399916913                       # num instructions consuming a value
system.switch_cpus19.iew.wb_count           434196260                       # cumulative count of insts written-back
system.switch_cpus19.iew.wb_fanout           0.573919                       # average fanout of values written-back
system.switch_cpus19.iew.wb_producers       229519849                       # num instructions producing a value
system.switch_cpus19.iew.wb_rate             1.619841                       # insts written-back per cycle
system.switch_cpus19.iew.wb_sent            434245206                       # cumulative count of insts sent to commit
system.switch_cpus19.int_regfile_reads      503274762                       # number of integer regfile reads
system.switch_cpus19.int_regfile_writes     298104414                       # number of integer regfile writes
system.switch_cpus19.ipc                     1.380765                       # IPC: Instructions Per Cycle
system.switch_cpus19.ipc_total               1.380765                       # IPC: Total IPC of All Threads
system.switch_cpus19.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::IntAlu    264246992     60.09%     60.09% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::IntMult      1481822      0.34%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::IntDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMult            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMultAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMisc            2      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatSqrt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAddAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdMisc            1      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdMult            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdMultAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdShift            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSqrt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatMult            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAes            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAesMix            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdPredAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::MemRead     98904220     22.49%     82.92% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::MemWrite     75127260     17.08%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::total    439760297                       # Type of FU issued
system.switch_cpus19.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus19.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus19.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus19.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus19.iq.fu_busy_cnt           6800443                       # FU busy when requested
system.switch_cpus19.iq.fu_busy_rate         0.015464                       # FU busy rate (busy events/executed inst)
system.switch_cpus19.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::IntAlu        200731      2.95%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::IntMult            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::IntDiv             0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatAdd            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatCmp            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatCvt            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMult            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMultAcc            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatDiv            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMisc            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatSqrt            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAdd            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAddAcc            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAlu            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdCmp            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdCvt            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdMisc            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdMult            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdMultAcc            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdShift            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdShiftAcc            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdDiv            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSqrt            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatAdd            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatAlu            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatCmp            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatCvt            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatDiv            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatMisc            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatMult            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatSqrt            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdReduceAdd            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdReduceAlu            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdReduceCmp            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAes            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAesMix            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSha1Hash            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSha1Hash2            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSha256Hash            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSha256Hash2            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdShaSigma2            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdShaSigma3            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdPredAlu            0      0.00%      2.95% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::MemRead      2587148     38.04%     41.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::MemWrite      4012564     59.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.int_alu_accesses    432709890                       # Number of integer alu accesses
system.switch_cpus19.iq.int_inst_queue_reads   1126919040                       # Number of integer instruction queue reads
system.switch_cpus19.iq.int_inst_queue_wakeup_accesses    425027157                       # Number of integer instruction queue wakeup accesses
system.switch_cpus19.iq.int_inst_queue_writes    429221776                       # Number of integer instruction queue writes
system.switch_cpus19.iq.iqInstsAdded        429027829                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus19.iq.iqInstsIssued       439760297                       # Number of instructions issued
system.switch_cpus19.iq.iqNonSpecInstsAdded      6691229                       # Number of non-speculative instructions added to the IQ
system.switch_cpus19.iq.iqSquashedInstsExamined      2673322                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus19.iq.iqSquashedInstsIssued        18319                       # Number of squashed instructions issued
system.switch_cpus19.iq.iqSquashedNonSpecRemoved        23215                       # Number of squashed non-spec instructions that were removed
system.switch_cpus19.iq.iqSquashedOperandsExamined      2238434                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus19.iq.issued_per_cycle::samples    268045147                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::mean     1.640620                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::stdev     2.241813                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::0    135883118     50.69%     50.69% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::1     37017892     13.81%     64.50% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::2     21420757      7.99%     72.50% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::3     18518415      6.91%     79.40% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::4     16817769      6.27%     85.68% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::5     13840216      5.16%     90.84% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::6     10336766      3.86%     94.70% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::7      7828818      2.92%     97.62% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::8      6381396      2.38%    100.00% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::total    268045147                       # Number of insts issued each cycle
system.switch_cpus19.iq.rate                 1.640599                       # Inst issue rate
system.switch_cpus19.iq.vec_alu_accesses     13850850                       # Number of vector alu accesses
system.switch_cpus19.iq.vec_inst_queue_reads     27465463                       # Number of vector instruction queue reads
system.switch_cpus19.iq.vec_inst_queue_wakeup_accesses      9169103                       # Number of vector instruction queue wakeup accesses
system.switch_cpus19.iq.vec_inst_queue_writes      9173146                       # Number of vector instruction queue writes
system.switch_cpus19.itb.accesses                   0                       # DTB accesses
system.switch_cpus19.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus19.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus19.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus19.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus19.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus19.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus19.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus19.itb.hits                       0                       # DTB hits
system.switch_cpus19.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus19.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus19.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus19.itb.misses                     0                       # DTB misses
system.switch_cpus19.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus19.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus19.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus19.itb.read_hits                  0                       # DTB read hits
system.switch_cpus19.itb.read_misses                0                       # DTB read misses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus19.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus19.itb.write_hits                 0                       # DTB write hits
system.switch_cpus19.itb.write_misses               0                       # DTB write misses
system.switch_cpus19.memDep0.conflictingLoads      2289678                       # Number of conflicting loads.
system.switch_cpus19.memDep0.conflictingStores      4443676                       # Number of conflicting stores.
system.switch_cpus19.memDep0.insertedLoads     93930063                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus19.memDep0.insertedStores     75324839                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus19.misc_regfile_reads     518865687                       # number of misc regfile reads
system.switch_cpus19.misc_regfile_writes     26672012                       # number of misc regfile writes
system.switch_cpus19.numCycles              268048689                       # number of cpu cycles simulated
system.switch_cpus19.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus19.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus19.rename.BlockCycles       2273063                       # Number of cycles rename is blocking
system.switch_cpus19.rename.CommittedMaps    420519311                       # Number of HB maps that are committed
system.switch_cpus19.rename.IQFullEvents      1680125                       # Number of times rename has blocked due to IQ full
system.switch_cpus19.rename.IdleCycles       19859142                       # Number of cycles rename is idle
system.switch_cpus19.rename.LQFullEvents     12909956                       # Number of times rename has blocked due to LQ full
system.switch_cpus19.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus19.rename.RenameLookups    651620492                       # Number of register rename lookups that rename has made
system.switch_cpus19.rename.RenamedInsts    436821512                       # Number of instructions processed by rename
system.switch_cpus19.rename.RenamedOperands    424614302                       # Number of destination operands rename has renamed
system.switch_cpus19.rename.RunCycles        52824400                       # Number of cycles rename is running
system.switch_cpus19.rename.SQFullEvents          180                       # Number of times rename has blocked due to SQ full
system.switch_cpus19.rename.SquashCycles       118067                       # Number of cycles rename is squashing
system.switch_cpus19.rename.UnblockCycles     26129206                       # Number of cycles rename is unblocking
system.switch_cpus19.rename.UndoneMaps        4094986                       # Number of HB maps that are undone due to squashing
system.switch_cpus19.rename.int_rename_lookups    501083243                       # Number of integer rename lookups
system.switch_cpus19.rename.serializeStallCycles    166841262                       # count of cycles rename stalled for serializing inst
system.switch_cpus19.rename.serializingInsts      8196219                       # count of serializing insts renamed
system.switch_cpus19.rename.skidInsts        89069911                       # count of insts added to the skid buffer
system.switch_cpus19.rename.tempSerializingInsts      6691241                       # count of temporary serializing insts renamed
system.switch_cpus19.rename.vec_rename_lookups      6114048                       # Number of vector rename lookups
system.switch_cpus19.rob.rob_reads          678163837                       # The number of ROB reads
system.switch_cpus19.rob.rob_writes         871893868                       # The number of ROB writes
system.switch_cpus19.timesIdled                    10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus19.vec_regfile_reads        6112725                       # number of vector regfile reads
system.switch_cpus19.vec_regfile_writes       3056392                       # number of vector regfile writes
system.switch_cpus20.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus20.branchPred.BTBHitPct    46.237379                       # BTB Hit Percentage
system.switch_cpus20.branchPred.BTBHits      34820716                       # Number of BTB hits
system.switch_cpus20.branchPred.BTBLookups     75308585                       # Number of BTB lookups
system.switch_cpus20.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus20.branchPred.condIncorrect        92116                       # Number of conditional branches incorrect
system.switch_cpus20.branchPred.condPredicted     67236934                       # Number of conditional branches predicted
system.switch_cpus20.branchPred.indirectHits      1980571                       # Number of indirect target hits.
system.switch_cpus20.branchPred.indirectLookups      2111483                       # Number of indirect predictor lookups.
system.switch_cpus20.branchPred.indirectMisses       130912                       # Number of indirect misses.
system.switch_cpus20.branchPred.lookups      86500377                       # Number of BP lookups
system.switch_cpus20.branchPred.usedRAS       7318456                       # Number of times the RAS was used to get a target.
system.switch_cpus20.branchPredindirectMispredicted           43                       # Number of mispredicted indirect branches.
system.switch_cpus20.cc_regfile_reads       146900736                       # number of cc regfile reads
system.switch_cpus20.cc_regfile_writes      138337317                       # number of cc regfile writes
system.switch_cpus20.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus20.commit.branchMispredicts        91988                       # The number of times a branch was mispredicted
system.switch_cpus20.commit.branches         85349327                       # Number of branches committed
system.switch_cpus20.commit.bw_lim_events     31065842                       # number cycles where commit BW limit reached
system.switch_cpus20.commit.commitNonSpecStalls      4351778                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus20.commit.commitSquashedInsts      2440808                       # The number of squashed insts skipped by commit
system.switch_cpus20.commit.committedInsts    427884796                       # Number of instructions committed
system.switch_cpus20.commit.committedOps    505754143                       # Number of ops (including micro ops) committed
system.switch_cpus20.commit.committed_per_cycle::samples    267691979                       # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::mean     1.889314                       # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::stdev     2.740617                       # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::0    139269952     52.03%     52.03% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::1     33237898     12.42%     64.44% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::2     26239894      9.80%     74.24% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::3      7779209      2.91%     77.15% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::4     16602124      6.20%     83.35% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::5      4024412      1.50%     84.86% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::6      4666998      1.74%     86.60% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::7      4805650      1.80%     88.39% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::8     31065842     11.61%    100.00% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::total    267691979                       # Number of insts commited each cycle
system.switch_cpus20.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus20.commit.function_calls      7268354                       # Number of function calls committed.
system.switch_cpus20.commit.int_insts       456309007                       # Number of committed integer instructions.
system.switch_cpus20.commit.loads           101563450                       # Number of loads committed
system.switch_cpus20.commit.membars           4835291                       # Number of memory barriers committed
system.switch_cpus20.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::IntAlu    303928039     60.09%     60.09% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::IntMult     17892755      3.54%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::IntDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::FloatAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::FloatCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::FloatCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::FloatMult            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::FloatMultAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::FloatDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::FloatMisc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::FloatSqrt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdAddAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdAlu            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdMisc        30222      0.01%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdAes            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::MemRead    101563450     20.08%     83.72% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::MemWrite     82339677     16.28%    100.00% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::total    505754143                       # Class of committed instruction
system.switch_cpus20.commit.refs            183903127                       # Number of memory references committed
system.switch_cpus20.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus20.commit.vec_insts        16244060                       # Number of committed Vector instructions.
system.switch_cpus20.committedInsts         427884796                       # Number of Instructions Simulated
system.switch_cpus20.committedOps           505754143                       # Number of Ops (including micro ops) Simulated
system.switch_cpus20.cpi                     0.626451                       # CPI: Cycles Per Instruction
system.switch_cpus20.cpi_total               0.626451                       # CPI: Total CPI of All Threads
system.switch_cpus20.decode.BlockedCycles    164578134                       # Number of cycles decode is blocked
system.switch_cpus20.decode.BranchMispred          293                       # Number of times decode detected a branch misprediction
system.switch_cpus20.decode.BranchResolved     34758380                       # Number of times decode resolved a branch
system.switch_cpus20.decode.DecodedInsts    509569283                       # Number of instructions handled by decode
system.switch_cpus20.decode.IdleCycles       25507208                       # Number of cycles decode is idle
system.switch_cpus20.decode.RunCycles        61614209                       # Number of cycles decode is running
system.switch_cpus20.decode.SquashCycles        98630                       # Number of cycles decode is squashing
system.switch_cpus20.decode.SquashedInsts          489                       # Number of squashed instructions handled by decode
system.switch_cpus20.decode.UnblockCycles     16247097                       # Number of cycles decode is unblocking
system.switch_cpus20.dtb.accesses                   0                       # DTB accesses
system.switch_cpus20.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus20.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus20.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus20.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus20.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus20.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus20.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus20.dtb.hits                       0                       # DTB hits
system.switch_cpus20.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus20.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus20.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus20.dtb.misses                     0                       # DTB misses
system.switch_cpus20.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus20.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus20.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus20.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus20.dtb.read_misses                0                       # DTB read misses
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus20.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus20.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus20.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus20.dtb.write_misses               0                       # DTB write misses
system.switch_cpus20.fetch.Branches          86500377                       # Number of branches that fetch encountered
system.switch_cpus20.fetch.CacheLines        50642061                       # Number of cache lines fetched
system.switch_cpus20.fetch.Cycles           217237732                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus20.fetch.IcacheSquashes        17171                       # Number of outstanding Icache misses that were squashed
system.switch_cpus20.fetch.IcacheWaitRetryStallCycles          123                       # Number of stall cycles due to full MSHR
system.switch_cpus20.fetch.Insts            432758967                       # Number of instructions fetch has processed
system.switch_cpus20.fetch.MiscStallCycles          292                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus20.fetch.SquashCycles        197516                       # Number of cycles fetch has spent squashing
system.switch_cpus20.fetch.branchRate        0.322704                       # Number of branch fetches per cycle
system.switch_cpus20.fetch.icacheStallCycles     50708374                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus20.fetch.predictedBranches     44119743                       # Number of branches that fetch has predicted taken
system.switch_cpus20.fetch.rate              1.614479                       # Number of inst fetches per cycle
system.switch_cpus20.fetch.rateDist::samples    268045279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::mean     1.907591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::stdev     2.966514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::0      169816547     63.35%     63.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::1       13932112      5.20%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::2        7851163      2.93%     71.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::3        8590234      3.20%     74.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::4        8675108      3.24%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::5        7108886      2.65%     80.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::6       12999586      4.85%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::7        4899875      1.83%     87.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::8       34171768     12.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::total    268045279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus20.idleCycles                  3410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus20.iew.branchMispredicts       123261                       # Number of branch mispredicts detected at execute
system.switch_cpus20.iew.exec_branches       85484332                       # Number of branches executed
system.switch_cpus20.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus20.iew.exec_rate           1.927938                       # Inst execution rate
system.switch_cpus20.iew.exec_refs          194148958                       # number of memory reference insts executed
system.switch_cpus20.iew.exec_stores         82515494                       # Number of stores executed
system.switch_cpus20.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus20.iew.iewBlockCycles        255698                       # Number of cycles IEW is blocking
system.switch_cpus20.iew.iewDispLoadInsts    102026898                       # Number of dispatched load instructions
system.switch_cpus20.iew.iewDispNonSpecInsts      4366916                       # Number of dispatched non-speculative instructions
system.switch_cpus20.iew.iewDispSquashedInsts         2473                       # Number of squashed instructions skipped by dispatch
system.switch_cpus20.iew.iewDispStoreInsts     82746235                       # Number of dispatched store instructions
system.switch_cpus20.iew.iewDispatchedInsts    508194756                       # Number of instructions dispatched to IQ
system.switch_cpus20.iew.iewExecLoadInsts    111633464                       # Number of load instructions executed
system.switch_cpus20.iew.iewExecSquashedInsts       121931                       # Number of squashed instructions skipped in execute
system.switch_cpus20.iew.iewExecutedInsts    516781231                       # Number of executed instructions
system.switch_cpus20.iew.iewIQFullEvents         8393                       # Number of times the IQ has become full, causing a stall
system.switch_cpus20.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus20.iew.iewLSQFullEvents      2063321                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus20.iew.iewSquashCycles        98630                       # Number of cycles IEW is squashing
system.switch_cpus20.iew.iewUnblockCycles      2071679                       # Number of cycles IEW is unblocking
system.switch_cpus20.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus20.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus20.iew.lsq.thread0.forwLoads     17269262                       # Number of loads that had data forwarded from stores
system.switch_cpus20.iew.lsq.thread0.ignoredResponses          634                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus20.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus20.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus20.iew.lsq.thread0.memOrderViolation         9281                       # Number of memory ordering violations
system.switch_cpus20.iew.lsq.thread0.rescheduledLoads      9853190                       # Number of loads that were rescheduled
system.switch_cpus20.iew.lsq.thread0.squashedLoads       463421                       # Number of loads squashed
system.switch_cpus20.iew.lsq.thread0.squashedStores       406544                       # Number of stores squashed
system.switch_cpus20.iew.memOrderViolationEvents         9281                       # Number of memory order violations
system.switch_cpus20.iew.predictedNotTakenIncorrect        32522                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus20.iew.predictedTakenIncorrect        90739                       # Number of branches that were predicted taken incorrectly
system.switch_cpus20.iew.wb_consumers       484626103                       # num instructions consuming a value
system.switch_cpus20.iew.wb_count           506813824                       # cumulative count of insts written-back
system.switch_cpus20.iew.wb_fanout           0.582403                       # average fanout of values written-back
system.switch_cpus20.iew.wb_producers       282247865                       # num instructions producing a value
system.switch_cpus20.iew.wb_rate             1.890753                       # insts written-back per cycle
system.switch_cpus20.iew.wb_sent            506852123                       # cumulative count of insts sent to commit
system.switch_cpus20.int_regfile_reads      632394840                       # number of integer regfile reads
system.switch_cpus20.int_regfile_writes     360236632                       # number of integer regfile writes
system.switch_cpus20.ipc                     1.596295                       # IPC: Instructions Per Cycle
system.switch_cpus20.ipc_total               1.596295                       # IPC: Total IPC of All Threads
system.switch_cpus20.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::IntAlu    304756517     58.96%     58.96% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::IntMult     17899415      3.46%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::IntDiv            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::FloatAdd            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::FloatCmp            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::FloatCvt            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::FloatMult            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::FloatMultAcc            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::FloatDiv            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::FloatMisc            4      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::FloatSqrt            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdAdd            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdAddAcc            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdAlu            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdCmp            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdCvt            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdMisc        30224      0.01%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdMult            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdMultAcc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdShift            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdDiv            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdSqrt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatMult            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdAes            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdAesMix            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdPredAlu            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::MemRead    111667834     21.60%     84.03% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::MemWrite     82549171     15.97%    100.00% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::total    516903165                       # Type of FU issued
system.switch_cpus20.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus20.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus20.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus20.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus20.iq.fu_busy_cnt          11960197                       # FU busy when requested
system.switch_cpus20.iq.fu_busy_rate         0.023138                       # FU busy rate (busy events/executed inst)
system.switch_cpus20.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::IntAlu       1517721     12.69%     12.69% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::IntMult       968942      8.10%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::IntDiv             0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::FloatAdd            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::FloatCmp            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::FloatCvt            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::FloatMult            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::FloatMultAcc            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::FloatDiv            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::FloatMisc            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::FloatSqrt            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdAdd            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdAddAcc            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdAlu            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdCmp            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdCvt            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdMisc            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdMult            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdMultAcc            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdShift            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdShiftAcc            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdDiv            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdSqrt            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatAdd            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatAlu            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatCmp            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatCvt            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatDiv            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatMisc            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatMult            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatSqrt            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdReduceAdd            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdReduceAlu            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdReduceCmp            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdAes            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdAesMix            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdSha1Hash            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdSha1Hash2            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdSha256Hash            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdSha256Hash2            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdShaSigma2            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdShaSigma3            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdPredAlu            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::MemRead      4396437     36.76%     57.55% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::MemWrite      5077097     42.45%    100.00% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus20.iq.int_alu_accesses    502477293                       # Number of integer alu accesses
system.switch_cpus20.iq.int_inst_queue_reads   1263438476                       # Number of integer instruction queue reads
system.switch_cpus20.iq.int_inst_queue_wakeup_accesses    490556290                       # Number of integer instruction queue wakeup accesses
system.switch_cpus20.iq.int_inst_queue_writes    494320132                       # Number of integer instruction queue writes
system.switch_cpus20.iq.iqInstsAdded        503827839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus20.iq.iqInstsIssued       516903165                       # Number of instructions issued
system.switch_cpus20.iq.iqNonSpecInstsAdded      4366917                       # Number of non-speculative instructions added to the IQ
system.switch_cpus20.iq.iqSquashedInstsExamined      2440448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus20.iq.iqSquashedInstsIssued         2859                       # Number of squashed instructions issued
system.switch_cpus20.iq.iqSquashedNonSpecRemoved        15139                       # Number of squashed non-spec instructions that were removed
system.switch_cpus20.iq.iqSquashedOperandsExamined      2200001                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus20.iq.issued_per_cycle::samples    268045279                       # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::mean     1.928417                       # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::stdev     2.247092                       # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::0    110007963     41.04%     41.04% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::1     44664056     16.66%     57.70% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::2     24889337      9.29%     66.99% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::3     20997443      7.83%     74.82% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::4     21592862      8.06%     82.88% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::5     19569946      7.30%     90.18% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::6     13884001      5.18%     95.36% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::7      7574446      2.83%     98.18% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::8      4865225      1.82%    100.00% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::total    268045279                       # Number of insts issued each cycle
system.switch_cpus20.iq.rate                 1.928393                       # Inst issue rate
system.switch_cpus20.iq.vec_alu_accesses     26386069                       # Number of vector alu accesses
system.switch_cpus20.iq.vec_inst_queue_reads     50376186                       # Number of vector instruction queue reads
system.switch_cpus20.iq.vec_inst_queue_wakeup_accesses     16257534                       # Number of vector instruction queue wakeup accesses
system.switch_cpus20.iq.vec_inst_queue_writes     16324348                       # Number of vector instruction queue writes
system.switch_cpus20.itb.accesses                   0                       # DTB accesses
system.switch_cpus20.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus20.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus20.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus20.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus20.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus20.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus20.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus20.itb.hits                       0                       # DTB hits
system.switch_cpus20.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus20.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus20.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus20.itb.misses                     0                       # DTB misses
system.switch_cpus20.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus20.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus20.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus20.itb.read_hits                  0                       # DTB read hits
system.switch_cpus20.itb.read_misses                0                       # DTB read misses
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus20.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus20.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus20.itb.write_hits                 0                       # DTB write hits
system.switch_cpus20.itb.write_misses               0                       # DTB write misses
system.switch_cpus20.memDep0.conflictingLoads      8284334                       # Number of conflicting loads.
system.switch_cpus20.memDep0.conflictingStores      6353884                       # Number of conflicting stores.
system.switch_cpus20.memDep0.insertedLoads    102026898                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus20.memDep0.insertedStores     82746235                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus20.misc_regfile_reads     620619018                       # number of misc regfile reads
system.switch_cpus20.misc_regfile_writes     17407084                       # number of misc regfile writes
system.switch_cpus20.numCycles              268048689                       # number of cpu cycles simulated
system.switch_cpus20.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus20.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus20.rename.BlockCycles       5326655                       # Number of cycles rename is blocking
system.switch_cpus20.rename.CommittedMaps    511531236                       # Number of HB maps that are committed
system.switch_cpus20.rename.IQFullEvents     12461249                       # Number of times rename has blocked due to IQ full
system.switch_cpus20.rename.IdleCycles       32044938                       # Number of cycles rename is idle
system.switch_cpus20.rename.LQFullEvents     10611037                       # Number of times rename has blocked due to LQ full
system.switch_cpus20.rename.ROBFullEvents          229                       # Number of times rename has blocked due to ROB full
system.switch_cpus20.rename.RenameLookups    819084631                       # Number of register rename lookups that rename has made
system.switch_cpus20.rename.RenamedInsts    508938533                       # Number of instructions processed by rename
system.switch_cpus20.rename.RenamedOperands    514966760                       # Number of destination operands rename has renamed
system.switch_cpus20.rename.RunCycles        70898882                       # Number of cycles rename is running
system.switch_cpus20.rename.SQFullEvents     21226052                       # Number of times rename has blocked due to SQ full
system.switch_cpus20.rename.SquashCycles        98630                       # Number of cycles rename is squashing
system.switch_cpus20.rename.UnblockCycles     51991402                       # Number of cycles rename is unblocking
system.switch_cpus20.rename.UndoneMaps        3435325                       # Number of HB maps that are undone due to squashing
system.switch_cpus20.rename.int_rename_lookups    624956339                       # Number of integer rename lookups
system.switch_cpus20.rename.serializeStallCycles    107684770                       # count of cycles rename stalled for serializing inst
system.switch_cpus20.rename.serializingInsts      5349136                       # count of serializing insts renamed
system.switch_cpus20.rename.skidInsts        90251231                       # count of insts added to the skid buffer
system.switch_cpus20.rename.tempSerializingInsts      4366921                       # count of temporary serializing insts renamed
system.switch_cpus20.rename.vec_rename_lookups     10861507                       # Number of vector rename lookups
system.switch_cpus20.rob.rob_reads          744820997                       # The number of ROB reads
system.switch_cpus20.rob.rob_writes        1016743421                       # The number of ROB writes
system.switch_cpus20.timesIdled                    11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus20.vec_regfile_reads       10843407                       # number of vector regfile reads
system.switch_cpus20.vec_regfile_writes       5429264                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       139928                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4842128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1355008                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9605288                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1494936                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           13269367                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate          430                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2623828                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11445096                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           242332                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         258097                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          396947                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq        11886                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp        11886                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1624474                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1624473                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            883                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13268931                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            99                       # Transaction distribution
system.membus.trans_dist::InvalidateResp            4                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       330055                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       463718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       793773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::total          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls0.port      1078051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls1.port      1554533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total      2632584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls0.port      1118427                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls1.port      1514287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total      2632714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls0.port      1122947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls1.port      1518140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total      2641087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls0.port      1112298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls1.port      1504294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total      2616592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls1.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::total          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls0.port      1078283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls1.port      1529510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total      2607793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls1.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::total          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls0.port      1078300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls1.port      1534183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total      2612483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls0.port      1084104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls1.port      1536243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total      2620347                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls0.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls1.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::total           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls0.port      1113329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls1.port      1520365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total      2633694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls0.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::total          122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls0.port      1109756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls1.port      1516379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total      2626135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::total          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls0.port      1113408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls1.port      1517263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total      2630671                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::total          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls0.port      1082962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls1.port      1544283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total      2627245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls0.port      1088886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls1.port      1548368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total      2637254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::total          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls0.port      1082094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls1.port      1545247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total      2627341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls0.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::total          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls0.port      1106329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls1.port      1511657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total      2617986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls0.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::total          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls0.port      1112907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls1.port      1517722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::total      2630629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.icache.mem_side::system.mem_ctrls0.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.icache.mem_side::total          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.mem_ctrls0.port      1106606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.mem_ctrls1.port      1515650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::total      2622256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               42812350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     17414144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     17337728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     34751872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::total         7296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls0.port     51716352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls1.port     74305536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total    126021888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::total         6912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls0.port     53751168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls1.port     71878272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total    125629440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls0.port     54265088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls1.port     72088320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total    126353408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls0.port     53667968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls1.port     71445760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total    125113728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls1.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::total         7296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls0.port     52830336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls1.port     71527296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total    124357632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls1.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::total         7424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls0.port     52929280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls1.port     72062336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total    124991616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::total         6912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls0.port     52881920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls1.port     72033920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total    124915840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls0.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls1.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::total         6272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls0.port     52614656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls1.port     73435392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total    126050048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls0.port         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::total         7808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls0.port     52439552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls1.port     73216640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total    125656192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::total         7424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls0.port     52766464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls1.port     73383936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total    126150400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::total         7168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls0.port     52958208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls1.port     72529664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total    125487872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls0.port     53083520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls1.port     72746624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total    125830144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::total         7296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls0.port     52939776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls1.port     72467840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total    125407616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls0.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::total         6656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls0.port     52226816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls1.port     72931456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total    125158272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls0.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::total         6784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls0.port     52467200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls1.port     73273600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::total    125740800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.icache.mem_side::system.mem_ctrls0.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.icache.mem_side::total         6656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.mem_ctrls0.port     52113536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.mem_ctrls1.port     73107328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::total    125220864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2042950656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                          1966383                       # Total snoops (count)
system.membus.snoopTraffic                  200887296                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15421166                       # Request fanout histogram
system.membus.snoop_fanout::mean             4.018037                       # Request fanout histogram
system.membus.snoop_fanout::stdev            5.031615                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5756857     37.33%     37.33% # Request fanout histogram
system.membus.snoop_fanout::1                 2218402     14.39%     51.72% # Request fanout histogram
system.membus.snoop_fanout::2                 1109466      7.19%     58.91% # Request fanout histogram
system.membus.snoop_fanout::3                  722454      4.68%     63.60% # Request fanout histogram
system.membus.snoop_fanout::4                  568574      3.69%     67.28% # Request fanout histogram
system.membus.snoop_fanout::5                  483965      3.14%     70.42% # Request fanout histogram
system.membus.snoop_fanout::6                  423105      2.74%     73.16% # Request fanout histogram
system.membus.snoop_fanout::7                  373100      2.42%     75.58% # Request fanout histogram
system.membus.snoop_fanout::8                  324371      2.10%     77.69% # Request fanout histogram
system.membus.snoop_fanout::9                  335534      2.18%     79.86% # Request fanout histogram
system.membus.snoop_fanout::10                 389787      2.53%     82.39% # Request fanout histogram
system.membus.snoop_fanout::11                 470039      3.05%     85.44% # Request fanout histogram
system.membus.snoop_fanout::12                 528579      3.43%     88.87% # Request fanout histogram
system.membus.snoop_fanout::13                 536577      3.48%     92.35% # Request fanout histogram
system.membus.snoop_fanout::14                 515490      3.34%     95.69% # Request fanout histogram
system.membus.snoop_fanout::15                 439887      2.85%     98.54% # Request fanout histogram
system.membus.snoop_fanout::16                 167491      1.09%     99.63% # Request fanout histogram
system.membus.snoop_fanout::17                  30904      0.20%     99.83% # Request fanout histogram
system.membus.snoop_fanout::18                  16926      0.11%     99.94% # Request fanout histogram
system.membus.snoop_fanout::19                   6839      0.04%     99.98% # Request fanout histogram
system.membus.snoop_fanout::20                   2195      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::21                    514      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::22                     86      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::23                     15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::24                      4      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::25                      4      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::26                      1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              26                       # Request fanout histogram
system.membus.snoop_fanout::total            15421166                       # Request fanout histogram
system.membus.respLayer19.occupancy        8594536818                       # Layer occupancy (ticks)
system.membus.respLayer19.utilization             7.7                       # Layer utilization (%)
system.membus.respLayer18.occupancy            540254                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer62.occupancy            492803                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer11.occupancy        8692206247                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             7.8                       # Layer utilization (%)
system.membus.respLayer10.occupancy            519743                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer15.occupancy        8616688604                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             7.7                       # Layer utilization (%)
system.membus.respLayer14.occupancy            520784                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer35.occupancy        8634347453                       # Layer occupancy (ticks)
system.membus.respLayer35.utilization             7.7                       # Layer utilization (%)
system.membus.respLayer34.occupancy            578937                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer31.occupancy        8670612498                       # Layer occupancy (ticks)
system.membus.respLayer31.utilization             7.8                       # Layer utilization (%)
system.membus.respLayer30.occupancy            462150                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer55.occupancy        8632865227                       # Layer occupancy (ticks)
system.membus.respLayer55.utilization             7.7                       # Layer utilization (%)
system.membus.respLayer54.occupancy            492035                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer50.occupancy            541610                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer39.occupancy        8665186670                       # Layer occupancy (ticks)
system.membus.respLayer39.utilization             7.8                       # Layer utilization (%)
system.membus.respLayer38.occupancy            542368                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer63.occupancy        8639336783                       # Layer occupancy (ticks)
system.membus.respLayer63.utilization             7.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         28000163757                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              25.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         33843086880                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              30.3                       # Layer utilization (%)
system.membus.respLayer51.occupancy        8650729802                       # Layer occupancy (ticks)
system.membus.respLayer51.utilization             7.7                       # Layer utilization (%)
system.membus.respLayer59.occupancy        8654395081                       # Layer occupancy (ticks)
system.membus.respLayer59.utilization             7.7                       # Layer utilization (%)
system.membus.respLayer26.occupancy            509938                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer27.occupancy        8630172604                       # Layer occupancy (ticks)
system.membus.respLayer27.utilization             7.7                       # Layer utilization (%)
system.membus.respLayer22.occupancy            545763                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer23.occupancy        8604550753                       # Layer occupancy (ticks)
system.membus.respLayer23.utilization             7.7                       # Layer utilization (%)
system.membus.respLayer42.occupancy            530570                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer58.occupancy            499162                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer43.occupancy        8644902210                       # Layer occupancy (ticks)
system.membus.respLayer43.utilization             7.7                       # Layer utilization (%)
system.membus.respLayer7.occupancy         8657502610                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.7                       # Layer utilization (%)
system.membus.respLayer6.occupancy             511304                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3080471559                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy         8661314007                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy             540174                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer46.occupancy            517704                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer47.occupancy        8666741017                       # Layer occupancy (ticks)
system.membus.respLayer47.utilization             7.8                       # Layer utilization (%)
system.cpu14.numPwrStateTransitions               118                       # Number of power state transitions
system.cpu14.pwrStateClkGateDist::samples           58                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   114595.241379                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  180644.365961                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10           58    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value         5492                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value       787716                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total            58                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  957947898112                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      6646524                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::OFF 111776303462                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.demand_hits::.cpu14.inst    350995370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::.switch_cpus14.inst      6827779                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      357823149                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::.cpu14.inst    350995370                       # number of overall hits
system.cpu14.icache.overall_hits::.switch_cpus14.inst      6827779                       # number of overall hits
system.cpu14.icache.overall_hits::total     357823149                       # number of overall hits
system.cpu14.icache.demand_misses::.cpu14.inst          188                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::.switch_cpus14.inst           64                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          252                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::.cpu14.inst          188                       # number of overall misses
system.cpu14.icache.overall_misses::.switch_cpus14.inst           64                       # number of overall misses
system.cpu14.icache.overall_misses::total          252                       # number of overall misses
system.cpu14.icache.demand_miss_latency::.switch_cpus14.inst     10671350                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     10671350                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::.switch_cpus14.inst     10671350                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     10671350                       # number of overall miss cycles
system.cpu14.icache.demand_accesses::.cpu14.inst    350995558                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::.switch_cpus14.inst      6827843                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    357823401                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::.cpu14.inst    350995558                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::.switch_cpus14.inst      6827843                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    357823401                       # number of overall (read+write) accesses
system.cpu14.icache.demand_miss_rate::.cpu14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::.switch_cpus14.inst     0.000009                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::.cpu14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::.switch_cpus14.inst     0.000009                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu14.icache.demand_avg_miss_latency::.switch_cpus14.inst 166739.843750                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 42346.626984                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::.switch_cpus14.inst 166739.843750                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 42346.626984                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs          146                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs           73                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.demand_mshr_hits::.switch_cpus14.inst            7                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::.switch_cpus14.inst            7                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu14.icache.demand_mshr_misses::.switch_cpus14.inst           57                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::.switch_cpus14.inst           57                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu14.icache.demand_mshr_miss_latency::.switch_cpus14.inst      9662064                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      9662064                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::.switch_cpus14.inst      9662064                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      9662064                       # number of overall MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::.switch_cpus14.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::.switch_cpus14.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu14.icache.demand_avg_mshr_miss_latency::.switch_cpus14.inst 169509.894737                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 169509.894737                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::.switch_cpus14.inst 169509.894737                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 169509.894737                       # average overall mshr miss latency
system.cpu14.icache.replacements                    0                       # number of replacements
system.cpu14.icache.ReadReq_hits::.cpu14.inst    350995370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::.switch_cpus14.inst      6827779                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     357823149                       # number of ReadReq hits
system.cpu14.icache.ReadReq_misses::.cpu14.inst          188                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::.switch_cpus14.inst           64                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          252                       # number of ReadReq misses
system.cpu14.icache.ReadReq_miss_latency::.switch_cpus14.inst     10671350                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     10671350                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_accesses::.cpu14.inst    350995558                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::.switch_cpus14.inst      6827843                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    357823401                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_miss_rate::.cpu14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::.switch_cpus14.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_miss_latency::.switch_cpus14.inst 166739.843750                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 42346.626984                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_mshr_hits::.switch_cpus14.inst            7                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::.switch_cpus14.inst           57                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::.switch_cpus14.inst      9662064                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      9662064                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::.switch_cpus14.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.inst 169509.894737                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 169509.894737                       # average ReadReq mshr miss latency
system.cpu14.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.tags.tagsinuse         146.251636                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         357823394                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             245                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        1460503.648980                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    206952678560                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::.cpu14.inst   140.556945                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::.switch_cpus14.inst     5.694691                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::.cpu14.inst     0.225252                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::.switch_cpus14.inst     0.009126                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.234378                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.392628                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses     13955112884                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses    13955112884                       # Number of data accesses
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.demand_hits::.cpu14.data    143062065                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::.switch_cpus14.data     16512352                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      159574417                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::.cpu14.data    143062065                       # number of overall hits
system.cpu14.dcache.overall_hits::.switch_cpus14.data     16512352                       # number of overall hits
system.cpu14.dcache.overall_hits::total     159574417                       # number of overall hits
system.cpu14.dcache.demand_misses::.cpu14.data      6499731                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::.switch_cpus14.data      1789838                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total      8289569                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::.cpu14.data      6499731                       # number of overall misses
system.cpu14.dcache.overall_misses::.switch_cpus14.data      1789838                       # number of overall misses
system.cpu14.dcache.overall_misses::total      8289569                       # number of overall misses
system.cpu14.dcache.demand_miss_latency::.switch_cpus14.data 195331998944                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 195331998944                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::.switch_cpus14.data 195331998944                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 195331998944                       # number of overall miss cycles
system.cpu14.dcache.demand_accesses::.cpu14.data    149561796                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::.switch_cpus14.data     18302190                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    167863986                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::.cpu14.data    149561796                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::.switch_cpus14.data     18302190                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    167863986                       # number of overall (read+write) accesses
system.cpu14.dcache.demand_miss_rate::.cpu14.data     0.043458                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::.switch_cpus14.data     0.097794                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.049383                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::.cpu14.data     0.043458                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::.switch_cpus14.data     0.097794                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.049383                       # miss rate for overall accesses
system.cpu14.dcache.demand_avg_miss_latency::.switch_cpus14.data 109133.898679                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 23563.589246                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::.switch_cpus14.data 109133.898679                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 23563.589246                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs       249702                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets         1406                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs           14082                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets            46                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    17.731998                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    30.565217                       # average number of cycles each access was blocked
system.cpu14.dcache.writebacks::.writebacks      1365414                       # number of writebacks
system.cpu14.dcache.writebacks::total         1365414                       # number of writebacks
system.cpu14.dcache.demand_mshr_hits::.switch_cpus14.data       876285                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       876285                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::.switch_cpus14.data       876285                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       876285                       # number of overall MSHR hits
system.cpu14.dcache.demand_mshr_misses::.switch_cpus14.data       913553                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       913553                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::.switch_cpus14.data       913553                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       913553                       # number of overall MSHR misses
system.cpu14.dcache.demand_mshr_miss_latency::.switch_cpus14.data  99651201068                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total  99651201068                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::.switch_cpus14.data  99651201068                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total  99651201068                       # number of overall MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::.switch_cpus14.data     0.049915                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.005442                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::.switch_cpus14.data     0.049915                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.005442                       # mshr miss rate for overall accesses
system.cpu14.dcache.demand_avg_mshr_miss_latency::.switch_cpus14.data 109080.919299                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 109080.919299                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::.switch_cpus14.data 109080.919299                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 109080.919299                       # average overall mshr miss latency
system.cpu14.dcache.replacements              7152997                       # number of replacements
system.cpu14.dcache.ReadReq_hits::.cpu14.data     76634799                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::.switch_cpus14.data      9008717                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total      85643516                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_misses::.cpu14.data      5899713                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::.switch_cpus14.data      1482692                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total      7382405                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_miss_latency::.switch_cpus14.data 169587855636                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 169587855636                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_accesses::.cpu14.data     82534512                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::.switch_cpus14.data     10491409                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total     93025921                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_miss_rate::.cpu14.data     0.071482                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::.switch_cpus14.data     0.141324                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.079359                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::.switch_cpus14.data 114378.344009                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 22971.898133                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_mshr_hits::.switch_cpus14.data       670743                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       670743                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::.switch_cpus14.data       811949                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       811949                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::.switch_cpus14.data  91161056574                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total  91161056574                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::.switch_cpus14.data     0.077392                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.008728                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.data 112274.362767                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 112274.362767                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_hits::.cpu14.data     66427266                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::.switch_cpus14.data      7503635                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total     73930901                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_misses::.cpu14.data       600018                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::.switch_cpus14.data       307146                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total       907164                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_miss_latency::.switch_cpus14.data  25744143308                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total  25744143308                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_accesses::.cpu14.data     67027284                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::.switch_cpus14.data      7810781                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total     74838065                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_miss_rate::.cpu14.data     0.008952                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::.switch_cpus14.data     0.039323                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.012122                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_miss_latency::.switch_cpus14.data 83817.283338                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 28378.709151                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_mshr_hits::.switch_cpus14.data       205542                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total       205542                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_misses::.switch_cpus14.data       101604                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total       101604                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_miss_latency::.switch_cpus14.data   8490144494                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total   8490144494                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::.switch_cpus14.data     0.013008                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.001358                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus14.data 83561.124503                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 83561.124503                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::.cpu14.data      3175858                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::.switch_cpus14.data       186462                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total      3362320                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_misses::.cpu14.data        12767                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::.switch_cpus14.data        22871                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        35638                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_miss_latency::.switch_cpus14.data   1216050382                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total   1216050382                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_accesses::.cpu14.data      3188625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::.switch_cpus14.data       209333                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total      3397958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_miss_rate::.cpu14.data     0.004004                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::.switch_cpus14.data     0.109257                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.010488                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus14.data 53169.969918                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 34122.295920                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_mshr_hits::.switch_cpus14.data        15188                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total        15188                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_misses::.switch_cpus14.data         7683                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total         7683                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus14.data    249547294                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total    249547294                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus14.data     0.036702                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.002261                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus14.data 32480.449564                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32480.449564                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::.cpu14.data      3126902                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::.switch_cpus14.data       176011                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total      3302913                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_misses::.cpu14.data        55242                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::.switch_cpus14.data        12708                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        67950                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_miss_latency::.switch_cpus14.data    214698632                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    214698632                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_accesses::.cpu14.data      3182144                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::.switch_cpus14.data       188719                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total      3370863                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_miss_rate::.cpu14.data     0.017360                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::.switch_cpus14.data     0.067338                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.020158                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_miss_latency::.switch_cpus14.data 16894.761725                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  3159.656100                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_mshr_misses::.switch_cpus14.data         9776                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total         9776                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus14.data    170545645                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    170545645                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus14.data     0.051802                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.002900                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus14.data 17445.340119                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 17445.340119                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_miss_latency::.switch_cpus14.data     12750254                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total     12750254                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus14.data     11324070                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total     11324070                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.tags.tagsinuse          45.958583                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         173745706                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs         7378180                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           23.548586                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    206952691062                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::.cpu14.data    39.586491                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::.switch_cpus14.data     6.372092                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::.cpu14.data     0.618539                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::.switch_cpus14.data     0.099564                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.718103                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       182010987                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      182010987                       # Number of data accesses
system.cpu15.numPwrStateTransitions               162                       # Number of power state transitions
system.cpu15.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   148576.800000                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  202801.283824                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10           80    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value         5589                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       882207                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total            80                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  957942658492                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED     11886144                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::OFF 111776303462                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.demand_hits::.cpu15.inst    350911814                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::.switch_cpus15.inst      6863202                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      357775016                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::.cpu15.inst    350911814                       # number of overall hits
system.cpu15.icache.overall_hits::.switch_cpus15.inst      6863202                       # number of overall hits
system.cpu15.icache.overall_hits::total     357775016                       # number of overall hits
system.cpu15.icache.demand_misses::.cpu15.inst          188                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::.switch_cpus15.inst           63                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          251                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::.cpu15.inst          188                       # number of overall misses
system.cpu15.icache.overall_misses::.switch_cpus15.inst           63                       # number of overall misses
system.cpu15.icache.overall_misses::total          251                       # number of overall misses
system.cpu15.icache.demand_miss_latency::.switch_cpus15.inst      9424722                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      9424722                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::.switch_cpus15.inst      9424722                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      9424722                       # number of overall miss cycles
system.cpu15.icache.demand_accesses::.cpu15.inst    350912002                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::.switch_cpus15.inst      6863265                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    357775267                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::.cpu15.inst    350912002                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::.switch_cpus15.inst      6863265                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    357775267                       # number of overall (read+write) accesses
system.cpu15.icache.demand_miss_rate::.cpu15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::.switch_cpus15.inst     0.000009                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::.cpu15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::.switch_cpus15.inst     0.000009                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu15.icache.demand_avg_miss_latency::.switch_cpus15.inst 149598.761905                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 37548.693227                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::.switch_cpus15.inst 149598.761905                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 37548.693227                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.demand_mshr_hits::.switch_cpus15.inst           11                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::.switch_cpus15.inst           11                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu15.icache.demand_mshr_misses::.switch_cpus15.inst           52                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::.switch_cpus15.inst           52                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu15.icache.demand_mshr_miss_latency::.switch_cpus15.inst      7987486                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      7987486                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::.switch_cpus15.inst      7987486                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      7987486                       # number of overall MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::.switch_cpus15.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::.switch_cpus15.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu15.icache.demand_avg_mshr_miss_latency::.switch_cpus15.inst 153605.500000                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 153605.500000                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::.switch_cpus15.inst 153605.500000                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 153605.500000                       # average overall mshr miss latency
system.cpu15.icache.replacements                    0                       # number of replacements
system.cpu15.icache.ReadReq_hits::.cpu15.inst    350911814                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::.switch_cpus15.inst      6863202                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     357775016                       # number of ReadReq hits
system.cpu15.icache.ReadReq_misses::.cpu15.inst          188                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::.switch_cpus15.inst           63                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          251                       # number of ReadReq misses
system.cpu15.icache.ReadReq_miss_latency::.switch_cpus15.inst      9424722                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      9424722                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_accesses::.cpu15.inst    350912002                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::.switch_cpus15.inst      6863265                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    357775267                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_miss_rate::.cpu15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::.switch_cpus15.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_miss_latency::.switch_cpus15.inst 149598.761905                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 37548.693227                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_mshr_hits::.switch_cpus15.inst           11                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::.switch_cpus15.inst           52                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::.switch_cpus15.inst      7987486                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      7987486                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::.switch_cpus15.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.inst 153605.500000                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 153605.500000                       # average ReadReq mshr miss latency
system.cpu15.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.tags.tagsinuse         145.651008                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         357775256                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             240                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        1490730.233333                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    206954639588                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::.cpu15.inst   140.498540                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::.switch_cpus15.inst     5.152469                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::.cpu15.inst     0.225158                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::.switch_cpus15.inst     0.008257                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.233415                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.384615                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses     13953235653                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses    13953235653                       # Number of data accesses
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.demand_hits::.cpu15.data    143378790                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::.switch_cpus15.data     16458585                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      159837375                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::.cpu15.data    143378790                       # number of overall hits
system.cpu15.dcache.overall_hits::.switch_cpus15.data     16458585                       # number of overall hits
system.cpu15.dcache.overall_hits::total     159837375                       # number of overall hits
system.cpu15.dcache.demand_misses::.cpu15.data      6548520                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::.switch_cpus15.data      1786962                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total      8335482                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::.cpu15.data      6548520                       # number of overall misses
system.cpu15.dcache.overall_misses::.switch_cpus15.data      1786962                       # number of overall misses
system.cpu15.dcache.overall_misses::total      8335482                       # number of overall misses
system.cpu15.dcache.demand_miss_latency::.switch_cpus15.data 195867555745                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 195867555745                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::.switch_cpus15.data 195867555745                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 195867555745                       # number of overall miss cycles
system.cpu15.dcache.demand_accesses::.cpu15.data    149927310                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::.switch_cpus15.data     18245547                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    168172857                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::.cpu15.data    149927310                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::.switch_cpus15.data     18245547                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    168172857                       # number of overall (read+write) accesses
system.cpu15.dcache.demand_miss_rate::.cpu15.data     0.043678                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::.switch_cpus15.data     0.097940                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.049565                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::.cpu15.data     0.043678                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::.switch_cpus15.data     0.097940                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.049565                       # miss rate for overall accesses
system.cpu15.dcache.demand_avg_miss_latency::.switch_cpus15.data 109609.245046                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 23498.047953                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::.switch_cpus15.data 109609.245046                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 23498.047953                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs       269141                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets         2839                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs           14573                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets           100                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    18.468469                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    28.390000                       # average number of cycles each access was blocked
system.cpu15.dcache.writebacks::.writebacks      1391219                       # number of writebacks
system.cpu15.dcache.writebacks::total         1391219                       # number of writebacks
system.cpu15.dcache.demand_mshr_hits::.switch_cpus15.data       875767                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       875767                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::.switch_cpus15.data       875767                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       875767                       # number of overall MSHR hits
system.cpu15.dcache.demand_mshr_misses::.switch_cpus15.data       911195                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       911195                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::.switch_cpus15.data       911195                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       911195                       # number of overall MSHR misses
system.cpu15.dcache.demand_mshr_miss_latency::.switch_cpus15.data  99479661394                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total  99479661394                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::.switch_cpus15.data  99479661394                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total  99479661394                       # number of overall MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::.switch_cpus15.data     0.049941                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.005418                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::.switch_cpus15.data     0.049941                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.005418                       # mshr miss rate for overall accesses
system.cpu15.dcache.demand_avg_mshr_miss_latency::.switch_cpus15.data 109174.942130                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 109174.942130                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::.switch_cpus15.data 109174.942130                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 109174.942130                       # average overall mshr miss latency
system.cpu15.dcache.replacements              7194272                       # number of replacements
system.cpu15.dcache.ReadReq_hits::.cpu15.data     76871761                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::.switch_cpus15.data      8963113                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total      85834874                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_misses::.cpu15.data      5925150                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::.switch_cpus15.data      1481148                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total      7406298                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_miss_latency::.switch_cpus15.data 169029369068                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 169029369068                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_accesses::.cpu15.data     82796911                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::.switch_cpus15.data     10444261                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total     93241172                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_miss_rate::.cpu15.data     0.071562                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::.switch_cpus15.data     0.141815                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.079432                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::.switch_cpus15.data 114120.512648                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 22822.382932                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_mshr_hits::.switch_cpus15.data       670693                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       670693                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::.switch_cpus15.data       810455                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       810455                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::.switch_cpus15.data  90651695240                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total  90651695240                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::.switch_cpus15.data     0.077598                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.008692                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.data 111852.842218                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 111852.842218                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_hits::.cpu15.data     66507029                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::.switch_cpus15.data      7495472                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     74002501                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_misses::.cpu15.data       623370                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::.switch_cpus15.data       305814                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total       929184                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_miss_latency::.switch_cpus15.data  26838186677                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total  26838186677                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_accesses::.cpu15.data     67130399                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::.switch_cpus15.data      7801286                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     74931685                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_miss_rate::.cpu15.data     0.009286                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::.switch_cpus15.data     0.039200                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.012400                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_miss_latency::.switch_cpus15.data 87759.836623                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 28883.608281                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_mshr_hits::.switch_cpus15.data       205074                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total       205074                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_misses::.switch_cpus15.data       100740                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total       100740                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_miss_latency::.switch_cpus15.data   8827966154                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total   8827966154                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::.switch_cpus15.data     0.012913                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.001344                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus15.data 87631.190729                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 87631.190729                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::.cpu15.data      3146101                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::.switch_cpus15.data       195880                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total      3341981                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_misses::.cpu15.data        13662                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::.switch_cpus15.data        24381                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        38043                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_miss_latency::.switch_cpus15.data   1200118456                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total   1200118456                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_accesses::.cpu15.data      3159763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::.switch_cpus15.data       220261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total      3380024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_miss_rate::.cpu15.data     0.004324                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::.switch_cpus15.data     0.110691                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.011255                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus15.data 49223.512407                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 31546.367426                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_mshr_hits::.switch_cpus15.data        15937                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total        15937                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_misses::.switch_cpus15.data         8444                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total         8444                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus15.data    286416630                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total    286416630                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus15.data     0.038336                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.002498                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus15.data 33919.544055                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33919.544055                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::.cpu15.data      3095619                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::.switch_cpus15.data       184967                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total      3280586                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_misses::.cpu15.data        57252                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::.switch_cpus15.data        13635                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        70887                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_miss_latency::.switch_cpus15.data    226659474                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    226659474                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_accesses::.cpu15.data      3152871                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::.switch_cpus15.data       198602                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total      3351473                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_miss_rate::.cpu15.data     0.018159                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::.switch_cpus15.data     0.068655                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.021151                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_miss_latency::.switch_cpus15.data 16623.357096                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  3197.475898                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_mshr_misses::.switch_cpus15.data        10365                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total        10365                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus15.data    179898202                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    179898202                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus15.data     0.052190                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.003093                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus15.data 17356.314713                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 17356.314713                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_miss_latency::.switch_cpus15.data     14645200                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total     14645200                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus15.data     12990964                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total     12990964                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.tags.tagsinuse          45.297651                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         174017344                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs         7423853                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           23.440300                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    206954652090                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::.cpu15.data    38.942434                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::.switch_cpus15.data     6.355217                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::.cpu15.data     0.608476                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::.switch_cpus15.data     0.099300                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.707776                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       182328207                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      182328207                       # Number of data accesses
system.cpu16.numPwrStateTransitions               146                       # Number of power state transitions
system.cpu16.pwrStateClkGateDist::samples           72                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::mean   157273.152778                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::stdev  226202.907893                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1000-5e+10           72    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::min_value         3815                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::max_value       818155                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::total            72                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateResidencyTicks::ON  957943220969                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::CLK_GATED     11323667                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::OFF 111776303462                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.demand_hits::.cpu16.inst    350862990                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::.switch_cpus16.inst      6826473                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total      357689463                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::.cpu16.inst    350862990                       # number of overall hits
system.cpu16.icache.overall_hits::.switch_cpus16.inst      6826473                       # number of overall hits
system.cpu16.icache.overall_hits::total     357689463                       # number of overall hits
system.cpu16.icache.demand_misses::.cpu16.inst          190                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::.switch_cpus16.inst           58                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total          248                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::.cpu16.inst          190                       # number of overall misses
system.cpu16.icache.overall_misses::.switch_cpus16.inst           58                       # number of overall misses
system.cpu16.icache.overall_misses::total          248                       # number of overall misses
system.cpu16.icache.demand_miss_latency::.switch_cpus16.inst      8444208                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total      8444208                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::.switch_cpus16.inst      8444208                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total      8444208                       # number of overall miss cycles
system.cpu16.icache.demand_accesses::.cpu16.inst    350863180                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::.switch_cpus16.inst      6826531                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total    357689711                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::.cpu16.inst    350863180                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::.switch_cpus16.inst      6826531                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total    357689711                       # number of overall (read+write) accesses
system.cpu16.icache.demand_miss_rate::.cpu16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::.switch_cpus16.inst     0.000008                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::.cpu16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::.switch_cpus16.inst     0.000008                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu16.icache.demand_avg_miss_latency::.switch_cpus16.inst 145589.793103                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 34049.225806                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::.switch_cpus16.inst 145589.793103                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 34049.225806                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs           59                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.demand_mshr_hits::.switch_cpus16.inst            5                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::.switch_cpus16.inst            5                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu16.icache.demand_mshr_misses::.switch_cpus16.inst           53                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::.switch_cpus16.inst           53                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu16.icache.demand_mshr_miss_latency::.switch_cpus16.inst      7833546                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total      7833546                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::.switch_cpus16.inst      7833546                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total      7833546                       # number of overall MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_rate::.switch_cpus16.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::.switch_cpus16.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu16.icache.demand_avg_mshr_miss_latency::.switch_cpus16.inst 147802.754717                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 147802.754717                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::.switch_cpus16.inst 147802.754717                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 147802.754717                       # average overall mshr miss latency
system.cpu16.icache.replacements                    0                       # number of replacements
system.cpu16.icache.ReadReq_hits::.cpu16.inst    350862990                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::.switch_cpus16.inst      6826473                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total     357689463                       # number of ReadReq hits
system.cpu16.icache.ReadReq_misses::.cpu16.inst          190                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::.switch_cpus16.inst           58                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total          248                       # number of ReadReq misses
system.cpu16.icache.ReadReq_miss_latency::.switch_cpus16.inst      8444208                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total      8444208                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_accesses::.cpu16.inst    350863180                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::.switch_cpus16.inst      6826531                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total    357689711                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_miss_rate::.cpu16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::.switch_cpus16.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_miss_latency::.switch_cpus16.inst 145589.793103                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 34049.225806                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_mshr_hits::.switch_cpus16.inst            5                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::.switch_cpus16.inst           53                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::.switch_cpus16.inst      7833546                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total      7833546                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::.switch_cpus16.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.inst 147802.754717                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 147802.754717                       # average ReadReq mshr miss latency
system.cpu16.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.tags.tagsinuse         146.862585                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs         357689706                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs             243                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs        1471974.098765                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle    206956600616                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::.cpu16.inst   141.540871                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_blocks::.switch_cpus16.inst     5.321714                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::.cpu16.inst     0.226828                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::.switch_cpus16.inst     0.008528                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.235357                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          243                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.389423                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses     13949898972                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses    13949898972                       # Number of data accesses
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.demand_hits::.cpu16.data    143460389                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::.switch_cpus16.data     16443192                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total      159903581                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::.cpu16.data    143460389                       # number of overall hits
system.cpu16.dcache.overall_hits::.switch_cpus16.data     16443192                       # number of overall hits
system.cpu16.dcache.overall_hits::total     159903581                       # number of overall hits
system.cpu16.dcache.demand_misses::.cpu16.data      6541013                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::.switch_cpus16.data      1788696                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total      8329709                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::.cpu16.data      6541013                       # number of overall misses
system.cpu16.dcache.overall_misses::.switch_cpus16.data      1788696                       # number of overall misses
system.cpu16.dcache.overall_misses::total      8329709                       # number of overall misses
system.cpu16.dcache.demand_miss_latency::.switch_cpus16.data 196451833935                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total 196451833935                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::.switch_cpus16.data 196451833935                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total 196451833935                       # number of overall miss cycles
system.cpu16.dcache.demand_accesses::.cpu16.data    150001402                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::.switch_cpus16.data     18231888                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total    168233290                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::.cpu16.data    150001402                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::.switch_cpus16.data     18231888                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total    168233290                       # number of overall (read+write) accesses
system.cpu16.dcache.demand_miss_rate::.cpu16.data     0.043606                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::.switch_cpus16.data     0.098108                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.049513                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::.cpu16.data     0.043606                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::.switch_cpus16.data     0.098108                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.049513                       # miss rate for overall accesses
system.cpu16.dcache.demand_avg_miss_latency::.switch_cpus16.data 109829.637867                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 23584.477433                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::.switch_cpus16.data 109829.637867                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 23584.477433                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs       279524                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets         2327                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs           14594                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets            93                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    19.153351                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets    25.021505                       # average number of cycles each access was blocked
system.cpu16.dcache.writebacks::.writebacks      1379174                       # number of writebacks
system.cpu16.dcache.writebacks::total         1379174                       # number of writebacks
system.cpu16.dcache.demand_mshr_hits::.switch_cpus16.data       875221                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total       875221                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::.switch_cpus16.data       875221                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total       875221                       # number of overall MSHR hits
system.cpu16.dcache.demand_mshr_misses::.switch_cpus16.data       913475                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total       913475                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::.switch_cpus16.data       913475                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total       913475                       # number of overall MSHR misses
system.cpu16.dcache.demand_mshr_miss_latency::.switch_cpus16.data  99777092155                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total  99777092155                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::.switch_cpus16.data  99777092155                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total  99777092155                       # number of overall MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_rate::.switch_cpus16.data     0.050103                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.005430                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::.switch_cpus16.data     0.050103                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.005430                       # mshr miss rate for overall accesses
system.cpu16.dcache.demand_avg_mshr_miss_latency::.switch_cpus16.data 109228.049104                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 109228.049104                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::.switch_cpus16.data 109228.049104                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 109228.049104                       # average overall mshr miss latency
system.cpu16.dcache.replacements              7197703                       # number of replacements
system.cpu16.dcache.ReadReq_hits::.cpu16.data     76927234                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::.switch_cpus16.data      8971272                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total      85898506                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_misses::.cpu16.data      5921011                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::.switch_cpus16.data      1483452                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total      7404463                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_miss_latency::.switch_cpus16.data 170037089150                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total 170037089150                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_accesses::.cpu16.data     82848245                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::.switch_cpus16.data     10454724                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total     93302969                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_miss_rate::.cpu16.data     0.071468                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::.switch_cpus16.data     0.141893                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.079359                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::.switch_cpus16.data 114622.575688                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 22964.135164                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_mshr_hits::.switch_cpus16.data       670654                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total       670654                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::.switch_cpus16.data       812798                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total       812798                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::.switch_cpus16.data  91184311404                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total  91184311404                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::.switch_cpus16.data     0.077745                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.008711                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.data 112185.698543                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 112185.698543                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_hits::.cpu16.data     66533155                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::.switch_cpus16.data      7471920                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total     74005075                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_misses::.cpu16.data       620002                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::.switch_cpus16.data       305244                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total       925246                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_miss_latency::.switch_cpus16.data  26414744785                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total  26414744785                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_accesses::.cpu16.data     67153157                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::.switch_cpus16.data      7777164                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total     74930321                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_miss_rate::.cpu16.data     0.009233                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::.switch_cpus16.data     0.039249                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.012348                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_miss_latency::.switch_cpus16.data 86536.491413                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 28548.888388                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_mshr_hits::.switch_cpus16.data       204567                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total       204567                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_misses::.switch_cpus16.data       100677                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total       100677                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_miss_latency::.switch_cpus16.data   8592780751                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total   8592780751                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_rate::.switch_cpus16.data     0.012945                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.001344                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus16.data 85349.988091                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 85349.988091                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_hits::.cpu16.data      3135404                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::.switch_cpus16.data       187880                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total      3323284                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_misses::.cpu16.data        13153                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::.switch_cpus16.data        22365                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total        35518                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_miss_latency::.switch_cpus16.data   1115882676                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total   1115882676                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_accesses::.cpu16.data      3148557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::.switch_cpus16.data       210245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total      3358802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_miss_rate::.cpu16.data     0.004177                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::.switch_cpus16.data     0.106376                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.010575                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus16.data 49894.150503                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 31417.384875                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_mshr_hits::.switch_cpus16.data        14829                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total        14829                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_misses::.switch_cpus16.data         7536                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total         7536                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus16.data    243310918                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total    243310918                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus16.data     0.035844                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.002244                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus16.data 32286.480626                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32286.480626                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_hits::.cpu16.data      3086093                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::.switch_cpus16.data       177940                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total      3264033                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_misses::.cpu16.data        56019                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::.switch_cpus16.data        12187                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total        68206                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_miss_latency::.switch_cpus16.data    197338712                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total    197338712                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_accesses::.cpu16.data      3142112                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::.switch_cpus16.data       190127                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total      3332239                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_miss_rate::.cpu16.data     0.017828                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::.switch_cpus16.data     0.064099                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.020469                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_miss_latency::.switch_cpus16.data 16192.558628                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  2893.274961                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_mshr_misses::.switch_cpus16.data         8958                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total         8958                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus16.data    156781598                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    156781598                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus16.data     0.047116                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.002688                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus16.data 17501.852869                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total 17501.852869                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_miss_latency::.switch_cpus16.data     11321454                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total     11321454                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus16.data     10053650                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total     10053650                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.tags.tagsinuse          45.309517                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs         174037767                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs         7419436                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           23.457008                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle    206956613118                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::.cpu16.data    38.939483                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_blocks::.switch_cpus16.data     6.370033                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::.cpu16.data     0.608429                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::.switch_cpus16.data     0.099532                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.707961                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses       182343767                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses      182343767                       # Number of data accesses
system.cpu17.numPwrStateTransitions               166                       # Number of power state transitions
system.cpu17.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::mean   172478.390244                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::stdev  218148.419338                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::1000-5e+10           82    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::min_value         3825                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::max_value       838831                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::total            82                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateResidencyTicks::ON  957940401408                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::CLK_GATED     14143228                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::OFF 111776303462                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.demand_hits::.cpu17.inst    351023714                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::.switch_cpus17.inst      6857083                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total      357880797                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::.cpu17.inst    351023714                       # number of overall hits
system.cpu17.icache.overall_hits::.switch_cpus17.inst      6857083                       # number of overall hits
system.cpu17.icache.overall_hits::total     357880797                       # number of overall hits
system.cpu17.icache.demand_misses::.cpu17.inst          186                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::.switch_cpus17.inst           58                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total          244                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::.cpu17.inst          186                       # number of overall misses
system.cpu17.icache.overall_misses::.switch_cpus17.inst           58                       # number of overall misses
system.cpu17.icache.overall_misses::total          244                       # number of overall misses
system.cpu17.icache.demand_miss_latency::.switch_cpus17.inst     10160554                       # number of demand (read+write) miss cycles
system.cpu17.icache.demand_miss_latency::total     10160554                       # number of demand (read+write) miss cycles
system.cpu17.icache.overall_miss_latency::.switch_cpus17.inst     10160554                       # number of overall miss cycles
system.cpu17.icache.overall_miss_latency::total     10160554                       # number of overall miss cycles
system.cpu17.icache.demand_accesses::.cpu17.inst    351023900                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::.switch_cpus17.inst      6857141                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total    357881041                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::.cpu17.inst    351023900                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::.switch_cpus17.inst      6857141                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total    357881041                       # number of overall (read+write) accesses
system.cpu17.icache.demand_miss_rate::.cpu17.inst     0.000001                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::.switch_cpus17.inst     0.000008                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::.cpu17.inst     0.000001                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::.switch_cpus17.inst     0.000008                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu17.icache.demand_avg_miss_latency::.switch_cpus17.inst 175181.965517                       # average overall miss latency
system.cpu17.icache.demand_avg_miss_latency::total 41641.614754                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::.switch_cpus17.inst 175181.965517                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::total 41641.614754                       # average overall miss latency
system.cpu17.icache.blocked_cycles::no_mshrs          167                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs    83.500000                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.demand_mshr_hits::.switch_cpus17.inst            6                       # number of demand (read+write) MSHR hits
system.cpu17.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu17.icache.overall_mshr_hits::.switch_cpus17.inst            6                       # number of overall MSHR hits
system.cpu17.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu17.icache.demand_mshr_misses::.switch_cpus17.inst           52                       # number of demand (read+write) MSHR misses
system.cpu17.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu17.icache.overall_mshr_misses::.switch_cpus17.inst           52                       # number of overall MSHR misses
system.cpu17.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu17.icache.demand_mshr_miss_latency::.switch_cpus17.inst      8876248                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::total      8876248                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::.switch_cpus17.inst      8876248                       # number of overall MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::total      8876248                       # number of overall MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_rate::.switch_cpus17.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu17.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu17.icache.overall_mshr_miss_rate::.switch_cpus17.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu17.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu17.icache.demand_avg_mshr_miss_latency::.switch_cpus17.inst 170697.076923                       # average overall mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::total 170697.076923                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::.switch_cpus17.inst 170697.076923                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::total 170697.076923                       # average overall mshr miss latency
system.cpu17.icache.replacements                    0                       # number of replacements
system.cpu17.icache.ReadReq_hits::.cpu17.inst    351023714                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::.switch_cpus17.inst      6857083                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total     357880797                       # number of ReadReq hits
system.cpu17.icache.ReadReq_misses::.cpu17.inst          186                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::.switch_cpus17.inst           58                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total          244                       # number of ReadReq misses
system.cpu17.icache.ReadReq_miss_latency::.switch_cpus17.inst     10160554                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_miss_latency::total     10160554                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_accesses::.cpu17.inst    351023900                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::.switch_cpus17.inst      6857141                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total    357881041                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_miss_rate::.cpu17.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::.switch_cpus17.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_avg_miss_latency::.switch_cpus17.inst 175181.965517                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_avg_miss_latency::total 41641.614754                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_mshr_hits::.switch_cpus17.inst            6                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_misses::.switch_cpus17.inst           52                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_miss_latency::.switch_cpus17.inst      8876248                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_latency::total      8876248                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_rate::.switch_cpus17.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.inst 170697.076923                       # average ReadReq mshr miss latency
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::total 170697.076923                       # average ReadReq mshr miss latency
system.cpu17.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.tags.tagsinuse         145.154936                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs         357881035                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs             238                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs        1503701.827731                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle    206958561644                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::.cpu17.inst   139.862598                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_blocks::.switch_cpus17.inst     5.292338                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::.cpu17.inst     0.224139                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::.switch_cpus17.inst     0.008481                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.232620                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024     0.381410                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses     13957360837                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses    13957360837                       # Number of data accesses
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.demand_hits::.cpu17.data    143163210                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::.switch_cpus17.data     16459682                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total      159622892                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::.cpu17.data    143163210                       # number of overall hits
system.cpu17.dcache.overall_hits::.switch_cpus17.data     16459682                       # number of overall hits
system.cpu17.dcache.overall_hits::total     159622892                       # number of overall hits
system.cpu17.dcache.demand_misses::.cpu17.data      6515086                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::.switch_cpus17.data      1783278                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total      8298364                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::.cpu17.data      6515086                       # number of overall misses
system.cpu17.dcache.overall_misses::.switch_cpus17.data      1783278                       # number of overall misses
system.cpu17.dcache.overall_misses::total      8298364                       # number of overall misses
system.cpu17.dcache.demand_miss_latency::.switch_cpus17.data 194385649941                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total 194385649941                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::.switch_cpus17.data 194385649941                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total 194385649941                       # number of overall miss cycles
system.cpu17.dcache.demand_accesses::.cpu17.data    149678296                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::.switch_cpus17.data     18242960                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total    167921256                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::.cpu17.data    149678296                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::.switch_cpus17.data     18242960                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total    167921256                       # number of overall (read+write) accesses
system.cpu17.dcache.demand_miss_rate::.cpu17.data     0.043527                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::.switch_cpus17.data     0.097752                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.049418                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::.cpu17.data     0.043527                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::.switch_cpus17.data     0.097752                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.049418                       # miss rate for overall accesses
system.cpu17.dcache.demand_avg_miss_latency::.switch_cpus17.data 109004.681234                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total 23424.575006                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::.switch_cpus17.data 109004.681234                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total 23424.575006                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs       277269                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets         2315                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs           14602                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets            58                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs    18.988426                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets    39.913793                       # average number of cycles each access was blocked
system.cpu17.dcache.writebacks::.writebacks      1379127                       # number of writebacks
system.cpu17.dcache.writebacks::total         1379127                       # number of writebacks
system.cpu17.dcache.demand_mshr_hits::.switch_cpus17.data       871141                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.demand_mshr_hits::total       871141                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.overall_mshr_hits::.switch_cpus17.data       871141                       # number of overall MSHR hits
system.cpu17.dcache.overall_mshr_hits::total       871141                       # number of overall MSHR hits
system.cpu17.dcache.demand_mshr_misses::.switch_cpus17.data       912137                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total       912137                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::.switch_cpus17.data       912137                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total       912137                       # number of overall MSHR misses
system.cpu17.dcache.demand_mshr_miss_latency::.switch_cpus17.data  99241225165                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total  99241225165                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::.switch_cpus17.data  99241225165                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total  99241225165                       # number of overall MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_rate::.switch_cpus17.data     0.049999                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.005432                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::.switch_cpus17.data     0.049999                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.005432                       # mshr miss rate for overall accesses
system.cpu17.dcache.demand_avg_mshr_miss_latency::.switch_cpus17.data 108800.788878                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 108800.788878                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::.switch_cpus17.data 108800.788878                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 108800.788878                       # average overall mshr miss latency
system.cpu17.dcache.replacements              7154650                       # number of replacements
system.cpu17.dcache.ReadReq_hits::.cpu17.data     76697837                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::.switch_cpus17.data      8961127                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total      85658964                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_misses::.cpu17.data      5904006                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::.switch_cpus17.data      1483110                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total      7387116                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_miss_latency::.switch_cpus17.data 168845815890                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total 168845815890                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_accesses::.cpu17.data     82601843                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::.switch_cpus17.data     10444237                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total     93046080                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_miss_rate::.cpu17.data     0.071475                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::.switch_cpus17.data     0.142003                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.079392                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::.switch_cpus17.data 113845.780751                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total 22856.797685                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_mshr_hits::.switch_cpus17.data       670136                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_hits::total       670136                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_misses::.switch_cpus17.data       812974                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total       812974                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::.switch_cpus17.data  90770190546                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total  90770190546                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::.switch_cpus17.data     0.077839                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.008737                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.data 111652.021523                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 111652.021523                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_hits::.cpu17.data     66465373                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::.switch_cpus17.data      7498555                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total     73963928                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_misses::.cpu17.data       611080                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::.switch_cpus17.data       300168                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total       911248                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_miss_latency::.switch_cpus17.data  25539834051                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total  25539834051                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_accesses::.cpu17.data     67076453                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::.switch_cpus17.data      7798723                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total     74875176                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_miss_rate::.cpu17.data     0.009110                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::.switch_cpus17.data     0.038489                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.012170                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_miss_latency::.switch_cpus17.data 85085.132496                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total 28027.314245                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_mshr_hits::.switch_cpus17.data       201005                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::total       201005                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_misses::.switch_cpus17.data        99163                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total        99163                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_miss_latency::.switch_cpus17.data   8471034619                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total   8471034619                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_rate::.switch_cpus17.data     0.012715                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.001324                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus17.data 85425.356423                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 85425.356423                       # average WriteReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_hits::.cpu17.data      3177526                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::.switch_cpus17.data       195079                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total      3372605                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_misses::.cpu17.data        14346                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::.switch_cpus17.data        23525                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total        37871                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_miss_latency::.switch_cpus17.data   1161670832                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total   1161670832                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_accesses::.cpu17.data      3191872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::.switch_cpus17.data       218604                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total      3410476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_miss_rate::.cpu17.data     0.004495                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::.switch_cpus17.data     0.107615                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.011104                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus17.data 49380.269160                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total 30674.416625                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_mshr_hits::.switch_cpus17.data        15633                       # number of LoadLockedReq MSHR hits
system.cpu17.dcache.LoadLockedReq_mshr_hits::total        15633                       # number of LoadLockedReq MSHR hits
system.cpu17.dcache.LoadLockedReq_mshr_misses::.switch_cpus17.data         7892                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total         7892                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus17.data    261503132                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total    261503132                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus17.data     0.036102                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.002314                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus17.data 33135.216929                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33135.216929                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_hits::.cpu17.data      3125003                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::.switch_cpus17.data       184511                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::total      3309514                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_misses::.cpu17.data        59690                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::.switch_cpus17.data        12951                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::total        72641                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_miss_latency::.switch_cpus17.data    212505424                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::total    212505424                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_accesses::.cpu17.data      3184693                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::.switch_cpus17.data       197462                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total      3382155                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_miss_rate::.cpu17.data     0.018743                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::.switch_cpus17.data     0.065587                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::total     0.021478                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_avg_miss_latency::.switch_cpus17.data 16408.418192                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::total  2925.419859                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_mshr_misses::.switch_cpus17.data         9685                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::total         9685                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus17.data    168724715                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::total    168724715                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus17.data     0.049047                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::total     0.002864                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus17.data 17421.240578                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::total 17421.240578                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_miss_latency::.switch_cpus17.data     12485926                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::total     12485926                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus17.data          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus17.data     11079602                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::total     11079602                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus17.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.tags.tagsinuse          45.450187                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs         173831152                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs         7390241                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs           23.521716                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle    206958574146                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::.cpu17.data    39.096990                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_blocks::.switch_cpus17.data     6.353197                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::.cpu17.data     0.610890                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::.switch_cpus17.data     0.099269                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.710159                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses       182104128                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses      182104128                       # Number of data accesses
system.cpu10.numPwrStateTransitions               174                       # Number of power state transitions
system.cpu10.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   167139.151163                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  200085.906685                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10           86    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value         4441                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value       818251                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total            86                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  957940170669                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     14373967                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::OFF 111776303462                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.demand_hits::.cpu10.inst    350911501                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::.switch_cpus10.inst      6783224                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      357694725                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::.cpu10.inst    350911501                       # number of overall hits
system.cpu10.icache.overall_hits::.switch_cpus10.inst      6783224                       # number of overall hits
system.cpu10.icache.overall_hits::total     357694725                       # number of overall hits
system.cpu10.icache.demand_misses::.cpu10.inst          215                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::.switch_cpus10.inst           68                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          283                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::.cpu10.inst          215                       # number of overall misses
system.cpu10.icache.overall_misses::.switch_cpus10.inst           68                       # number of overall misses
system.cpu10.icache.overall_misses::total          283                       # number of overall misses
system.cpu10.icache.demand_miss_latency::.switch_cpus10.inst      9805140                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      9805140                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::.switch_cpus10.inst      9805140                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      9805140                       # number of overall miss cycles
system.cpu10.icache.demand_accesses::.cpu10.inst    350911716                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::.switch_cpus10.inst      6783292                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    357695008                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::.cpu10.inst    350911716                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::.switch_cpus10.inst      6783292                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    357695008                       # number of overall (read+write) accesses
system.cpu10.icache.demand_miss_rate::.cpu10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::.switch_cpus10.inst     0.000010                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::.cpu10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::.switch_cpus10.inst     0.000010                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu10.icache.demand_avg_miss_latency::.switch_cpus10.inst 144193.235294                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 34647.137809                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::.switch_cpus10.inst 144193.235294                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 34647.137809                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.demand_mshr_hits::.switch_cpus10.inst            7                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::.switch_cpus10.inst            7                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu10.icache.demand_mshr_misses::.switch_cpus10.inst           61                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::.switch_cpus10.inst           61                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu10.icache.demand_mshr_miss_latency::.switch_cpus10.inst      9010080                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      9010080                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::.switch_cpus10.inst      9010080                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      9010080                       # number of overall MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::.switch_cpus10.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::.switch_cpus10.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu10.icache.demand_avg_mshr_miss_latency::.switch_cpus10.inst 147706.229508                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 147706.229508                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::.switch_cpus10.inst 147706.229508                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 147706.229508                       # average overall mshr miss latency
system.cpu10.icache.replacements                    0                       # number of replacements
system.cpu10.icache.ReadReq_hits::.cpu10.inst    350911501                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::.switch_cpus10.inst      6783224                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     357694725                       # number of ReadReq hits
system.cpu10.icache.ReadReq_misses::.cpu10.inst          215                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::.switch_cpus10.inst           68                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          283                       # number of ReadReq misses
system.cpu10.icache.ReadReq_miss_latency::.switch_cpus10.inst      9805140                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      9805140                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_accesses::.cpu10.inst    350911716                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::.switch_cpus10.inst      6783292                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    357695008                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_miss_rate::.cpu10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::.switch_cpus10.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_miss_latency::.switch_cpus10.inst 144193.235294                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 34647.137809                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_mshr_hits::.switch_cpus10.inst            7                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::.switch_cpus10.inst           61                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::.switch_cpus10.inst      9010080                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      9010080                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::.switch_cpus10.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.inst 147706.229508                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 147706.229508                       # average ReadReq mshr miss latency
system.cpu10.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.tags.tagsinuse         168.597841                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         357695001                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             276                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        1295996.380435                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    206944675494                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::.cpu10.inst   162.389040                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::.switch_cpus10.inst     6.208802                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::.cpu10.inst     0.260239                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::.switch_cpus10.inst     0.009950                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.270189                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.442308                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses     13950105588                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses    13950105588                       # Number of data accesses
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.demand_hits::.cpu10.data    143301474                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::.switch_cpus10.data     16402784                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      159704258                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::.cpu10.data    143301474                       # number of overall hits
system.cpu10.dcache.overall_hits::.switch_cpus10.data     16402784                       # number of overall hits
system.cpu10.dcache.overall_hits::total     159704258                       # number of overall hits
system.cpu10.dcache.demand_misses::.cpu10.data      6530992                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::.switch_cpus10.data      1796507                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total      8327499                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::.cpu10.data      6530992                       # number of overall misses
system.cpu10.dcache.overall_misses::.switch_cpus10.data      1796507                       # number of overall misses
system.cpu10.dcache.overall_misses::total      8327499                       # number of overall misses
system.cpu10.dcache.demand_miss_latency::.switch_cpus10.data 197800814972                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 197800814972                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::.switch_cpus10.data 197800814972                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 197800814972                       # number of overall miss cycles
system.cpu10.dcache.demand_accesses::.cpu10.data    149832466                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::.switch_cpus10.data     18199291                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    168031757                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::.cpu10.data    149832466                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::.switch_cpus10.data     18199291                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    168031757                       # number of overall (read+write) accesses
system.cpu10.dcache.demand_miss_rate::.cpu10.data     0.043589                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::.switch_cpus10.data     0.098713                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.049559                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::.cpu10.data     0.043589                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::.switch_cpus10.data     0.098713                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.049559                       # miss rate for overall accesses
system.cpu10.dcache.demand_avg_miss_latency::.switch_cpus10.data 110103.002645                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 23752.727556                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::.switch_cpus10.data 110103.002645                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 23752.727556                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs       269724                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets         2687                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs           14202                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets            91                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    18.991973                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    29.527473                       # average number of cycles each access was blocked
system.cpu10.dcache.writebacks::.writebacks      1376006                       # number of writebacks
system.cpu10.dcache.writebacks::total         1376006                       # number of writebacks
system.cpu10.dcache.demand_mshr_hits::.switch_cpus10.data       884770                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       884770                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::.switch_cpus10.data       884770                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       884770                       # number of overall MSHR hits
system.cpu10.dcache.demand_mshr_misses::.switch_cpus10.data       911737                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       911737                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::.switch_cpus10.data       911737                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       911737                       # number of overall MSHR misses
system.cpu10.dcache.demand_mshr_miss_latency::.switch_cpus10.data 100226090934                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total 100226090934                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::.switch_cpus10.data 100226090934                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total 100226090934                       # number of overall MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::.switch_cpus10.data     0.050097                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.005426                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::.switch_cpus10.data     0.050097                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.005426                       # mshr miss rate for overall accesses
system.cpu10.dcache.demand_avg_mshr_miss_latency::.switch_cpus10.data 109928.730472                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 109928.730472                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::.switch_cpus10.data 109928.730472                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 109928.730472                       # average overall mshr miss latency
system.cpu10.dcache.replacements              7186748                       # number of replacements
system.cpu10.dcache.ReadReq_hits::.cpu10.data     76810352                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::.switch_cpus10.data      8960370                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total      85770722                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_misses::.cpu10.data      5917592                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::.switch_cpus10.data      1481078                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total      7398670                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_miss_latency::.switch_cpus10.data 169191893954                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 169191893954                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_accesses::.cpu10.data     82727944                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::.switch_cpus10.data     10441448                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total     93169392                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_miss_rate::.cpu10.data     0.071531                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::.switch_cpus10.data     0.141846                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.079411                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::.switch_cpus10.data 114235.640496                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 22867.879491                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_mshr_hits::.switch_cpus10.data       672211                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       672211                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::.switch_cpus10.data       808867                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       808867                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::.switch_cpus10.data  90753104506                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total  90753104506                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::.switch_cpus10.data     0.077467                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.008682                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.data 112197.808176                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 112197.808176                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_hits::.cpu10.data     66491122                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::.switch_cpus10.data      7442414                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total     73933536                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_misses::.cpu10.data       613400                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::.switch_cpus10.data       315429                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total       928829                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_miss_latency::.switch_cpus10.data  28608921018                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total  28608921018                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_accesses::.cpu10.data     67104522                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::.switch_cpus10.data      7757843                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total     74862365                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_miss_rate::.cpu10.data     0.009141                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::.switch_cpus10.data     0.040659                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.012407                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_miss_latency::.switch_cpus10.data 90698.448836                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 30801.063509                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_mshr_hits::.switch_cpus10.data       212559                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total       212559                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_misses::.switch_cpus10.data       102870                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total       102870                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_miss_latency::.switch_cpus10.data   9472986428                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total   9472986428                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::.switch_cpus10.data     0.013260                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.001374                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus10.data 92086.968290                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 92086.968290                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::.cpu10.data      3150004                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::.switch_cpus10.data       182499                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total      3332503                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_misses::.cpu10.data        12872                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::.switch_cpus10.data        22091                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total        34963                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_miss_latency::.switch_cpus10.data   1112291444                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total   1112291444                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_accesses::.cpu10.data      3162876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::.switch_cpus10.data       204590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total      3367466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_miss_rate::.cpu10.data     0.004070                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::.switch_cpus10.data     0.107977                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.010383                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus10.data 50350.434295                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 31813.386838                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_mshr_hits::.switch_cpus10.data        14611                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total        14611                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_misses::.switch_cpus10.data         7480                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total         7480                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus10.data    241833484                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total    241833484                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus10.data     0.036561                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.002221                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus10.data 32330.679679                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32330.679679                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::.cpu10.data      3100907                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::.switch_cpus10.data       172803                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total      3273710                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_misses::.cpu10.data        55575                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::.switch_cpus10.data        12221                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        67796                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_miss_latency::.switch_cpus10.data    201228620                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    201228620                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_accesses::.cpu10.data      3156482                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::.switch_cpus10.data       185024                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total      3341506                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_miss_rate::.cpu10.data     0.017607                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::.switch_cpus10.data     0.066051                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.020289                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_miss_latency::.switch_cpus10.data 16465.806399                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  2968.148858                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_mshr_misses::.switch_cpus10.data         9150                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total         9150                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus10.data    159844508                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    159844508                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus10.data     0.049453                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.002738                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus10.data 17469.345137                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 17469.345137                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_miss_latency::.switch_cpus10.data     11496482                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total     11496482                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus10.data     10207180                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total     10207180                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.tags.tagsinuse          46.240528                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         173845465                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs         7407745                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           23.468068                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    206944687996                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::.cpu10.data    39.850278                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::.switch_cpus10.data     6.390250                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::.cpu10.data     0.622661                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::.switch_cpus10.data     0.099848                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.722508                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       182148474                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      182148474                       # Number of data accesses
system.cpu11.numPwrStateTransitions               122                       # Number of power state transitions
system.cpu11.pwrStateClkGateDist::samples           60                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   225605.883333                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  234363.655131                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10           60    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value         4368                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value       702201                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total            60                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  957941008283                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     13536353                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::OFF 111776303462                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.demand_hits::.cpu11.inst    350875798                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::.switch_cpus11.inst      6861633                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      357737431                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::.cpu11.inst    350875798                       # number of overall hits
system.cpu11.icache.overall_hits::.switch_cpus11.inst      6861633                       # number of overall hits
system.cpu11.icache.overall_hits::total     357737431                       # number of overall hits
system.cpu11.icache.demand_misses::.cpu11.inst          188                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::.switch_cpus11.inst           67                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          255                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::.cpu11.inst          188                       # number of overall misses
system.cpu11.icache.overall_misses::.switch_cpus11.inst           67                       # number of overall misses
system.cpu11.icache.overall_misses::total          255                       # number of overall misses
system.cpu11.icache.demand_miss_latency::.switch_cpus11.inst     11430400                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     11430400                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::.switch_cpus11.inst     11430400                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     11430400                       # number of overall miss cycles
system.cpu11.icache.demand_accesses::.cpu11.inst    350875986                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::.switch_cpus11.inst      6861700                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    357737686                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::.cpu11.inst    350875986                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::.switch_cpus11.inst      6861700                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    357737686                       # number of overall (read+write) accesses
system.cpu11.icache.demand_miss_rate::.cpu11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::.switch_cpus11.inst     0.000010                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::.cpu11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::.switch_cpus11.inst     0.000010                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu11.icache.demand_avg_miss_latency::.switch_cpus11.inst 170602.985075                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 44825.098039                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::.switch_cpus11.inst 170602.985075                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 44825.098039                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           50                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           50                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.demand_mshr_hits::.switch_cpus11.inst            9                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::.switch_cpus11.inst            9                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu11.icache.demand_mshr_misses::.switch_cpus11.inst           58                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::.switch_cpus11.inst           58                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu11.icache.demand_mshr_miss_latency::.switch_cpus11.inst     10236810                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     10236810                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::.switch_cpus11.inst     10236810                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     10236810                       # number of overall MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::.switch_cpus11.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::.switch_cpus11.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu11.icache.demand_avg_mshr_miss_latency::.switch_cpus11.inst 176496.724138                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 176496.724138                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::.switch_cpus11.inst 176496.724138                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 176496.724138                       # average overall mshr miss latency
system.cpu11.icache.replacements                    0                       # number of replacements
system.cpu11.icache.ReadReq_hits::.cpu11.inst    350875798                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::.switch_cpus11.inst      6861633                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     357737431                       # number of ReadReq hits
system.cpu11.icache.ReadReq_misses::.cpu11.inst          188                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::.switch_cpus11.inst           67                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          255                       # number of ReadReq misses
system.cpu11.icache.ReadReq_miss_latency::.switch_cpus11.inst     11430400                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     11430400                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_accesses::.cpu11.inst    350875986                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::.switch_cpus11.inst      6861700                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    357737686                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_miss_rate::.cpu11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::.switch_cpus11.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_miss_latency::.switch_cpus11.inst 170602.985075                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 44825.098039                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_mshr_hits::.switch_cpus11.inst            9                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::.switch_cpus11.inst           58                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::.switch_cpus11.inst     10236810                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     10236810                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::.switch_cpus11.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.inst 176496.724138                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 176496.724138                       # average ReadReq mshr miss latency
system.cpu11.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.tags.tagsinuse         146.544093                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         357737677                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             246                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        1454218.199187                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    206946832982                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::.cpu11.inst   140.760339                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::.switch_cpus11.inst     5.783753                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::.cpu11.inst     0.225577                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::.switch_cpus11.inst     0.009269                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.234846                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          246                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.394231                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses     13951770000                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses    13951770000                       # Number of data accesses
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.demand_hits::.cpu11.data    143368595                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::.switch_cpus11.data     16441538                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      159810133                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::.cpu11.data    143368595                       # number of overall hits
system.cpu11.dcache.overall_hits::.switch_cpus11.data     16441538                       # number of overall hits
system.cpu11.dcache.overall_hits::total     159810133                       # number of overall hits
system.cpu11.dcache.demand_misses::.cpu11.data      6527173                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::.switch_cpus11.data      1797247                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total      8324420                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::.cpu11.data      6527173                       # number of overall misses
system.cpu11.dcache.overall_misses::.switch_cpus11.data      1797247                       # number of overall misses
system.cpu11.dcache.overall_misses::total      8324420                       # number of overall misses
system.cpu11.dcache.demand_miss_latency::.switch_cpus11.data 194663832963                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 194663832963                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::.switch_cpus11.data 194663832963                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 194663832963                       # number of overall miss cycles
system.cpu11.dcache.demand_accesses::.cpu11.data    149895768                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::.switch_cpus11.data     18238785                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    168134553                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::.cpu11.data    149895768                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::.switch_cpus11.data     18238785                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    168134553                       # number of overall (read+write) accesses
system.cpu11.dcache.demand_miss_rate::.cpu11.data     0.043545                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::.switch_cpus11.data     0.098540                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.049510                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::.cpu11.data     0.043545                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::.switch_cpus11.data     0.098540                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.049510                       # miss rate for overall accesses
system.cpu11.dcache.demand_avg_miss_latency::.switch_cpus11.data 108312.231409                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 23384.672201                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::.switch_cpus11.data 108312.231409                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 23384.672201                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs       260337                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets         2266                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs           14382                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets            82                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    18.101585                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    27.634146                       # average number of cycles each access was blocked
system.cpu11.dcache.writebacks::.writebacks      1375933                       # number of writebacks
system.cpu11.dcache.writebacks::total         1375933                       # number of writebacks
system.cpu11.dcache.demand_mshr_hits::.switch_cpus11.data       882422                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       882422                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::.switch_cpus11.data       882422                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       882422                       # number of overall MSHR hits
system.cpu11.dcache.demand_mshr_misses::.switch_cpus11.data       914825                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       914825                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::.switch_cpus11.data       914825                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       914825                       # number of overall MSHR misses
system.cpu11.dcache.demand_mshr_miss_latency::.switch_cpus11.data  99300421622                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total  99300421622                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::.switch_cpus11.data  99300421622                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total  99300421622                       # number of overall MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::.switch_cpus11.data     0.050158                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.005441                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::.switch_cpus11.data     0.050158                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.005441                       # mshr miss rate for overall accesses
system.cpu11.dcache.demand_avg_mshr_miss_latency::.switch_cpus11.data 108545.811081                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 108545.811081                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::.switch_cpus11.data 108545.811081                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 108545.811081                       # average overall mshr miss latency
system.cpu11.dcache.replacements              7185638                       # number of replacements
system.cpu11.dcache.ReadReq_hits::.cpu11.data     76863802                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::.switch_cpus11.data      8965291                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total      85829093                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_misses::.cpu11.data      5913639                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::.switch_cpus11.data      1484494                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total      7398133                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_miss_latency::.switch_cpus11.data 168384051194                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 168384051194                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_accesses::.cpu11.data     82777441                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::.switch_cpus11.data     10449785                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total     93227226                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_miss_rate::.cpu11.data     0.071440                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::.switch_cpus11.data     0.142060                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.079356                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::.switch_cpus11.data 113428.583203                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 22760.343886                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_mshr_hits::.switch_cpus11.data       672224                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       672224                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::.switch_cpus11.data       812270                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       812270                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::.switch_cpus11.data  90643668530                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total  90643668530                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::.switch_cpus11.data     0.077731                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.008713                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.data 111593.027602                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 111593.027602                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_hits::.cpu11.data     66504793                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::.switch_cpus11.data      7476247                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     73981040                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_misses::.cpu11.data       613534                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::.switch_cpus11.data       312753                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total       926287                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_miss_latency::.switch_cpus11.data  26279781769                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total  26279781769                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_accesses::.cpu11.data     67118327                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::.switch_cpus11.data      7789000                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     74907327                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_miss_rate::.cpu11.data     0.009141                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::.switch_cpus11.data     0.040153                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.012366                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_miss_latency::.switch_cpus11.data 84027.273180                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 28371.100716                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_mshr_hits::.switch_cpus11.data       210198                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total       210198                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_misses::.switch_cpus11.data       102555                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total       102555                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_miss_latency::.switch_cpus11.data   8656753092                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total   8656753092                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::.switch_cpus11.data     0.013167                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.001369                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus11.data 84410.834109                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 84410.834109                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::.cpu11.data      3141485                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::.switch_cpus11.data       195375                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total      3336860                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_misses::.cpu11.data        12630                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::.switch_cpus11.data        24210                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total        36840                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_miss_latency::.switch_cpus11.data   1202414882                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total   1202414882                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_accesses::.cpu11.data      3154115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::.switch_cpus11.data       219585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total      3373700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_miss_rate::.cpu11.data     0.004004                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::.switch_cpus11.data     0.110253                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.010920                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus11.data 49666.042214                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 32638.840445                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_mshr_hits::.switch_cpus11.data        15836                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total        15836                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_misses::.switch_cpus11.data         8374                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total         8374                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus11.data    272471852                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total    272471852                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus11.data     0.038136                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.002482                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus11.data 32537.837593                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32537.837593                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::.cpu11.data      3093489                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::.switch_cpus11.data       185068                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total      3278557                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_misses::.cpu11.data        54313                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::.switch_cpus11.data        13584                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        67897                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_miss_latency::.switch_cpus11.data    222062310                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    222062310                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_accesses::.cpu11.data      3147802                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::.switch_cpus11.data       198652                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total      3346454                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_miss_rate::.cpu11.data     0.017254                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::.switch_cpus11.data     0.068381                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.020289                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_miss_latency::.switch_cpus11.data 16347.343198                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  3270.576167                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_mshr_misses::.switch_cpus11.data        10123                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total        10123                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus11.data    176366765                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    176366765                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus11.data     0.050958                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.003025                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus11.data 17422.381211                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 17422.381211                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_miss_latency::.switch_cpus11.data     13646826                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total     13646826                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus11.data     12093956                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total     12093956                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.tags.tagsinuse          45.301664                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         173960921                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs         7407835                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           23.483369                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    206946845484                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::.cpu11.data    38.955233                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::.switch_cpus11.data     6.346431                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::.cpu11.data     0.608676                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::.switch_cpus11.data     0.099163                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.707838                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       182262542                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      182262542                       # Number of data accesses
system.cpu12.numPwrStateTransitions               134                       # Number of power state transitions
system.cpu12.pwrStateClkGateDist::samples           66                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   154319.030303                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  207375.485455                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10           66    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value         4230                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value       788479                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total            66                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  957944359580                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     10185056                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::OFF 111776303462                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.demand_hits::.cpu12.inst    350905258                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::.switch_cpus12.inst      6819371                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      357724629                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::.cpu12.inst    350905258                       # number of overall hits
system.cpu12.icache.overall_hits::.switch_cpus12.inst      6819371                       # number of overall hits
system.cpu12.icache.overall_hits::total     357724629                       # number of overall hits
system.cpu12.icache.demand_misses::.cpu12.inst          186                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::.switch_cpus12.inst           65                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          251                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::.cpu12.inst          186                       # number of overall misses
system.cpu12.icache.overall_misses::.switch_cpus12.inst           65                       # number of overall misses
system.cpu12.icache.overall_misses::total          251                       # number of overall misses
system.cpu12.icache.demand_miss_latency::.switch_cpus12.inst     10126620                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     10126620                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::.switch_cpus12.inst     10126620                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     10126620                       # number of overall miss cycles
system.cpu12.icache.demand_accesses::.cpu12.inst    350905444                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::.switch_cpus12.inst      6819436                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    357724880                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::.cpu12.inst    350905444                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::.switch_cpus12.inst      6819436                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    357724880                       # number of overall (read+write) accesses
system.cpu12.icache.demand_miss_rate::.cpu12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::.switch_cpus12.inst     0.000010                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::.cpu12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::.switch_cpus12.inst     0.000010                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu12.icache.demand_avg_miss_latency::.switch_cpus12.inst 155794.153846                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 40345.099602                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::.switch_cpus12.inst 155794.153846                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 40345.099602                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.demand_mshr_hits::.switch_cpus12.inst            9                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::.switch_cpus12.inst            9                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu12.icache.demand_mshr_misses::.switch_cpus12.inst           56                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::.switch_cpus12.inst           56                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu12.icache.demand_mshr_miss_latency::.switch_cpus12.inst      9095498                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      9095498                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::.switch_cpus12.inst      9095498                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      9095498                       # number of overall MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::.switch_cpus12.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::.switch_cpus12.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu12.icache.demand_avg_mshr_miss_latency::.switch_cpus12.inst 162419.607143                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 162419.607143                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::.switch_cpus12.inst 162419.607143                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 162419.607143                       # average overall mshr miss latency
system.cpu12.icache.replacements                    0                       # number of replacements
system.cpu12.icache.ReadReq_hits::.cpu12.inst    350905258                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::.switch_cpus12.inst      6819371                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     357724629                       # number of ReadReq hits
system.cpu12.icache.ReadReq_misses::.cpu12.inst          186                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::.switch_cpus12.inst           65                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          251                       # number of ReadReq misses
system.cpu12.icache.ReadReq_miss_latency::.switch_cpus12.inst     10126620                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     10126620                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_accesses::.cpu12.inst    350905444                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::.switch_cpus12.inst      6819436                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    357724880                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_miss_rate::.cpu12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::.switch_cpus12.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_miss_latency::.switch_cpus12.inst 155794.153846                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 40345.099602                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_mshr_hits::.switch_cpus12.inst            9                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::.switch_cpus12.inst           56                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::.switch_cpus12.inst      9095498                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      9095498                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::.switch_cpus12.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.inst 162419.607143                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 162419.607143                       # average ReadReq mshr miss latency
system.cpu12.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.tags.tagsinuse         145.435265                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         357724871                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             242                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        1478201.946281                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    206948756504                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::.cpu12.inst   139.923712                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::.switch_cpus12.inst     5.511553                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::.cpu12.inst     0.224237                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::.switch_cpus12.inst     0.008833                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.233069                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.387821                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses     13951270562                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses    13951270562                       # Number of data accesses
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.demand_hits::.cpu12.data    143383974                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::.switch_cpus12.data     16461323                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      159845297                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::.cpu12.data    143383974                       # number of overall hits
system.cpu12.dcache.overall_hits::.switch_cpus12.data     16461323                       # number of overall hits
system.cpu12.dcache.overall_hits::total     159845297                       # number of overall hits
system.cpu12.dcache.demand_misses::.cpu12.data      6539061                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::.switch_cpus12.data      1791956                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total      8331017                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::.cpu12.data      6539061                       # number of overall misses
system.cpu12.dcache.overall_misses::.switch_cpus12.data      1791956                       # number of overall misses
system.cpu12.dcache.overall_misses::total      8331017                       # number of overall misses
system.cpu12.dcache.demand_miss_latency::.switch_cpus12.data 195689149214                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 195689149214                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::.switch_cpus12.data 195689149214                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 195689149214                       # number of overall miss cycles
system.cpu12.dcache.demand_accesses::.cpu12.data    149923035                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::.switch_cpus12.data     18253279                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    168176314                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::.cpu12.data    149923035                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::.switch_cpus12.data     18253279                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    168176314                       # number of overall (read+write) accesses
system.cpu12.dcache.demand_miss_rate::.cpu12.data     0.043616                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::.switch_cpus12.data     0.098172                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.049537                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::.cpu12.data     0.043616                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::.switch_cpus12.data     0.098172                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.049537                       # miss rate for overall accesses
system.cpu12.dcache.demand_avg_miss_latency::.switch_cpus12.data 109204.215513                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 23489.226971                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::.switch_cpus12.data 109204.215513                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 23489.226971                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs       246434                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets         1263                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs           14058                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets            41                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    17.529805                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    30.804878                       # average number of cycles each access was blocked
system.cpu12.dcache.writebacks::.writebacks      1380531                       # number of writebacks
system.cpu12.dcache.writebacks::total         1380531                       # number of writebacks
system.cpu12.dcache.demand_mshr_hits::.switch_cpus12.data       878988                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       878988                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::.switch_cpus12.data       878988                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       878988                       # number of overall MSHR hits
system.cpu12.dcache.demand_mshr_misses::.switch_cpus12.data       912968                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       912968                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::.switch_cpus12.data       912968                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       912968                       # number of overall MSHR misses
system.cpu12.dcache.demand_mshr_miss_latency::.switch_cpus12.data  99866789041                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total  99866789041                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::.switch_cpus12.data  99866789041                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total  99866789041                       # number of overall MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::.switch_cpus12.data     0.050017                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.005429                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::.switch_cpus12.data     0.050017                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.005429                       # mshr miss rate for overall accesses
system.cpu12.dcache.demand_avg_mshr_miss_latency::.switch_cpus12.data 109386.954462                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 109386.954462                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::.switch_cpus12.data 109386.954462                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 109386.954462                       # average overall mshr miss latency
system.cpu12.dcache.replacements              7192385                       # number of replacements
system.cpu12.dcache.ReadReq_hits::.cpu12.data     76866446                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::.switch_cpus12.data      8988043                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total      85854489                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_misses::.cpu12.data      5920156                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::.switch_cpus12.data      1481928                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total      7402084                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_miss_latency::.switch_cpus12.data 169887900422                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 169887900422                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_accesses::.cpu12.data     82786602                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::.switch_cpus12.data     10469971                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total     93256573                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_miss_rate::.cpu12.data     0.071511                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::.switch_cpus12.data     0.141541                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.079373                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::.switch_cpus12.data 114639.780355                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 22951.360782                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_mshr_hits::.switch_cpus12.data       670932                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       670932                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::.switch_cpus12.data       810996                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       810996                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::.switch_cpus12.data  91352271378                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total  91352271378                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::.switch_cpus12.data     0.077459                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.008696                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.data 112642.073917                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 112642.073917                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_hits::.cpu12.data     66517528                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::.switch_cpus12.data      7473280                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total     73990808                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_misses::.cpu12.data       618905                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::.switch_cpus12.data       310028                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total       928933                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_miss_latency::.switch_cpus12.data  25801248792                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total  25801248792                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_accesses::.cpu12.data     67136433                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::.switch_cpus12.data      7783308                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total     74919741                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_miss_rate::.cpu12.data     0.009219                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::.switch_cpus12.data     0.039832                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.012399                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_miss_latency::.switch_cpus12.data 83222.317958                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 27775.145023                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_mshr_hits::.switch_cpus12.data       208056                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total       208056                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_misses::.switch_cpus12.data       101972                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total       101972                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_miss_latency::.switch_cpus12.data   8514517663                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total   8514517663                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::.switch_cpus12.data     0.013101                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.001361                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus12.data 83498.584543                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 83498.584543                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::.cpu12.data      3146375                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::.switch_cpus12.data       185840                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total      3332215                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_misses::.cpu12.data        13554                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::.switch_cpus12.data        22310                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total        35864                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_miss_latency::.switch_cpus12.data   1230356496                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total   1230356496                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_accesses::.cpu12.data      3159929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::.switch_cpus12.data       208150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total      3368079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_miss_rate::.cpu12.data     0.004289                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::.switch_cpus12.data     0.107182                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.010648                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus12.data 55148.206903                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 34306.170422                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_mshr_hits::.switch_cpus12.data        14784                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total        14784                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_misses::.switch_cpus12.data         7526                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total         7526                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus12.data    240698800                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total    240698800                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus12.data     0.036157                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.002235                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus12.data 31982.301355                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31982.301355                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::.cpu12.data      3096788                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::.switch_cpus12.data       175479                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total      3272267                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_misses::.cpu12.data        56484                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::.switch_cpus12.data        12238                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        68722                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_miss_latency::.switch_cpus12.data    204622020                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    204622020                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_accesses::.cpu12.data      3153272                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::.switch_cpus12.data       187717                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total      3340989                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_miss_rate::.cpu12.data     0.017913                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::.switch_cpus12.data     0.065194                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.020569                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_miss_latency::.switch_cpus12.data 16720.217356                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  2977.532959                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_mshr_misses::.switch_cpus12.data         9336                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total         9336                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus12.data    162443840                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    162443840                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus12.data     0.049734                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.002794                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus12.data 17399.725793                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 17399.725793                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_miss_latency::.switch_cpus12.data     12430560                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total     12430560                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus12.data     11049700                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total     11049700                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.tags.tagsinuse          45.580341                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         173995743                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs         7416612                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           23.460273                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    206948769006                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::.cpu12.data    39.194410                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::.switch_cpus12.data     6.385931                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::.cpu12.data     0.612413                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::.switch_cpus12.data     0.099780                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.712193                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       182301994                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      182301994                       # Number of data accesses
system.cpu13.numPwrStateTransitions               160                       # Number of power state transitions
system.cpu13.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   164589.594937                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  228648.443335                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10           79    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value         4274                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value       759346                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total            79                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  957941542058                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     13002578                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::OFF 111776303462                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.demand_hits::.cpu13.inst    350984292                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::.switch_cpus13.inst      6811116                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      357795408                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::.cpu13.inst    350984292                       # number of overall hits
system.cpu13.icache.overall_hits::.switch_cpus13.inst      6811116                       # number of overall hits
system.cpu13.icache.overall_hits::total     357795408                       # number of overall hits
system.cpu13.icache.demand_misses::.cpu13.inst          186                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::.switch_cpus13.inst           66                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          252                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::.cpu13.inst          186                       # number of overall misses
system.cpu13.icache.overall_misses::.switch_cpus13.inst           66                       # number of overall misses
system.cpu13.icache.overall_misses::total          252                       # number of overall misses
system.cpu13.icache.demand_miss_latency::.switch_cpus13.inst      9269340                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      9269340                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::.switch_cpus13.inst      9269340                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      9269340                       # number of overall miss cycles
system.cpu13.icache.demand_accesses::.cpu13.inst    350984478                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::.switch_cpus13.inst      6811182                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    357795660                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::.cpu13.inst    350984478                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::.switch_cpus13.inst      6811182                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    357795660                       # number of overall (read+write) accesses
system.cpu13.icache.demand_miss_rate::.cpu13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::.switch_cpus13.inst     0.000010                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::.cpu13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::.switch_cpus13.inst     0.000010                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu13.icache.demand_avg_miss_latency::.switch_cpus13.inst 140444.545455                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 36783.095238                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::.switch_cpus13.inst 140444.545455                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 36783.095238                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           63                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           63                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.demand_mshr_hits::.switch_cpus13.inst           11                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::.switch_cpus13.inst           11                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu13.icache.demand_mshr_misses::.switch_cpus13.inst           55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::.switch_cpus13.inst           55                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu13.icache.demand_mshr_miss_latency::.switch_cpus13.inst      8098552                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      8098552                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::.switch_cpus13.inst      8098552                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      8098552                       # number of overall MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::.switch_cpus13.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::.switch_cpus13.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu13.icache.demand_avg_mshr_miss_latency::.switch_cpus13.inst 147246.400000                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 147246.400000                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::.switch_cpus13.inst 147246.400000                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 147246.400000                       # average overall mshr miss latency
system.cpu13.icache.replacements                    0                       # number of replacements
system.cpu13.icache.ReadReq_hits::.cpu13.inst    350984292                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::.switch_cpus13.inst      6811116                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     357795408                       # number of ReadReq hits
system.cpu13.icache.ReadReq_misses::.cpu13.inst          186                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::.switch_cpus13.inst           66                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          252                       # number of ReadReq misses
system.cpu13.icache.ReadReq_miss_latency::.switch_cpus13.inst      9269340                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      9269340                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_accesses::.cpu13.inst    350984478                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::.switch_cpus13.inst      6811182                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    357795660                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_miss_rate::.cpu13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::.switch_cpus13.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_miss_latency::.switch_cpus13.inst 140444.545455                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 36783.095238                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_mshr_hits::.switch_cpus13.inst           11                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::.switch_cpus13.inst           55                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::.switch_cpus13.inst      8098552                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      8098552                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::.switch_cpus13.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.inst 147246.400000                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 147246.400000                       # average ReadReq mshr miss latency
system.cpu13.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.tags.tagsinuse         145.414932                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         357795649                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             241                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        1484629.248963                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    206950717532                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::.cpu13.inst   139.873363                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::.switch_cpus13.inst     5.541570                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::.cpu13.inst     0.224156                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::.switch_cpus13.inst     0.008881                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.233037                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          241                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.386218                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses     13954030981                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses    13954030981                       # Number of data accesses
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.demand_hits::.cpu13.data    143182992                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::.switch_cpus13.data     16502358                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      159685350                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::.cpu13.data    143182992                       # number of overall hits
system.cpu13.dcache.overall_hits::.switch_cpus13.data     16502358                       # number of overall hits
system.cpu13.dcache.overall_hits::total     159685350                       # number of overall hits
system.cpu13.dcache.demand_misses::.cpu13.data      6523250                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::.switch_cpus13.data      1786671                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total      8309921                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::.cpu13.data      6523250                       # number of overall misses
system.cpu13.dcache.overall_misses::.switch_cpus13.data      1786671                       # number of overall misses
system.cpu13.dcache.overall_misses::total      8309921                       # number of overall misses
system.cpu13.dcache.demand_miss_latency::.switch_cpus13.data 196275682743                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 196275682743                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::.switch_cpus13.data 196275682743                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 196275682743                       # number of overall miss cycles
system.cpu13.dcache.demand_accesses::.cpu13.data    149706242                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::.switch_cpus13.data     18289029                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    167995271                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::.cpu13.data    149706242                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::.switch_cpus13.data     18289029                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    167995271                       # number of overall (read+write) accesses
system.cpu13.dcache.demand_miss_rate::.cpu13.data     0.043574                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::.switch_cpus13.data     0.097691                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.049465                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::.cpu13.data     0.043574                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::.switch_cpus13.data     0.097691                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.049465                       # miss rate for overall accesses
system.cpu13.dcache.demand_avg_miss_latency::.switch_cpus13.data 109855.526139                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 23619.440274                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::.switch_cpus13.data 109855.526139                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 23619.440274                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs       254621                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets         1352                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs           14386                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets            53                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    17.699221                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    25.509434                       # average number of cycles each access was blocked
system.cpu13.dcache.writebacks::.writebacks      1380410                       # number of writebacks
system.cpu13.dcache.writebacks::total         1380410                       # number of writebacks
system.cpu13.dcache.demand_mshr_hits::.switch_cpus13.data       871231                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       871231                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::.switch_cpus13.data       871231                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       871231                       # number of overall MSHR hits
system.cpu13.dcache.demand_mshr_misses::.switch_cpus13.data       915440                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       915440                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::.switch_cpus13.data       915440                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       915440                       # number of overall MSHR misses
system.cpu13.dcache.demand_mshr_miss_latency::.switch_cpus13.data 100322665005                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total 100322665005                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::.switch_cpus13.data 100322665005                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total 100322665005                       # number of overall MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::.switch_cpus13.data     0.050054                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.005449                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::.switch_cpus13.data     0.050054                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.005449                       # mshr miss rate for overall accesses
system.cpu13.dcache.demand_avg_mshr_miss_latency::.switch_cpus13.data 109589.558032                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 109589.558032                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::.switch_cpus13.data 109589.558032                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 109589.558032                       # average overall mshr miss latency
system.cpu13.dcache.replacements              7177283                       # number of replacements
system.cpu13.dcache.ReadReq_hits::.cpu13.data     76725711                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::.switch_cpus13.data      9024244                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total      85749955                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_misses::.cpu13.data      5910384                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::.switch_cpus13.data      1483495                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total      7393879                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_miss_latency::.switch_cpus13.data 170550226710                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 170550226710                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_accesses::.cpu13.data     82636095                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::.switch_cpus13.data     10507739                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total     93143834                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_miss_rate::.cpu13.data     0.071523                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::.switch_cpus13.data     0.141181                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.079381                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::.switch_cpus13.data 114965.151018                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 23066.407593                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_mshr_hits::.switch_cpus13.data       669235                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       669235                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::.switch_cpus13.data       814260                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       814260                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::.switch_cpus13.data  91698857892                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total  91698857892                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::.switch_cpus13.data     0.077491                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.008742                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.data 112616.188800                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 112616.188800                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_hits::.cpu13.data     66457281                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::.switch_cpus13.data      7478114                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     73935395                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_misses::.cpu13.data       612866                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::.switch_cpus13.data       303176                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total       916042                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_miss_latency::.switch_cpus13.data  25725456033                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total  25725456033                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_accesses::.cpu13.data     67070147                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::.switch_cpus13.data      7781290                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     74851437                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_miss_rate::.cpu13.data     0.009138                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::.switch_cpus13.data     0.038962                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.012238                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_miss_latency::.switch_cpus13.data 84853.207487                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 28083.271327                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_mshr_hits::.switch_cpus13.data       201996                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total       201996                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_misses::.switch_cpus13.data       101180                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total       101180                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_miss_latency::.switch_cpus13.data   8623807113                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total   8623807113                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::.switch_cpus13.data     0.013003                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.001352                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus13.data 85232.329640                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 85232.329640                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::.cpu13.data      3167558                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::.switch_cpus13.data       180221                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total      3347779                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_misses::.cpu13.data        13675                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::.switch_cpus13.data        20944                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        34619                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_miss_latency::.switch_cpus13.data   1122383804                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total   1122383804                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_accesses::.cpu13.data      3181233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::.switch_cpus13.data       201165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total      3382398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_miss_rate::.cpu13.data     0.004299                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::.switch_cpus13.data     0.104114                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.010235                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus13.data 53589.753820                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 32421.034807                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_mshr_hits::.switch_cpus13.data        14191                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total        14191                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_misses::.switch_cpus13.data         6753                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total         6753                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus13.data    225779224                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total    225779224                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus13.data     0.033569                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.001997                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus13.data 33433.914408                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33433.914408                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::.cpu13.data      3116982                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::.switch_cpus13.data       170425                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total      3287407                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_misses::.cpu13.data        57287                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::.switch_cpus13.data        11443                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        68730                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_miss_latency::.switch_cpus13.data    188549806                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    188549806                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_accesses::.cpu13.data      3174269                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::.switch_cpus13.data       181868                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total      3356137                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_miss_rate::.cpu13.data     0.018047                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::.switch_cpus13.data     0.062919                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.020479                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_miss_latency::.switch_cpus13.data 16477.305427                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  2743.340695                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_mshr_misses::.switch_cpus13.data         8572                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total         8572                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus13.data    149766698                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    149766698                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus13.data     0.047133                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.002554                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus13.data 17471.616659                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 17471.616659                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_miss_latency::.switch_cpus13.data     11151784                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total     11151784                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus13.data      9890778                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total      9890778                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.tags.tagsinuse          45.728714                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         173851952                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs         7402619                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           23.485195                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    206950730034                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::.cpu13.data    39.336634                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::.switch_cpus13.data     6.392080                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::.cpu13.data     0.614635                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::.switch_cpus13.data     0.099876                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.714511                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       182136425                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      182136425                       # Number of data accesses
system.switch_cpus18.pwrStateResidencyTicks::OFF 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu18.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu18.pwrStateResidencyTicks::ON  957954544636                       # Cumulative time (in ticks) in various power states
system.cpu18.pwrStateResidencyTicks::OFF 111776303462                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.demand_hits::.cpu18.inst   1974660924                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::.switch_cpus18.inst     45458285                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::total     2020119209                       # number of demand (read+write) hits
system.cpu18.icache.overall_hits::.cpu18.inst   1974660924                       # number of overall hits
system.cpu18.icache.overall_hits::.switch_cpus18.inst     45458285                       # number of overall hits
system.cpu18.icache.overall_hits::total    2020119209                       # number of overall hits
system.cpu18.icache.demand_misses::.cpu18.inst          811                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::.switch_cpus18.inst           68                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::total          879                       # number of demand (read+write) misses
system.cpu18.icache.overall_misses::.cpu18.inst          811                       # number of overall misses
system.cpu18.icache.overall_misses::.switch_cpus18.inst           68                       # number of overall misses
system.cpu18.icache.overall_misses::total          879                       # number of overall misses
system.cpu18.icache.demand_miss_latency::.switch_cpus18.inst     17028612                       # number of demand (read+write) miss cycles
system.cpu18.icache.demand_miss_latency::total     17028612                       # number of demand (read+write) miss cycles
system.cpu18.icache.overall_miss_latency::.switch_cpus18.inst     17028612                       # number of overall miss cycles
system.cpu18.icache.overall_miss_latency::total     17028612                       # number of overall miss cycles
system.cpu18.icache.demand_accesses::.cpu18.inst   1974661735                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::.switch_cpus18.inst     45458353                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::total   2020120088                       # number of demand (read+write) accesses
system.cpu18.icache.overall_accesses::.cpu18.inst   1974661735                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::.switch_cpus18.inst     45458353                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::total   2020120088                       # number of overall (read+write) accesses
system.cpu18.icache.demand_miss_rate::.cpu18.inst     0.000000                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::.switch_cpus18.inst     0.000001                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu18.icache.overall_miss_rate::.cpu18.inst     0.000000                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::.switch_cpus18.inst     0.000001                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu18.icache.demand_avg_miss_latency::.switch_cpus18.inst 250420.764706                       # average overall miss latency
system.cpu18.icache.demand_avg_miss_latency::total 19372.709898                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::.switch_cpus18.inst 250420.764706                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::total 19372.709898                       # average overall miss latency
system.cpu18.icache.blocked_cycles::no_mshrs         3298                       # number of cycles access was blocked
system.cpu18.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.icache.avg_blocked_cycles::no_mshrs   412.250000                       # average number of cycles each access was blocked
system.cpu18.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.icache.writebacks::.writebacks          224                       # number of writebacks
system.cpu18.icache.writebacks::total             224                       # number of writebacks
system.cpu18.icache.demand_mshr_hits::.switch_cpus18.inst           31                       # number of demand (read+write) MSHR hits
system.cpu18.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu18.icache.overall_mshr_hits::.switch_cpus18.inst           31                       # number of overall MSHR hits
system.cpu18.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu18.icache.demand_mshr_misses::.switch_cpus18.inst           37                       # number of demand (read+write) MSHR misses
system.cpu18.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu18.icache.overall_mshr_misses::.switch_cpus18.inst           37                       # number of overall MSHR misses
system.cpu18.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu18.icache.demand_mshr_miss_latency::.switch_cpus18.inst     12000426                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_latency::total     12000426                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::.switch_cpus18.inst     12000426                       # number of overall MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::total     12000426                       # number of overall MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_rate::.switch_cpus18.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu18.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu18.icache.overall_mshr_miss_rate::.switch_cpus18.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu18.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu18.icache.demand_avg_mshr_miss_latency::.switch_cpus18.inst 324335.837838                       # average overall mshr miss latency
system.cpu18.icache.demand_avg_mshr_miss_latency::total 324335.837838                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::.switch_cpus18.inst 324335.837838                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::total 324335.837838                       # average overall mshr miss latency
system.cpu18.icache.replacements                  224                       # number of replacements
system.cpu18.icache.ReadReq_hits::.cpu18.inst   1974660924                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::.switch_cpus18.inst     45458285                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::total    2020119209                       # number of ReadReq hits
system.cpu18.icache.ReadReq_misses::.cpu18.inst          811                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::.switch_cpus18.inst           68                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::total          879                       # number of ReadReq misses
system.cpu18.icache.ReadReq_miss_latency::.switch_cpus18.inst     17028612                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_miss_latency::total     17028612                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_accesses::.cpu18.inst   1974661735                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::.switch_cpus18.inst     45458353                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::total   2020120088                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_miss_rate::.cpu18.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::.switch_cpus18.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_avg_miss_latency::.switch_cpus18.inst 250420.764706                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_avg_miss_latency::total 19372.709898                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_mshr_hits::.switch_cpus18.inst           31                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_misses::.switch_cpus18.inst           37                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_miss_latency::.switch_cpus18.inst     12000426                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_latency::total     12000426                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_rate::.switch_cpus18.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus18.inst 324335.837838                       # average ReadReq mshr miss latency
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::total 324335.837838                       # average ReadReq mshr miss latency
system.cpu18.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.tags.tagsinuse         623.469482                       # Cycle average of tags in use
system.cpu18.icache.tags.total_refs        2020120057                       # Total number of references to valid blocks.
system.cpu18.icache.tags.sampled_refs             848                       # Sample count of references to valid blocks.
system.cpu18.icache.tags.avg_refs        2382217.048349                       # Average number of references to valid blocks.
system.cpu18.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.icache.tags.occ_blocks::.cpu18.inst   619.736479                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_blocks::.switch_cpus18.inst     3.733002                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_percent::.cpu18.inst     0.993167                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::.switch_cpus18.inst     0.005982                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::total     0.999150                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu18.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.icache.tags.tag_accesses     78784684280                       # Number of tag accesses
system.cpu18.icache.tags.data_accesses    78784684280                       # Number of data accesses
system.cpu18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.demand_hits::.cpu18.data    805838665                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::.switch_cpus18.data    149664065                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::total      955502730                       # number of demand (read+write) hits
system.cpu18.dcache.overall_hits::.cpu18.data    805838665                       # number of overall hits
system.cpu18.dcache.overall_hits::.switch_cpus18.data    149664065                       # number of overall hits
system.cpu18.dcache.overall_hits::total     955502730                       # number of overall hits
system.cpu18.dcache.demand_misses::.cpu18.data      8958855                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::.switch_cpus18.data      2572411                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::total     11531266                       # number of demand (read+write) misses
system.cpu18.dcache.overall_misses::.cpu18.data      8958855                       # number of overall misses
system.cpu18.dcache.overall_misses::.switch_cpus18.data      2572411                       # number of overall misses
system.cpu18.dcache.overall_misses::total     11531266                       # number of overall misses
system.cpu18.dcache.demand_miss_latency::.switch_cpus18.data  24159607653                       # number of demand (read+write) miss cycles
system.cpu18.dcache.demand_miss_latency::total  24159607653                       # number of demand (read+write) miss cycles
system.cpu18.dcache.overall_miss_latency::.switch_cpus18.data  24159607653                       # number of overall miss cycles
system.cpu18.dcache.overall_miss_latency::total  24159607653                       # number of overall miss cycles
system.cpu18.dcache.demand_accesses::.cpu18.data    814797520                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::.switch_cpus18.data    152236476                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::total    967033996                       # number of demand (read+write) accesses
system.cpu18.dcache.overall_accesses::.cpu18.data    814797520                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::.switch_cpus18.data    152236476                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::total    967033996                       # number of overall (read+write) accesses
system.cpu18.dcache.demand_miss_rate::.cpu18.data     0.010995                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::.switch_cpus18.data     0.016897                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::total     0.011924                       # miss rate for demand accesses
system.cpu18.dcache.overall_miss_rate::.cpu18.data     0.010995                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::.switch_cpus18.data     0.016897                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::total     0.011924                       # miss rate for overall accesses
system.cpu18.dcache.demand_avg_miss_latency::.switch_cpus18.data  9391.814781                       # average overall miss latency
system.cpu18.dcache.demand_avg_miss_latency::total  2095.139220                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::.switch_cpus18.data  9391.814781                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::total  2095.139220                       # average overall miss latency
system.cpu18.dcache.blocked_cycles::no_mshrs           55                       # number of cycles access was blocked
system.cpu18.dcache.blocked_cycles::no_targets          147                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_mshrs    18.333333                       # average number of cycles each access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_targets          147                       # average number of cycles each access was blocked
system.cpu18.dcache.writebacks::.writebacks      8644119                       # number of writebacks
system.cpu18.dcache.writebacks::total         8644119                       # number of writebacks
system.cpu18.dcache.demand_mshr_hits::.switch_cpus18.data      1446735                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.demand_mshr_hits::total      1446735                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.overall_mshr_hits::.switch_cpus18.data      1446735                       # number of overall MSHR hits
system.cpu18.dcache.overall_mshr_hits::total      1446735                       # number of overall MSHR hits
system.cpu18.dcache.demand_mshr_misses::.switch_cpus18.data      1125676                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.demand_mshr_misses::total      1125676                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.overall_mshr_misses::.switch_cpus18.data      1125676                       # number of overall MSHR misses
system.cpu18.dcache.overall_mshr_misses::total      1125676                       # number of overall MSHR misses
system.cpu18.dcache.demand_mshr_miss_latency::.switch_cpus18.data  11368086366                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::total  11368086366                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::.switch_cpus18.data  11368086366                       # number of overall MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::total  11368086366                       # number of overall MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_rate::.switch_cpus18.data     0.007394                       # mshr miss rate for demand accesses
system.cpu18.dcache.demand_mshr_miss_rate::total     0.001164                       # mshr miss rate for demand accesses
system.cpu18.dcache.overall_mshr_miss_rate::.switch_cpus18.data     0.007394                       # mshr miss rate for overall accesses
system.cpu18.dcache.overall_mshr_miss_rate::total     0.001164                       # mshr miss rate for overall accesses
system.cpu18.dcache.demand_avg_mshr_miss_latency::.switch_cpus18.data 10098.897343                       # average overall mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::total 10098.897343                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::.switch_cpus18.data 10098.897343                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::total 10098.897343                       # average overall mshr miss latency
system.cpu18.dcache.replacements             10085738                       # number of replacements
system.cpu18.dcache.ReadReq_hits::.cpu18.data    420405916                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::.switch_cpus18.data     76380010                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::total     496785926                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_misses::.cpu18.data      4982301                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::.switch_cpus18.data      2572261                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::total      7554562                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_miss_latency::.switch_cpus18.data  24157861674                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_miss_latency::total  24157861674                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_accesses::.cpu18.data    425388217                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::.switch_cpus18.data     78952271                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::total    504340488                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_miss_rate::.cpu18.data     0.011712                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::.switch_cpus18.data     0.032580                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::total     0.014979                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_miss_latency::.switch_cpus18.data  9391.683688                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_avg_miss_latency::total  3197.784554                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_mshr_hits::.switch_cpus18.data      1446612                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_hits::total      1446612                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_misses::.switch_cpus18.data      1125649                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_misses::total      1125649                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_miss_latency::.switch_cpus18.data  11367805725                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_latency::total  11367805725                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_rate::.switch_cpus18.data     0.014257                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_mshr_miss_rate::total     0.002232                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus18.data 10098.890262                       # average ReadReq mshr miss latency
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::total 10098.890262                       # average ReadReq mshr miss latency
system.cpu18.dcache.WriteReq_hits::.cpu18.data    385432749                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::.switch_cpus18.data     73284055                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::total    458716804                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_misses::.cpu18.data      3976554                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::.switch_cpus18.data          150                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::total      3976704                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_miss_latency::.switch_cpus18.data      1745979                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::total      1745979                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_accesses::.cpu18.data    389409303                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::.switch_cpus18.data     73284205                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::total    462693508                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_miss_rate::.cpu18.data     0.010212                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::.switch_cpus18.data     0.000002                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::total     0.008595                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_miss_latency::.switch_cpus18.data 11639.860000                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::total     0.439052                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_mshr_hits::.switch_cpus18.data          123                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_hits::total          123                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_misses::.switch_cpus18.data           27                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::total           27                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_miss_latency::.switch_cpus18.data       280641                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::total       280641                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_rate::.switch_cpus18.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus18.data 10394.111111                       # average WriteReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::total 10394.111111                       # average WriteReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_hits::.cpu18.data     23798148                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::.switch_cpus18.data      5244092                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::total     29042240                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_misses::.cpu18.data         1445                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::.switch_cpus18.data           18                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::total         1463                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_miss_latency::.switch_cpus18.data       305661                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::total       305661                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_accesses::.cpu18.data     23799593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::.switch_cpus18.data      5244110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::total     29043703                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_miss_rate::.cpu18.data     0.000061                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::.switch_cpus18.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::total     0.000050                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus18.data 16981.166667                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::total   208.927546                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_mshr_misses::.switch_cpus18.data           18                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus18.data       290649                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::total       290649                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus18.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus18.data 16147.166667                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16147.166667                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.StoreCondReq_hits::.cpu18.data     23799593                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::.switch_cpus18.data      5244089                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::total     29043682                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_accesses::.cpu18.data     23799593                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::.switch_cpus18.data      5244089                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::total     29043682                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.tags.tagsinuse         255.998729                       # Cycle average of tags in use
system.cpu18.dcache.tags.total_refs        1023674646                       # Total number of references to valid blocks.
system.cpu18.dcache.tags.sampled_refs        10085994                       # Sample count of references to valid blocks.
system.cpu18.dcache.tags.avg_refs          101.494671                       # Average number of references to valid blocks.
system.cpu18.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu18.dcache.tags.occ_blocks::.cpu18.data   234.685115                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_blocks::.switch_cpus18.data    21.313614                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_percent::.cpu18.data     0.916739                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::.switch_cpus18.data     0.083256                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu18.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.dcache.tags.tag_accesses     32813970186                       # Number of tag accesses
system.cpu18.dcache.tags.data_accesses    32813970186                       # Number of data accesses
system.cpu19.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu19.pwrStateResidencyTicks::ON  957954544636                       # Cumulative time (in ticks) in various power states
system.cpu19.pwrStateResidencyTicks::OFF 111776303462                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.demand_hits::.cpu19.inst   2002099695                       # number of demand (read+write) hits
system.cpu19.icache.demand_hits::.switch_cpus19.inst     43248168                       # number of demand (read+write) hits
system.cpu19.icache.demand_hits::total     2045347863                       # number of demand (read+write) hits
system.cpu19.icache.overall_hits::.cpu19.inst   2002099695                       # number of overall hits
system.cpu19.icache.overall_hits::.switch_cpus19.inst     43248168                       # number of overall hits
system.cpu19.icache.overall_hits::total    2045347863                       # number of overall hits
system.cpu19.icache.demand_misses::.cpu19.inst          797                       # number of demand (read+write) misses
system.cpu19.icache.demand_misses::.switch_cpus19.inst           53                       # number of demand (read+write) misses
system.cpu19.icache.demand_misses::total          850                       # number of demand (read+write) misses
system.cpu19.icache.overall_misses::.cpu19.inst          797                       # number of overall misses
system.cpu19.icache.overall_misses::.switch_cpus19.inst           53                       # number of overall misses
system.cpu19.icache.overall_misses::total          850                       # number of overall misses
system.cpu19.icache.demand_miss_latency::.switch_cpus19.inst     13269357                       # number of demand (read+write) miss cycles
system.cpu19.icache.demand_miss_latency::total     13269357                       # number of demand (read+write) miss cycles
system.cpu19.icache.overall_miss_latency::.switch_cpus19.inst     13269357                       # number of overall miss cycles
system.cpu19.icache.overall_miss_latency::total     13269357                       # number of overall miss cycles
system.cpu19.icache.demand_accesses::.cpu19.inst   2002100492                       # number of demand (read+write) accesses
system.cpu19.icache.demand_accesses::.switch_cpus19.inst     43248221                       # number of demand (read+write) accesses
system.cpu19.icache.demand_accesses::total   2045348713                       # number of demand (read+write) accesses
system.cpu19.icache.overall_accesses::.cpu19.inst   2002100492                       # number of overall (read+write) accesses
system.cpu19.icache.overall_accesses::.switch_cpus19.inst     43248221                       # number of overall (read+write) accesses
system.cpu19.icache.overall_accesses::total   2045348713                       # number of overall (read+write) accesses
system.cpu19.icache.demand_miss_rate::.cpu19.inst     0.000000                       # miss rate for demand accesses
system.cpu19.icache.demand_miss_rate::.switch_cpus19.inst     0.000001                       # miss rate for demand accesses
system.cpu19.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu19.icache.overall_miss_rate::.cpu19.inst     0.000000                       # miss rate for overall accesses
system.cpu19.icache.overall_miss_rate::.switch_cpus19.inst     0.000001                       # miss rate for overall accesses
system.cpu19.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu19.icache.demand_avg_miss_latency::.switch_cpus19.inst 250365.226415                       # average overall miss latency
system.cpu19.icache.demand_avg_miss_latency::total 15611.008235                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::.switch_cpus19.inst 250365.226415                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::total 15611.008235                       # average overall miss latency
system.cpu19.icache.blocked_cycles::no_mshrs         3893                       # number of cycles access was blocked
system.cpu19.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_mshrs               9                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu19.icache.avg_blocked_cycles::no_mshrs   432.555556                       # average number of cycles each access was blocked
system.cpu19.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu19.icache.writebacks::.writebacks          205                       # number of writebacks
system.cpu19.icache.writebacks::total             205                       # number of writebacks
system.cpu19.icache.demand_mshr_hits::.switch_cpus19.inst           21                       # number of demand (read+write) MSHR hits
system.cpu19.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu19.icache.overall_mshr_hits::.switch_cpus19.inst           21                       # number of overall MSHR hits
system.cpu19.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu19.icache.demand_mshr_misses::.switch_cpus19.inst           32                       # number of demand (read+write) MSHR misses
system.cpu19.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu19.icache.overall_mshr_misses::.switch_cpus19.inst           32                       # number of overall MSHR misses
system.cpu19.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu19.icache.demand_mshr_miss_latency::.switch_cpus19.inst     10366620                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_latency::total     10366620                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::.switch_cpus19.inst     10366620                       # number of overall MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::total     10366620                       # number of overall MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_rate::.switch_cpus19.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu19.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu19.icache.overall_mshr_miss_rate::.switch_cpus19.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu19.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu19.icache.demand_avg_mshr_miss_latency::.switch_cpus19.inst 323956.875000                       # average overall mshr miss latency
system.cpu19.icache.demand_avg_mshr_miss_latency::total 323956.875000                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::.switch_cpus19.inst 323956.875000                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::total 323956.875000                       # average overall mshr miss latency
system.cpu19.icache.replacements                  205                       # number of replacements
system.cpu19.icache.ReadReq_hits::.cpu19.inst   2002099695                       # number of ReadReq hits
system.cpu19.icache.ReadReq_hits::.switch_cpus19.inst     43248168                       # number of ReadReq hits
system.cpu19.icache.ReadReq_hits::total    2045347863                       # number of ReadReq hits
system.cpu19.icache.ReadReq_misses::.cpu19.inst          797                       # number of ReadReq misses
system.cpu19.icache.ReadReq_misses::.switch_cpus19.inst           53                       # number of ReadReq misses
system.cpu19.icache.ReadReq_misses::total          850                       # number of ReadReq misses
system.cpu19.icache.ReadReq_miss_latency::.switch_cpus19.inst     13269357                       # number of ReadReq miss cycles
system.cpu19.icache.ReadReq_miss_latency::total     13269357                       # number of ReadReq miss cycles
system.cpu19.icache.ReadReq_accesses::.cpu19.inst   2002100492                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_accesses::.switch_cpus19.inst     43248221                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_accesses::total   2045348713                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_miss_rate::.cpu19.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_miss_rate::.switch_cpus19.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_avg_miss_latency::.switch_cpus19.inst 250365.226415                       # average ReadReq miss latency
system.cpu19.icache.ReadReq_avg_miss_latency::total 15611.008235                       # average ReadReq miss latency
system.cpu19.icache.ReadReq_mshr_hits::.switch_cpus19.inst           21                       # number of ReadReq MSHR hits
system.cpu19.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu19.icache.ReadReq_mshr_misses::.switch_cpus19.inst           32                       # number of ReadReq MSHR misses
system.cpu19.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu19.icache.ReadReq_mshr_miss_latency::.switch_cpus19.inst     10366620                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_latency::total     10366620                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_rate::.switch_cpus19.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus19.inst 323956.875000                       # average ReadReq mshr miss latency
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::total 323956.875000                       # average ReadReq mshr miss latency
system.cpu19.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.tags.tagsinuse         623.174863                       # Cycle average of tags in use
system.cpu19.icache.tags.total_refs        2045348692                       # Total number of references to valid blocks.
system.cpu19.icache.tags.sampled_refs             829                       # Sample count of references to valid blocks.
system.cpu19.icache.tags.avg_refs        2467248.120627                       # Average number of references to valid blocks.
system.cpu19.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu19.icache.tags.occ_blocks::.cpu19.inst   619.914370                       # Average occupied blocks per requestor
system.cpu19.icache.tags.occ_blocks::.switch_cpus19.inst     3.260492                       # Average occupied blocks per requestor
system.cpu19.icache.tags.occ_percent::.cpu19.inst     0.993453                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_percent::.switch_cpus19.inst     0.005225                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_percent::total     0.998678                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu19.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu19.icache.tags.tag_accesses     79768600636                       # Number of tag accesses
system.cpu19.icache.tags.data_accesses    79768600636                       # Number of data accesses
system.cpu19.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu19.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.demand_hits::.cpu19.data    756136922                       # number of demand (read+write) hits
system.cpu19.dcache.demand_hits::.switch_cpus19.data    149995089                       # number of demand (read+write) hits
system.cpu19.dcache.demand_hits::total      906132011                       # number of demand (read+write) hits
system.cpu19.dcache.overall_hits::.cpu19.data    756136922                       # number of overall hits
system.cpu19.dcache.overall_hits::.switch_cpus19.data    149995089                       # number of overall hits
system.cpu19.dcache.overall_hits::total     906132011                       # number of overall hits
system.cpu19.dcache.demand_misses::.cpu19.data      6829205                       # number of demand (read+write) misses
system.cpu19.dcache.demand_misses::.switch_cpus19.data      2902548                       # number of demand (read+write) misses
system.cpu19.dcache.demand_misses::total      9731753                       # number of demand (read+write) misses
system.cpu19.dcache.overall_misses::.cpu19.data      6829205                       # number of overall misses
system.cpu19.dcache.overall_misses::.switch_cpus19.data      2902548                       # number of overall misses
system.cpu19.dcache.overall_misses::total      9731753                       # number of overall misses
system.cpu19.dcache.demand_miss_latency::.switch_cpus19.data  34159163403                       # number of demand (read+write) miss cycles
system.cpu19.dcache.demand_miss_latency::total  34159163403                       # number of demand (read+write) miss cycles
system.cpu19.dcache.overall_miss_latency::.switch_cpus19.data  34159163403                       # number of overall miss cycles
system.cpu19.dcache.overall_miss_latency::total  34159163403                       # number of overall miss cycles
system.cpu19.dcache.demand_accesses::.cpu19.data    762966127                       # number of demand (read+write) accesses
system.cpu19.dcache.demand_accesses::.switch_cpus19.data    152897637                       # number of demand (read+write) accesses
system.cpu19.dcache.demand_accesses::total    915863764                       # number of demand (read+write) accesses
system.cpu19.dcache.overall_accesses::.cpu19.data    762966127                       # number of overall (read+write) accesses
system.cpu19.dcache.overall_accesses::.switch_cpus19.data    152897637                       # number of overall (read+write) accesses
system.cpu19.dcache.overall_accesses::total    915863764                       # number of overall (read+write) accesses
system.cpu19.dcache.demand_miss_rate::.cpu19.data     0.008951                       # miss rate for demand accesses
system.cpu19.dcache.demand_miss_rate::.switch_cpus19.data     0.018984                       # miss rate for demand accesses
system.cpu19.dcache.demand_miss_rate::total     0.010626                       # miss rate for demand accesses
system.cpu19.dcache.overall_miss_rate::.cpu19.data     0.008951                       # miss rate for overall accesses
system.cpu19.dcache.overall_miss_rate::.switch_cpus19.data     0.018984                       # miss rate for overall accesses
system.cpu19.dcache.overall_miss_rate::total     0.010626                       # miss rate for overall accesses
system.cpu19.dcache.demand_avg_miss_latency::.switch_cpus19.data 11768.681656                       # average overall miss latency
system.cpu19.dcache.demand_avg_miss_latency::total  3510.072995                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::.switch_cpus19.data 11768.681656                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::total  3510.072995                       # average overall miss latency
system.cpu19.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu19.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu19.dcache.writebacks::.writebacks      6794654                       # number of writebacks
system.cpu19.dcache.writebacks::total         6794654                       # number of writebacks
system.cpu19.dcache.demand_mshr_hits::.switch_cpus19.data      2211322                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.demand_mshr_hits::total      2211322                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.overall_mshr_hits::.switch_cpus19.data      2211322                       # number of overall MSHR hits
system.cpu19.dcache.overall_mshr_hits::total      2211322                       # number of overall MSHR hits
system.cpu19.dcache.demand_mshr_misses::.switch_cpus19.data       691226                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.demand_mshr_misses::total       691226                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.overall_mshr_misses::.switch_cpus19.data       691226                       # number of overall MSHR misses
system.cpu19.dcache.overall_mshr_misses::total       691226                       # number of overall MSHR misses
system.cpu19.dcache.demand_mshr_miss_latency::.switch_cpus19.data   6949224936                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_latency::total   6949224936                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::.switch_cpus19.data   6949224936                       # number of overall MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::total   6949224936                       # number of overall MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_rate::.switch_cpus19.data     0.004521                       # mshr miss rate for demand accesses
system.cpu19.dcache.demand_mshr_miss_rate::total     0.000755                       # mshr miss rate for demand accesses
system.cpu19.dcache.overall_mshr_miss_rate::.switch_cpus19.data     0.004521                       # mshr miss rate for overall accesses
system.cpu19.dcache.overall_mshr_miss_rate::total     0.000755                       # mshr miss rate for overall accesses
system.cpu19.dcache.demand_avg_mshr_miss_latency::.switch_cpus19.data 10053.477352                       # average overall mshr miss latency
system.cpu19.dcache.demand_avg_mshr_miss_latency::total 10053.477352                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::.switch_cpus19.data 10053.477352                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::total 10053.477352                       # average overall mshr miss latency
system.cpu19.dcache.replacements              7520244                       # number of replacements
system.cpu19.dcache.ReadReq_hits::.cpu19.data    393218999                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_hits::.switch_cpus19.data     81714181                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_hits::total     474933180                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_misses::.cpu19.data      2771601                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_misses::.switch_cpus19.data      2902449                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_misses::total      5674050                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_miss_latency::.switch_cpus19.data  34158004143                       # number of ReadReq miss cycles
system.cpu19.dcache.ReadReq_miss_latency::total  34158004143                       # number of ReadReq miss cycles
system.cpu19.dcache.ReadReq_accesses::.cpu19.data    395990600                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_accesses::.switch_cpus19.data     84616630                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_accesses::total    480607230                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_miss_rate::.cpu19.data     0.006999                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_miss_rate::.switch_cpus19.data     0.034301                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_miss_rate::total     0.011806                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_avg_miss_latency::.switch_cpus19.data 11768.683668                       # average ReadReq miss latency
system.cpu19.dcache.ReadReq_avg_miss_latency::total  6020.039327                       # average ReadReq miss latency
system.cpu19.dcache.ReadReq_mshr_hits::.switch_cpus19.data      2211267                       # number of ReadReq MSHR hits
system.cpu19.dcache.ReadReq_mshr_hits::total      2211267                       # number of ReadReq MSHR hits
system.cpu19.dcache.ReadReq_mshr_misses::.switch_cpus19.data       691182                       # number of ReadReq MSHR misses
system.cpu19.dcache.ReadReq_mshr_misses::total       691182                       # number of ReadReq MSHR misses
system.cpu19.dcache.ReadReq_mshr_miss_latency::.switch_cpus19.data   6948782082                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_latency::total   6948782082                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_rate::.switch_cpus19.data     0.008168                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_mshr_miss_rate::total     0.001438                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus19.data 10053.476627                       # average ReadReq mshr miss latency
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::total 10053.476627                       # average ReadReq mshr miss latency
system.cpu19.dcache.WriteReq_hits::.cpu19.data    362917923                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_hits::.switch_cpus19.data     68280908                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_hits::total    431198831                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_misses::.cpu19.data      4057604                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_misses::.switch_cpus19.data           99                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_misses::total      4057703                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_miss_latency::.switch_cpus19.data      1159260                       # number of WriteReq miss cycles
system.cpu19.dcache.WriteReq_miss_latency::total      1159260                       # number of WriteReq miss cycles
system.cpu19.dcache.WriteReq_accesses::.cpu19.data    366975527                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::.switch_cpus19.data     68281007                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::total    435256534                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_miss_rate::.cpu19.data     0.011057                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_miss_rate::.switch_cpus19.data     0.000001                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_miss_rate::total     0.009323                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_avg_miss_latency::.switch_cpus19.data 11709.696970                       # average WriteReq miss latency
system.cpu19.dcache.WriteReq_avg_miss_latency::total     0.285694                       # average WriteReq miss latency
system.cpu19.dcache.WriteReq_mshr_hits::.switch_cpus19.data           55                       # number of WriteReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_misses::.switch_cpus19.data           44                       # number of WriteReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_misses::total           44                       # number of WriteReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_miss_latency::.switch_cpus19.data       442854                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_latency::total       442854                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_rate::.switch_cpus19.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus19.data 10064.863636                       # average WriteReq mshr miss latency
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::total 10064.863636                       # average WriteReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_hits::.cpu19.data     28391705                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_hits::.switch_cpus19.data      6668030                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_hits::total     35059735                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_misses::.cpu19.data           58                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_misses::.switch_cpus19.data           20                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_misses::total           78                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_miss_latency::.switch_cpus19.data       248532                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.LoadLockedReq_miss_latency::total       248532                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.LoadLockedReq_accesses::.cpu19.data     28391763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::.switch_cpus19.data      6668050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::total     35059813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_miss_rate::.cpu19.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::.switch_cpus19.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus19.data 12426.600000                       # average LoadLockedReq miss latency
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::total  3186.307692                       # average LoadLockedReq miss latency
system.cpu19.dcache.LoadLockedReq_mshr_hits::.switch_cpus19.data            9                       # number of LoadLockedReq MSHR hits
system.cpu19.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu19.dcache.LoadLockedReq_mshr_misses::.switch_cpus19.data           11                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus19.data       119262                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::total       119262                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus19.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus19.data        10842                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10842                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.StoreCondReq_hits::.cpu19.data     28391763                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_hits::.switch_cpus19.data      6668003                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_hits::total     35059766                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_accesses::.cpu19.data     28391763                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::.switch_cpus19.data      6668003                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::total     35059766                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.tags.tagsinuse         255.998712                       # Cycle average of tags in use
system.cpu19.dcache.tags.total_refs         983772012                       # Total number of references to valid blocks.
system.cpu19.dcache.tags.sampled_refs         7520500                       # Sample count of references to valid blocks.
system.cpu19.dcache.tags.avg_refs          130.812049                       # Average number of references to valid blocks.
system.cpu19.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu19.dcache.tags.occ_blocks::.cpu19.data   234.789742                       # Average occupied blocks per requestor
system.cpu19.dcache.tags.occ_blocks::.switch_cpus19.data    21.208971                       # Average occupied blocks per requestor
system.cpu19.dcache.tags.occ_percent::.cpu19.data     0.917147                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_percent::.switch_cpus19.data     0.082848                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu19.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu19.dcache.tags.tag_accesses     31558987476                       # Number of tag accesses
system.cpu19.dcache.tags.data_accesses    31558987476                       # Number of data accesses
system.switch_cpus7.numPwrStateTransitions           20                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean 158115.600000                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::stdev 136238.962867                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value        13298                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value       415582                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::ON 106418279698                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED      1581156                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 963310987244                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus6.numPwrStateTransitions           26                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean 141255.307692                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::stdev 105748.132104                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value        12516                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value       358425                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::ON 103797489245                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED      1836319                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 965931522534                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.numPwrStateTransitions           26                       # Number of power state transitions
system.switch_cpus14.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::mean 225896.846154                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::stdev 183393.490200                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::min_value        28387                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::max_value       518011                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateResidencyTicks::ON 109325687737                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::CLK_GATED      2936659                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::OFF 960402223702                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numPwrStateTransitions           18                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean 194488.777778                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::stdev 152428.749095                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value        21790                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value       506114                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::ON  99132077019                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED      1750399                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 970597020680                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numPwrStateTransitions           30                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean 162273.533333                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::stdev 151199.290836                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value        12905                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value       544627                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total           15                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::ON 110440407825                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED      2434103                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 959288006170                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions           16                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 172185.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 183905.676327                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        27541                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value       605974                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON  98832185828                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED      1377484                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 970897284786                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions           16                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 296535.125000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 209296.628295                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value        40434                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value       649591                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON  92278928551                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED      2372281                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 977449547266                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         1548                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          774                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 237345.332041                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 92669.135228                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          774    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value        79858                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value       684329                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          774                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 111238501225                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    183705287                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 958308641586                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.numPwrStateTransitions           22                       # Number of power state transitions
system.switch_cpus15.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::mean 305205.727273                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::stdev 192273.277631                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::min_value        27379                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::max_value       554252                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::total           11                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateResidencyTicks::ON 102814157665                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::CLK_GATED      3357263                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::OFF 966913333170                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.numPwrStateTransitions           22                       # Number of power state transitions
system.switch_cpus16.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::mean 180219.363636                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::stdev 161255.542196                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::min_value        23258                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::max_value       524661                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::total           11                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateResidencyTicks::ON 102828706051                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::CLK_GATED      1982413                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::OFF 966900159634                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.numPwrStateTransitions           20                       # Number of power state transitions
system.switch_cpus8.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::mean 286060.300000                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::stdev 224437.752804                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::min_value        31158                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::max_value       609767                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateResidencyTicks::ON 109681835041                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::CLK_GATED      2860603                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::OFF 960046152454                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.numPwrStateTransitions           34                       # Number of power state transitions
system.switch_cpus9.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::mean 240178.470588                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::stdev 191601.907224                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::min_value        12798                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::max_value       634188                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::total           17                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateResidencyTicks::ON 110464938082                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::CLK_GATED      4083034                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::OFF 959261826982                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.numPwrStateTransitions           16                       # Number of power state transitions
system.switch_cpus17.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::mean 277716.750000                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::stdev 220609.404939                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::min_value        15873                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::max_value       699455                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateResidencyTicks::ON  99542012410                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::CLK_GATED      2221734                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::OFF 970186613954                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.numPwrStateTransitions           22                       # Number of power state transitions
system.switch_cpus10.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::mean 174786.818182                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::stdev 179185.008249                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::min_value        12808                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::max_value       532920                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::total           11                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateResidencyTicks::ON 111273586407                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::CLK_GATED      1922655                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::OFF 958455339036                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.pwrStateResidencyTicks::OFF 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions                166                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean    194369.585366                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   222123.391724                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10           82    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         4293                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value       826344                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON   957938606330                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED     15938306                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::OFF  111776303462                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu08.inst    351006012                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::.switch_cpus08.inst      6819528                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total       357825540                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu08.inst    351006012                       # number of overall hits
system.cpu8.icache.overall_hits::.switch_cpus08.inst      6819528                       # number of overall hits
system.cpu8.icache.overall_hits::total      357825540                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu08.inst          189                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::.switch_cpus08.inst           57                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total           246                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu08.inst          189                       # number of overall misses
system.cpu8.icache.overall_misses::.switch_cpus08.inst           57                       # number of overall misses
system.cpu8.icache.overall_misses::total          246                       # number of overall misses
system.cpu8.icache.demand_miss_latency::.switch_cpus08.inst      9265768                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total      9265768                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::.switch_cpus08.inst      9265768                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total      9265768                       # number of overall miss cycles
system.cpu8.icache.demand_accesses::.cpu08.inst    351006201                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::.switch_cpus08.inst      6819585                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total    357825786                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu08.inst    351006201                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::.switch_cpus08.inst      6819585                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total    357825786                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::.switch_cpus08.inst     0.000008                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::.switch_cpus08.inst     0.000008                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu8.icache.demand_avg_miss_latency::.switch_cpus08.inst 162557.333333                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 37665.723577                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::.switch_cpus08.inst 162557.333333                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 37665.723577                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs           29                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs    14.500000                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.demand_mshr_hits::.switch_cpus08.inst            3                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::.switch_cpus08.inst            3                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu8.icache.demand_mshr_misses::.switch_cpus08.inst           54                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::.switch_cpus08.inst           54                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu8.icache.demand_mshr_miss_latency::.switch_cpus08.inst      8463858                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total      8463858                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::.switch_cpus08.inst      8463858                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total      8463858                       # number of overall MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_rate::.switch_cpus08.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::.switch_cpus08.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu8.icache.demand_avg_mshr_miss_latency::.switch_cpus08.inst 156738.111111                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 156738.111111                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::.switch_cpus08.inst 156738.111111                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 156738.111111                       # average overall mshr miss latency
system.cpu8.icache.replacements                     0                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu08.inst    351006012                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::.switch_cpus08.inst      6819528                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total      357825540                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu08.inst          189                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::.switch_cpus08.inst           57                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total          246                       # number of ReadReq misses
system.cpu8.icache.ReadReq_miss_latency::.switch_cpus08.inst      9265768                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total      9265768                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_accesses::.cpu08.inst    351006201                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::.switch_cpus08.inst      6819585                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total    357825786                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::.switch_cpus08.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_miss_latency::.switch_cpus08.inst 162557.333333                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 37665.723577                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_mshr_hits::.switch_cpus08.inst            3                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::.switch_cpus08.inst           54                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::.switch_cpus08.inst      8463858                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total      8463858                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::.switch_cpus08.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.inst 156738.111111                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 156738.111111                       # average ReadReq mshr miss latency
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          146.439682                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs          357825783                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs              243                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs         1472534.086420                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     206940753438                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu08.inst   141.230064                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_blocks::.switch_cpus08.inst     5.209618                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu08.inst     0.226330                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::.switch_cpus08.inst     0.008349                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.234679                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          243                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.389423                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses      13955205897                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses     13955205897                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu08.data    143166401                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::.switch_cpus08.data     16460845                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total       159627246                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu08.data    143166401                       # number of overall hits
system.cpu8.dcache.overall_hits::.switch_cpus08.data     16460845                       # number of overall hits
system.cpu8.dcache.overall_hits::total      159627246                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu08.data      6521907                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::.switch_cpus08.data      1785076                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total       8306983                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu08.data      6521907                       # number of overall misses
system.cpu8.dcache.overall_misses::.switch_cpus08.data      1785076                       # number of overall misses
system.cpu8.dcache.overall_misses::total      8306983                       # number of overall misses
system.cpu8.dcache.demand_miss_latency::.switch_cpus08.data 195352214299                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total 195352214299                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::.switch_cpus08.data 195352214299                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total 195352214299                       # number of overall miss cycles
system.cpu8.dcache.demand_accesses::.cpu08.data    149688308                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::.switch_cpus08.data     18245921                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total    167934229                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu08.data    149688308                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::.switch_cpus08.data     18245921                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total    167934229                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu08.data     0.043570                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::.switch_cpus08.data     0.097834                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.049466                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu08.data     0.043570                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::.switch_cpus08.data     0.097834                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.049466                       # miss rate for overall accesses
system.cpu8.dcache.demand_avg_miss_latency::.switch_cpus08.data 109436.356939                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 23516.626229                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::.switch_cpus08.data 109436.356939                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 23516.626229                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs       253503                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets         1198                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs            14368                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets             42                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs    17.643583                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets    28.523810                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks      1379903                       # number of writebacks
system.cpu8.dcache.writebacks::total          1379903                       # number of writebacks
system.cpu8.dcache.demand_mshr_hits::.switch_cpus08.data       873587                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total       873587                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::.switch_cpus08.data       873587                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total       873587                       # number of overall MSHR hits
system.cpu8.dcache.demand_mshr_misses::.switch_cpus08.data       911489                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total       911489                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::.switch_cpus08.data       911489                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total       911489                       # number of overall MSHR misses
system.cpu8.dcache.demand_mshr_miss_latency::.switch_cpus08.data  99781002336                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total  99781002336                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::.switch_cpus08.data  99781002336                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total  99781002336                       # number of overall MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_rate::.switch_cpus08.data     0.049956                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.005428                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::.switch_cpus08.data     0.049956                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.005428                       # mshr miss rate for overall accesses
system.cpu8.dcache.demand_avg_mshr_miss_latency::.switch_cpus08.data 109470.330784                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 109470.330784                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::.switch_cpus08.data 109470.330784                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 109470.330784                       # average overall mshr miss latency
system.cpu8.dcache.replacements               7165870                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu08.data     76703471                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::.switch_cpus08.data      8986691                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total       85690162                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu08.data      5909450                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::.switch_cpus08.data      1479223                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total      7388673                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_miss_latency::.switch_cpus08.data 169577770506                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total 169577770506                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_accesses::.cpu08.data     82612921                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::.switch_cpus08.data     10465914                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total     93078835                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu08.data     0.071532                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::.switch_cpus08.data     0.141337                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.079381                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::.switch_cpus08.data 114639.760540                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 22951.045540                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_mshr_hits::.switch_cpus08.data       668859                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total       668859                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::.switch_cpus08.data       810364                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total       810364                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::.switch_cpus08.data  91164981500                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total  91164981500                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::.switch_cpus08.data     0.077429                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.008706                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.data 112498.804858                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 112498.804858                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_hits::.cpu08.data     66462930                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::.switch_cpus08.data      7474154                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total      73937084                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu08.data       612457                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::.switch_cpus08.data       305853                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total       918310                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_miss_latency::.switch_cpus08.data  25774443793                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total  25774443793                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_accesses::.cpu08.data     67075387                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::.switch_cpus08.data      7780007                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total     74855394                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu08.data     0.009131                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::.switch_cpus08.data     0.039313                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.012268                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_miss_latency::.switch_cpus08.data 84270.691453                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 28067.258108                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_mshr_hits::.switch_cpus08.data       204728                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total       204728                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_misses::.switch_cpus08.data       101125                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total       101125                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_miss_latency::.switch_cpus08.data   8616020836                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total   8616020836                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_rate::.switch_cpus08.data     0.012998                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.001351                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus08.data 85201.689355                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 85201.689355                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_hits::.cpu08.data      3172680                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::.switch_cpus08.data       184974                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total      3357654                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu08.data        13860                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::.switch_cpus08.data        22788                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total        36648                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_miss_latency::.switch_cpus08.data   1216085880                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total   1216085880                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_accesses::.cpu08.data      3186540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::.switch_cpus08.data       207762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total      3394302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu08.data     0.004350                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::.switch_cpus08.data     0.109683                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.010797                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus08.data 53365.186940                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 33182.871644                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_mshr_hits::.switch_cpus08.data        15253                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total        15253                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_misses::.switch_cpus08.data         7535                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total         7535                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus08.data    247481588                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total    247481588                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus08.data     0.036267                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.002220                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus08.data 32844.271798                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32844.271798                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_hits::.cpu08.data      3121372                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::.switch_cpus08.data       174426                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total      3295798                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu08.data        58190                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::.switch_cpus08.data        12487                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total        70677                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_miss_latency::.switch_cpus08.data    213087660                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total    213087660                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_accesses::.cpu08.data      3179562                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::.switch_cpus08.data       186913                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total      3366475                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu08.data     0.018301                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::.switch_cpus08.data     0.066806                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.020994                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_miss_latency::.switch_cpus08.data 17064.760151                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total  3014.950550                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_mshr_misses::.switch_cpus08.data         9713                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total         9713                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus08.data    169242154                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total    169242154                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus08.data     0.051965                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.002885                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus08.data 17424.292598                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 17424.292598                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_miss_latency::.switch_cpus08.data     12984220                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total     12984220                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus08.data     11537124                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total     11537124                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse           45.291511                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs          173810675                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs          7396712                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            23.498370                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     206940765940                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu08.data    38.923630                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_blocks::.switch_cpus08.data     6.367881                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu08.data     0.608182                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::.switch_cpus08.data     0.099498                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.707680                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses        182091718                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses       182091718                       # Number of data accesses
system.cpu9.numPwrStateTransitions                158                       # Number of power state transitions
system.cpu9.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::mean    161927.628205                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::stdev   201520.245017                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1000-5e+10           78    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::min_value         5484                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::max_value       787421                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::total             78                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateResidencyTicks::ON   957941914281                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::CLK_GATED     12630355                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::OFF  111776303462                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.demand_hits::.cpu09.inst    350932322                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::.switch_cpus09.inst      6855294                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::total       357787616                       # number of demand (read+write) hits
system.cpu9.icache.overall_hits::.cpu09.inst    350932322                       # number of overall hits
system.cpu9.icache.overall_hits::.switch_cpus09.inst      6855294                       # number of overall hits
system.cpu9.icache.overall_hits::total      357787616                       # number of overall hits
system.cpu9.icache.demand_misses::.cpu09.inst          190                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::.switch_cpus09.inst           53                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::total           243                       # number of demand (read+write) misses
system.cpu9.icache.overall_misses::.cpu09.inst          190                       # number of overall misses
system.cpu9.icache.overall_misses::.switch_cpus09.inst           53                       # number of overall misses
system.cpu9.icache.overall_misses::total          243                       # number of overall misses
system.cpu9.icache.demand_miss_latency::.switch_cpus09.inst      8617450                       # number of demand (read+write) miss cycles
system.cpu9.icache.demand_miss_latency::total      8617450                       # number of demand (read+write) miss cycles
system.cpu9.icache.overall_miss_latency::.switch_cpus09.inst      8617450                       # number of overall miss cycles
system.cpu9.icache.overall_miss_latency::total      8617450                       # number of overall miss cycles
system.cpu9.icache.demand_accesses::.cpu09.inst    350932512                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::.switch_cpus09.inst      6855347                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::total    357787859                       # number of demand (read+write) accesses
system.cpu9.icache.overall_accesses::.cpu09.inst    350932512                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::.switch_cpus09.inst      6855347                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::total    357787859                       # number of overall (read+write) accesses
system.cpu9.icache.demand_miss_rate::.cpu09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::.switch_cpus09.inst     0.000008                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu9.icache.overall_miss_rate::.cpu09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::.switch_cpus09.inst     0.000008                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu9.icache.demand_avg_miss_latency::.switch_cpus09.inst 162593.396226                       # average overall miss latency
system.cpu9.icache.demand_avg_miss_latency::total 35462.757202                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::.switch_cpus09.inst 162593.396226                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::total 35462.757202                       # average overall miss latency
system.cpu9.icache.blocked_cycles::no_mshrs          101                       # number of cycles access was blocked
system.cpu9.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.icache.avg_blocked_cycles::no_mshrs          101                       # average number of cycles each access was blocked
system.cpu9.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.icache.demand_mshr_hits::.switch_cpus09.inst            4                       # number of demand (read+write) MSHR hits
system.cpu9.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu9.icache.overall_mshr_hits::.switch_cpus09.inst            4                       # number of overall MSHR hits
system.cpu9.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu9.icache.demand_mshr_misses::.switch_cpus09.inst           49                       # number of demand (read+write) MSHR misses
system.cpu9.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu9.icache.overall_mshr_misses::.switch_cpus09.inst           49                       # number of overall MSHR misses
system.cpu9.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu9.icache.demand_mshr_miss_latency::.switch_cpus09.inst      7780308                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_latency::total      7780308                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::.switch_cpus09.inst      7780308                       # number of overall MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::total      7780308                       # number of overall MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_rate::.switch_cpus09.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu9.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu9.icache.overall_mshr_miss_rate::.switch_cpus09.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu9.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu9.icache.demand_avg_mshr_miss_latency::.switch_cpus09.inst 158781.795918                       # average overall mshr miss latency
system.cpu9.icache.demand_avg_mshr_miss_latency::total 158781.795918                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::.switch_cpus09.inst 158781.795918                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::total 158781.795918                       # average overall mshr miss latency
system.cpu9.icache.replacements                     0                       # number of replacements
system.cpu9.icache.ReadReq_hits::.cpu09.inst    350932322                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::.switch_cpus09.inst      6855294                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::total      357787616                       # number of ReadReq hits
system.cpu9.icache.ReadReq_misses::.cpu09.inst          190                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::.switch_cpus09.inst           53                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::total          243                       # number of ReadReq misses
system.cpu9.icache.ReadReq_miss_latency::.switch_cpus09.inst      8617450                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_miss_latency::total      8617450                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_accesses::.cpu09.inst    350932512                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::.switch_cpus09.inst      6855347                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::total    357787859                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_miss_rate::.cpu09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::.switch_cpus09.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_miss_latency::.switch_cpus09.inst 162593.396226                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_avg_miss_latency::total 35462.757202                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_mshr_hits::.switch_cpus09.inst            4                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_misses::.switch_cpus09.inst           49                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_miss_latency::.switch_cpus09.inst      7780308                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_latency::total      7780308                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_rate::.switch_cpus09.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.inst 158781.795918                       # average ReadReq mshr miss latency
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::total 158781.795918                       # average ReadReq mshr miss latency
system.cpu9.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.tags.tagsinuse          147.448159                       # Cycle average of tags in use
system.cpu9.icache.tags.total_refs          357787855                       # Total number of references to valid blocks.
system.cpu9.icache.tags.sampled_refs              239                       # Sample count of references to valid blocks.
system.cpu9.icache.tags.avg_refs         1497020.313808                       # Average number of references to valid blocks.
system.cpu9.icache.tags.warmup_cycle     206942714466                       # Cycle when the warmup percentage was hit.
system.cpu9.icache.tags.occ_blocks::.cpu09.inst   142.381067                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_blocks::.switch_cpus09.inst     5.067092                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_percent::.cpu09.inst     0.228175                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::.switch_cpus09.inst     0.008120                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::total     0.236295                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu9.icache.tags.occ_task_id_percent::1024     0.383013                       # Percentage of cache occupancy per task id
system.cpu9.icache.tags.tag_accesses      13953726740                       # Number of tag accesses
system.cpu9.icache.tags.data_accesses     13953726740                       # Number of data accesses
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.demand_hits::.cpu09.data    143269627                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::.switch_cpus09.data     16505051                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::total       159774678                       # number of demand (read+write) hits
system.cpu9.dcache.overall_hits::.cpu09.data    143269627                       # number of overall hits
system.cpu9.dcache.overall_hits::.switch_cpus09.data     16505051                       # number of overall hits
system.cpu9.dcache.overall_hits::total      159774678                       # number of overall hits
system.cpu9.dcache.demand_misses::.cpu09.data      6518248                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::.switch_cpus09.data      1799542                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::total       8317790                       # number of demand (read+write) misses
system.cpu9.dcache.overall_misses::.cpu09.data      6518248                       # number of overall misses
system.cpu9.dcache.overall_misses::.switch_cpus09.data      1799542                       # number of overall misses
system.cpu9.dcache.overall_misses::total      8317790                       # number of overall misses
system.cpu9.dcache.demand_miss_latency::.switch_cpus09.data 195614712966                       # number of demand (read+write) miss cycles
system.cpu9.dcache.demand_miss_latency::total 195614712966                       # number of demand (read+write) miss cycles
system.cpu9.dcache.overall_miss_latency::.switch_cpus09.data 195614712966                       # number of overall miss cycles
system.cpu9.dcache.overall_miss_latency::total 195614712966                       # number of overall miss cycles
system.cpu9.dcache.demand_accesses::.cpu09.data    149787875                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::.switch_cpus09.data     18304593                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::total    168092468                       # number of demand (read+write) accesses
system.cpu9.dcache.overall_accesses::.cpu09.data    149787875                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::.switch_cpus09.data     18304593                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::total    168092468                       # number of overall (read+write) accesses
system.cpu9.dcache.demand_miss_rate::.cpu09.data     0.043517                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::.switch_cpus09.data     0.098311                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::total     0.049483                       # miss rate for demand accesses
system.cpu9.dcache.overall_miss_rate::.cpu09.data     0.043517                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::.switch_cpus09.data     0.098311                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::total     0.049483                       # miss rate for overall accesses
system.cpu9.dcache.demand_avg_miss_latency::.switch_cpus09.data 108702.499284                       # average overall miss latency
system.cpu9.dcache.demand_avg_miss_latency::total 23517.630641                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::.switch_cpus09.data 108702.499284                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::total 23517.630641                       # average overall miss latency
system.cpu9.dcache.blocked_cycles::no_mshrs       251223                       # number of cycles access was blocked
system.cpu9.dcache.blocked_cycles::no_targets         2567                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_mshrs            14331                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_targets             88                       # number of cycles access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_mshrs    17.530040                       # average number of cycles each access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_targets    29.170455                       # average number of cycles each access was blocked
system.cpu9.dcache.writebacks::.writebacks      1373393                       # number of writebacks
system.cpu9.dcache.writebacks::total          1373393                       # number of writebacks
system.cpu9.dcache.demand_mshr_hits::.switch_cpus09.data       883872                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.demand_mshr_hits::total       883872                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.overall_mshr_hits::.switch_cpus09.data       883872                       # number of overall MSHR hits
system.cpu9.dcache.overall_mshr_hits::total       883872                       # number of overall MSHR hits
system.cpu9.dcache.demand_mshr_misses::.switch_cpus09.data       915670                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.demand_mshr_misses::total       915670                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.overall_mshr_misses::.switch_cpus09.data       915670                       # number of overall MSHR misses
system.cpu9.dcache.overall_mshr_misses::total       915670                       # number of overall MSHR misses
system.cpu9.dcache.demand_mshr_miss_latency::.switch_cpus09.data  99342643956                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_latency::total  99342643956                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::.switch_cpus09.data  99342643956                       # number of overall MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::total  99342643956                       # number of overall MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_rate::.switch_cpus09.data     0.050024                       # mshr miss rate for demand accesses
system.cpu9.dcache.demand_mshr_miss_rate::total     0.005447                       # mshr miss rate for demand accesses
system.cpu9.dcache.overall_mshr_miss_rate::.switch_cpus09.data     0.050024                       # mshr miss rate for overall accesses
system.cpu9.dcache.overall_mshr_miss_rate::total     0.005447                       # mshr miss rate for overall accesses
system.cpu9.dcache.demand_avg_mshr_miss_latency::.switch_cpus09.data 108491.753531                       # average overall mshr miss latency
system.cpu9.dcache.demand_avg_mshr_miss_latency::total 108491.753531                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::.switch_cpus09.data 108491.753531                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::total 108491.753531                       # average overall mshr miss latency
system.cpu9.dcache.replacements               7173774                       # number of replacements
system.cpu9.dcache.ReadReq_hits::.cpu09.data     76784371                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::.switch_cpus09.data      9003027                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::total       85787398                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_misses::.cpu09.data      5908068                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::.switch_cpus09.data      1487345                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::total      7395413                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_miss_latency::.switch_cpus09.data 168994800448                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_miss_latency::total 168994800448                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_accesses::.cpu09.data     82692439                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::.switch_cpus09.data     10490372                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::total     93182811                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_miss_rate::.cpu09.data     0.071446                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::.switch_cpus09.data     0.141782                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::total     0.079365                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_miss_latency::.switch_cpus09.data 113621.789462                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_avg_miss_latency::total 22851.299914                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_mshr_hits::.switch_cpus09.data       674168                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_hits::total       674168                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_misses::.switch_cpus09.data       813177                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_misses::total       813177                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_miss_latency::.switch_cpus09.data  90631959582                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_latency::total  90631959582                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_rate::.switch_cpus09.data     0.077517                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_mshr_miss_rate::total     0.008727                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.data 111454.160142                       # average ReadReq mshr miss latency
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::total 111454.160142                       # average ReadReq mshr miss latency
system.cpu9.dcache.WriteReq_hits::.cpu09.data     66485256                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::.switch_cpus09.data      7502024                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::total      73987280                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_misses::.cpu09.data       610180                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::.switch_cpus09.data       312197                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::total       922377                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_miss_latency::.switch_cpus09.data  26619912518                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_miss_latency::total  26619912518                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_accesses::.cpu09.data     67095436                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::.switch_cpus09.data      7814221                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::total     74909657                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_miss_rate::.cpu09.data     0.009094                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::.switch_cpus09.data     0.039952                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::total     0.012313                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_miss_latency::.switch_cpus09.data 85266.394354                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_avg_miss_latency::total 28860.121748                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_mshr_hits::.switch_cpus09.data       209704                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_hits::total       209704                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_misses::.switch_cpus09.data       102493                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_misses::total       102493                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_miss_latency::.switch_cpus09.data   8710684374                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_latency::total   8710684374                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_rate::.switch_cpus09.data     0.013116                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_mshr_miss_rate::total     0.001368                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus09.data 84988.090640                       # average WriteReq mshr miss latency
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::total 84988.090640                       # average WriteReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_hits::.cpu09.data      3155777                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::.switch_cpus09.data       191627                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::total      3347404                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_misses::.cpu09.data        13036                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::.switch_cpus09.data        23552                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::total        36588                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_miss_latency::.switch_cpus09.data   1152605256                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_miss_latency::total   1152605256                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_accesses::.cpu09.data      3168813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::.switch_cpus09.data       215179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::total      3383992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_miss_rate::.cpu09.data     0.004114                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::.switch_cpus09.data     0.109453                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::total     0.010812                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus09.data 48938.742188                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::total 31502.275500                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_mshr_hits::.switch_cpus09.data        15499                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_hits::total        15499                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_misses::.switch_cpus09.data         8053                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_misses::total         8053                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus09.data    257729566                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::total    257729566                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus09.data     0.037425                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus09.data 32004.168136                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32004.168136                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.StoreCondReq_hits::.cpu09.data      3106515                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::.switch_cpus09.data       181212                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::total      3287727                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_misses::.cpu09.data        55803                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::.switch_cpus09.data        13146                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::total        68949                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_miss_latency::.switch_cpus09.data    218534960                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_miss_latency::total    218534960                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_accesses::.cpu09.data      3162318                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::.switch_cpus09.data       194358                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::total      3356676                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_miss_rate::.cpu09.data     0.017646                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::.switch_cpus09.data     0.067638                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::total     0.020541                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_miss_latency::.switch_cpus09.data 16623.684771                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_avg_miss_latency::total  3169.516019                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_mshr_misses::.switch_cpus09.data         9935                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_misses::total         9935                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus09.data    173683113                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::total    173683113                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus09.data     0.051117                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::total     0.002960                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus09.data 17481.943936                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::total 17481.943936                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_miss_latency::.switch_cpus09.data     12348404                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_miss_latency::total     12348404                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus09.data     10976412                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::total     10976412                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.tags.tagsinuse           45.289012                       # Cycle average of tags in use
system.cpu9.dcache.tags.total_refs          173938167                       # Total number of references to valid blocks.
system.cpu9.dcache.tags.sampled_refs          7398783                       # Sample count of references to valid blocks.
system.cpu9.dcache.tags.avg_refs            23.509024                       # Average number of references to valid blocks.
system.cpu9.dcache.tags.warmup_cycle     206942726968                       # Cycle when the warmup percentage was hit.
system.cpu9.dcache.tags.occ_blocks::.cpu09.data    38.930679                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_blocks::.switch_cpus09.data     6.358333                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_percent::.cpu09.data     0.608292                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::.switch_cpus09.data     0.099349                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::total     0.707641                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu9.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu9.dcache.tags.tag_accesses        182231919                       # Number of tag accesses
system.cpu9.dcache.tags.data_accesses       182231919                       # Number of data accesses
system.cpu6.numPwrStateTransitions                162                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    196480.912500                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   221973.731492                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10           80    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value         3867                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value       840980                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON   957938826163                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED     15718473                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::OFF  111776303462                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu06.inst    350921173                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::.switch_cpus06.inst      6839269                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       357760442                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu06.inst    350921173                       # number of overall hits
system.cpu6.icache.overall_hits::.switch_cpus06.inst      6839269                       # number of overall hits
system.cpu6.icache.overall_hits::total      357760442                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu06.inst          216                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::.switch_cpus06.inst           62                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           278                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu06.inst          216                       # number of overall misses
system.cpu6.icache.overall_misses::.switch_cpus06.inst           62                       # number of overall misses
system.cpu6.icache.overall_misses::total          278                       # number of overall misses
system.cpu6.icache.demand_miss_latency::.switch_cpus06.inst      9790852                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      9790852                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::.switch_cpus06.inst      9790852                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      9790852                       # number of overall miss cycles
system.cpu6.icache.demand_accesses::.cpu06.inst    350921389                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::.switch_cpus06.inst      6839331                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    357760720                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu06.inst    350921389                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::.switch_cpus06.inst      6839331                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    357760720                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::.switch_cpus06.inst     0.000009                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::.switch_cpus06.inst     0.000009                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu6.icache.demand_avg_miss_latency::.switch_cpus06.inst 157916.967742                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 35218.892086                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::.switch_cpus06.inst 157916.967742                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 35218.892086                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs          103                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    51.500000                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.demand_mshr_hits::.switch_cpus06.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::.switch_cpus06.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.demand_mshr_misses::.switch_cpus06.inst           57                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::.switch_cpus06.inst           57                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu6.icache.demand_mshr_miss_latency::.switch_cpus06.inst      8864366                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      8864366                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::.switch_cpus06.inst      8864366                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      8864366                       # number of overall MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_rate::.switch_cpus06.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::.switch_cpus06.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu6.icache.demand_avg_mshr_miss_latency::.switch_cpus06.inst 155515.192982                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 155515.192982                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::.switch_cpus06.inst 155515.192982                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 155515.192982                       # average overall mshr miss latency
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu06.inst    350921173                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::.switch_cpus06.inst      6839269                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      357760442                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu06.inst          216                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::.switch_cpus06.inst           62                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          278                       # number of ReadReq misses
system.cpu6.icache.ReadReq_miss_latency::.switch_cpus06.inst      9790852                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      9790852                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_accesses::.cpu06.inst    350921389                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::.switch_cpus06.inst      6839331                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    357760720                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::.switch_cpus06.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_miss_latency::.switch_cpus06.inst 157916.967742                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 35218.892086                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_mshr_hits::.switch_cpus06.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::.switch_cpus06.inst           57                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::.switch_cpus06.inst      8864366                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      8864366                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::.switch_cpus06.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.inst 155515.192982                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 155515.192982                       # average ReadReq mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          168.567109                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          357760715                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              273                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         1310478.809524                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     206936668856                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu06.inst   162.909971                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::.switch_cpus06.inst     5.657138                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu06.inst     0.261074                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::.switch_cpus06.inst     0.009066                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.270140                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          273                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses      13952668353                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses     13952668353                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu06.data    143352982                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::.switch_cpus06.data     16392880                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       159745862                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu06.data    143352982                       # number of overall hits
system.cpu6.dcache.overall_hits::.switch_cpus06.data     16392880                       # number of overall hits
system.cpu6.dcache.overall_hits::total      159745862                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu06.data      6532581                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::.switch_cpus06.data      1769096                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       8301677                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu06.data      6532581                       # number of overall misses
system.cpu6.dcache.overall_misses::.switch_cpus06.data      1769096                       # number of overall misses
system.cpu6.dcache.overall_misses::total      8301677                       # number of overall misses
system.cpu6.dcache.demand_miss_latency::.switch_cpus06.data 193117757467                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total 193117757467                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::.switch_cpus06.data 193117757467                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total 193117757467                       # number of overall miss cycles
system.cpu6.dcache.demand_accesses::.cpu06.data    149885563                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::.switch_cpus06.data     18161976                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    168047539                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu06.data    149885563                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::.switch_cpus06.data     18161976                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    168047539                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu06.data     0.043584                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::.switch_cpus06.data     0.097407                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.049401                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu06.data     0.043584                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::.switch_cpus06.data     0.097407                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.049401                       # miss rate for overall accesses
system.cpu6.dcache.demand_avg_miss_latency::.switch_cpus06.data 109161.830374                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 23262.499549                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::.switch_cpus06.data 109161.830374                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 23262.499549                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs       242630                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets         1140                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs            14333                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets             46                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    16.928068                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    24.782609                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks      1375935                       # number of writebacks
system.cpu6.dcache.writebacks::total          1375935                       # number of writebacks
system.cpu6.dcache.demand_mshr_hits::.switch_cpus06.data       861557                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       861557                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::.switch_cpus06.data       861557                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       861557                       # number of overall MSHR hits
system.cpu6.dcache.demand_mshr_misses::.switch_cpus06.data       907539                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       907539                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::.switch_cpus06.data       907539                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       907539                       # number of overall MSHR misses
system.cpu6.dcache.demand_mshr_miss_latency::.switch_cpus06.data  98724922060                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  98724922060                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::.switch_cpus06.data  98724922060                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  98724922060                       # number of overall MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_rate::.switch_cpus06.data     0.049969                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.005400                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::.switch_cpus06.data     0.049969                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.005400                       # mshr miss rate for overall accesses
system.cpu6.dcache.demand_avg_mshr_miss_latency::.switch_cpus06.data 108783.117927                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 108783.117927                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::.switch_cpus06.data 108783.117927                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 108783.117927                       # average overall mshr miss latency
system.cpu6.dcache.replacements               7177347                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu06.data     76842705                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::.switch_cpus06.data      8908165                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       85750870                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu06.data      5916817                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::.switch_cpus06.data      1473700                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total      7390517                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_miss_latency::.switch_cpus06.data 168014568762                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total 168014568762                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_accesses::.cpu06.data     82759522                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::.switch_cpus06.data     10381865                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     93141387                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu06.data     0.071494                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::.switch_cpus06.data     0.141949                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.079347                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::.switch_cpus06.data 114008.664424                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 22733.804518                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_mshr_hits::.switch_cpus06.data       663462                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       663462                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::.switch_cpus06.data       810238                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       810238                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::.switch_cpus06.data  90411506558                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  90411506558                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::.switch_cpus06.data     0.078044                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008699                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.data 111586.356796                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 111586.356796                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_hits::.cpu06.data     66510277                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::.switch_cpus06.data      7484715                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      73994992                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu06.data       615764                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::.switch_cpus06.data       295396                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       911160                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_miss_latency::.switch_cpus06.data  25103188705                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total  25103188705                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_accesses::.cpu06.data     67126041                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::.switch_cpus06.data      7780111                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     74906152                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu06.data     0.009173                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::.switch_cpus06.data     0.037968                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.012164                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_miss_latency::.switch_cpus06.data 84981.478101                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 27550.801950                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_mshr_hits::.switch_cpus06.data       198095                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total       198095                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_misses::.switch_cpus06.data        97301                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        97301                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_miss_latency::.switch_cpus06.data   8313415502                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   8313415502                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_rate::.switch_cpus06.data     0.012506                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.001299                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus06.data 85440.185630                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 85440.185630                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_hits::.cpu06.data      3148986                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::.switch_cpus06.data       199325                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total      3348311                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu06.data        13681                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::.switch_cpus06.data        23660                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total        37341                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_miss_latency::.switch_cpus06.data   1249987812                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total   1249987812                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_accesses::.cpu06.data      3162667                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::.switch_cpus06.data       222985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total      3385652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu06.data     0.004326                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::.switch_cpus06.data     0.106106                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.011029                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus06.data 52831.268470                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 33474.942074                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_mshr_hits::.switch_cpus06.data        15694                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total        15694                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_misses::.switch_cpus06.data         7966                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         7966                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus06.data    230963452                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total    230963452                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus06.data     0.035724                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.002353                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus06.data 28993.654532                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28993.654532                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_hits::.cpu06.data      3099163                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::.switch_cpus06.data       188494                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total      3287657                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu06.data        56836                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::.switch_cpus06.data        13074                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        69910                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_miss_latency::.switch_cpus06.data    216900770                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    216900770                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_accesses::.cpu06.data      3155999                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::.switch_cpus06.data       201568                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total      3357567                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu06.data     0.018009                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::.switch_cpus06.data     0.064861                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.020822                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_miss_latency::.switch_cpus06.data 16590.237877                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  3102.571449                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_mshr_misses::.switch_cpus06.data         9876                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         9876                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus06.data    172392148                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    172392148                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus06.data     0.048996                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.002941                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus06.data 17455.665047                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 17455.665047                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_miss_latency::.switch_cpus06.data     13164606                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total     13164606                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus06.data     11673172                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total     11673172                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse           48.017426                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          173917590                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs          7404696                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            23.487472                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     206936681358                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu06.data    41.672506                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::.switch_cpus06.data     6.344920                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu06.data     0.651133                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::.switch_cpus06.data     0.099139                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.750272                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        182195454                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       182195454                       # Number of data accesses
system.cpu7.numPwrStateTransitions                140                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples           69                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    142594.666667                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   206647.998030                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10           69    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         5110                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value       816137                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total             69                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON   957944705604                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED      9839032                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::OFF  111776303462                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu07.inst    350838178                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::.switch_cpus07.inst      6817489                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       357655667                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu07.inst    350838178                       # number of overall hits
system.cpu7.icache.overall_hits::.switch_cpus07.inst      6817489                       # number of overall hits
system.cpu7.icache.overall_hits::total      357655667                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu07.inst          190                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::.switch_cpus07.inst           62                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           252                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu07.inst          190                       # number of overall misses
system.cpu7.icache.overall_misses::.switch_cpus07.inst           62                       # number of overall misses
system.cpu7.icache.overall_misses::total          252                       # number of overall misses
system.cpu7.icache.demand_miss_latency::.switch_cpus07.inst      8765688                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8765688                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::.switch_cpus07.inst      8765688                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8765688                       # number of overall miss cycles
system.cpu7.icache.demand_accesses::.cpu07.inst    350838368                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::.switch_cpus07.inst      6817551                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    357655919                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu07.inst    350838368                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::.switch_cpus07.inst      6817551                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    357655919                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::.switch_cpus07.inst     0.000009                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::.switch_cpus07.inst     0.000009                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu7.icache.demand_avg_miss_latency::.switch_cpus07.inst 141382.064516                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 34784.476190                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::.switch_cpus07.inst 141382.064516                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 34784.476190                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs           63                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs    31.500000                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.demand_mshr_hits::.switch_cpus07.inst            4                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::.switch_cpus07.inst            4                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu7.icache.demand_mshr_misses::.switch_cpus07.inst           58                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::.switch_cpus07.inst           58                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu7.icache.demand_mshr_miss_latency::.switch_cpus07.inst      8145964                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      8145964                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::.switch_cpus07.inst      8145964                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      8145964                       # number of overall MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_rate::.switch_cpus07.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::.switch_cpus07.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu7.icache.demand_avg_mshr_miss_latency::.switch_cpus07.inst 140447.655172                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 140447.655172                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::.switch_cpus07.inst 140447.655172                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 140447.655172                       # average overall mshr miss latency
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu07.inst    350838178                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::.switch_cpus07.inst      6817489                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      357655667                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu07.inst          190                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::.switch_cpus07.inst           62                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          252                       # number of ReadReq misses
system.cpu7.icache.ReadReq_miss_latency::.switch_cpus07.inst      8765688                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8765688                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_accesses::.cpu07.inst    350838368                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::.switch_cpus07.inst      6817551                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    357655919                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::.switch_cpus07.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_miss_latency::.switch_cpus07.inst 141382.064516                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 34784.476190                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_mshr_hits::.switch_cpus07.inst            4                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::.switch_cpus07.inst           58                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::.switch_cpus07.inst      8145964                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      8145964                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::.switch_cpus07.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.inst 140447.655172                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 140447.655172                       # average ReadReq mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          147.845546                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          357655915                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              248                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         1442160.947581                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     206938792410                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu07.inst   141.974382                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::.switch_cpus07.inst     5.871163                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu07.inst     0.227523                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::.switch_cpus07.inst     0.009409                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.236932                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.397436                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses      13948581089                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses     13948581089                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu07.data    143465635                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::.switch_cpus07.data     16344432                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       159810067                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu07.data    143465635                       # number of overall hits
system.cpu7.dcache.overall_hits::.switch_cpus07.data     16344432                       # number of overall hits
system.cpu7.dcache.overall_hits::total      159810067                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu07.data      6540795                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::.switch_cpus07.data      1786701                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       8327496                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu07.data      6540795                       # number of overall misses
system.cpu7.dcache.overall_misses::.switch_cpus07.data      1786701                       # number of overall misses
system.cpu7.dcache.overall_misses::total      8327496                       # number of overall misses
system.cpu7.dcache.demand_miss_latency::.switch_cpus07.data 194503203752                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total 194503203752                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::.switch_cpus07.data 194503203752                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total 194503203752                       # number of overall miss cycles
system.cpu7.dcache.demand_accesses::.cpu07.data    150006430                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::.switch_cpus07.data     18131133                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    168137563                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu07.data    150006430                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::.switch_cpus07.data     18131133                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    168137563                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu07.data     0.043603                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::.switch_cpus07.data     0.098543                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.049528                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu07.data     0.043603                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::.switch_cpus07.data     0.098543                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.049528                       # miss rate for overall accesses
system.cpu7.dcache.demand_avg_miss_latency::.switch_cpus07.data 108861.641512                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 23356.745383                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::.switch_cpus07.data 108861.641512                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 23356.745383                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs       249816                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets         1541                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs            14123                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets             53                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    17.688593                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    29.075472                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks      1376240                       # number of writebacks
system.cpu7.dcache.writebacks::total          1376240                       # number of writebacks
system.cpu7.dcache.demand_mshr_hits::.switch_cpus07.data       877918                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       877918                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::.switch_cpus07.data       877918                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       877918                       # number of overall MSHR hits
system.cpu7.dcache.demand_mshr_misses::.switch_cpus07.data       908783                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       908783                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::.switch_cpus07.data       908783                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       908783                       # number of overall MSHR misses
system.cpu7.dcache.demand_mshr_miss_latency::.switch_cpus07.data  99483023786                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  99483023786                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::.switch_cpus07.data  99483023786                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  99483023786                       # number of overall MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_rate::.switch_cpus07.data     0.050123                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.005405                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::.switch_cpus07.data     0.050123                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.005405                       # mshr miss rate for overall accesses
system.cpu7.dcache.demand_avg_mshr_miss_latency::.switch_cpus07.data 109468.403113                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 109468.403113                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::.switch_cpus07.data 109468.403113                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 109468.403113                       # average overall mshr miss latency
system.cpu7.dcache.replacements               7196717                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu07.data     76936765                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::.switch_cpus07.data      8911661                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       85848426                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu07.data      5922234                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::.switch_cpus07.data      1476388                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      7398622                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_miss_latency::.switch_cpus07.data 169326655960                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total 169326655960                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_accesses::.cpu07.data     82858999                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::.switch_cpus07.data     10388049                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     93247048                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu07.data     0.071474                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::.switch_cpus07.data     0.142124                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.079344                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::.switch_cpus07.data 114689.807801                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 22886.242325                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_mshr_hits::.switch_cpus07.data       668918                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       668918                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::.switch_cpus07.data       807470                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       807470                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::.switch_cpus07.data  91178317733                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  91178317733                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::.switch_cpus07.data     0.077731                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008659                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.data 112918.520481                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 112918.520481                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_hits::.cpu07.data     66528870                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::.switch_cpus07.data      7432771                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      73961641                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu07.data       618561                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::.switch_cpus07.data       310313                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       928874                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_miss_latency::.switch_cpus07.data  25176547792                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total  25176547792                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_accesses::.cpu07.data     67147431                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::.switch_cpus07.data      7743084                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     74890515                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu07.data     0.009212                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::.switch_cpus07.data     0.040076                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.012403                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_miss_latency::.switch_cpus07.data 81132.752389                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 27104.373459                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_mshr_hits::.switch_cpus07.data       209000                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total       209000                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_misses::.switch_cpus07.data       101313                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total       101313                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_miss_latency::.switch_cpus07.data   8304706053                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   8304706053                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_rate::.switch_cpus07.data     0.013084                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.001353                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus07.data 81970.784134                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 81970.784134                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_hits::.cpu07.data      3129364                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::.switch_cpus07.data       191178                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total      3320542                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu07.data        12829                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::.switch_cpus07.data        23131                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total        35960                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_miss_latency::.switch_cpus07.data   1357492196                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total   1357492196                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_accesses::.cpu07.data      3142193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::.switch_cpus07.data       214309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total      3356502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu07.data     0.004083                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::.switch_cpus07.data     0.107933                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.010714                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus07.data 58687.138299                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 37750.061068                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_mshr_hits::.switch_cpus07.data        15459                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total        15459                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_misses::.switch_cpus07.data         7672                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         7672                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus07.data    245314296                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total    245314296                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus07.data     0.035799                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.002286                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus07.data 31975.273201                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31975.273201                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_hits::.cpu07.data      3082043                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::.switch_cpus07.data       180842                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total      3262885                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu07.data        53851                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::.switch_cpus07.data        12805                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        66656                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_miss_latency::.switch_cpus07.data    212659020                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    212659020                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_accesses::.cpu07.data      3135894                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::.switch_cpus07.data       193647                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total      3329541                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu07.data     0.017172                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::.switch_cpus07.data     0.066125                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.020020                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_miss_latency::.switch_cpus07.data 16607.498633                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  3190.395763                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_mshr_misses::.switch_cpus07.data         9697                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         9697                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus07.data    168992543                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    168992543                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus07.data     0.050076                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.002912                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus07.data 17427.301537                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17427.301537                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_miss_latency::.switch_cpus07.data     13573600                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total     13573600                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus07.data     12046556                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total     12046556                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse           45.314444                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          173934537                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs          7415742                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            23.454772                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     206938804912                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::.cpu07.data    38.976138                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::.switch_cpus07.data     6.338306                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::.cpu07.data     0.609002                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::.switch_cpus07.data     0.099036                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.708038                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        182239348                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       182239348                       # Number of data accesses
system.cpu4.numPwrStateTransitions                182                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples           90                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    167325.088889                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   225517.580193                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10           90    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value         4439                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value       820724                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total             90                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   957939485378                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED     15059258                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::OFF  111776303462                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu04.inst    351046075                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::.switch_cpus04.inst      6856611                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       357902686                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu04.inst    351046075                       # number of overall hits
system.cpu4.icache.overall_hits::.switch_cpus04.inst      6856611                       # number of overall hits
system.cpu4.icache.overall_hits::total      357902686                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu04.inst          220                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::.switch_cpus04.inst           62                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           282                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu04.inst          220                       # number of overall misses
system.cpu4.icache.overall_misses::.switch_cpus04.inst           62                       # number of overall misses
system.cpu4.icache.overall_misses::total          282                       # number of overall misses
system.cpu4.icache.demand_miss_latency::.switch_cpus04.inst      9055876                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      9055876                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::.switch_cpus04.inst      9055876                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      9055876                       # number of overall miss cycles
system.cpu4.icache.demand_accesses::.cpu04.inst    351046295                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::.switch_cpus04.inst      6856673                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    357902968                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu04.inst    351046295                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::.switch_cpus04.inst      6856673                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    357902968                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::.switch_cpus04.inst     0.000009                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::.switch_cpus04.inst     0.000009                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu4.icache.demand_avg_miss_latency::.switch_cpus04.inst 146062.516129                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 32113.035461                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::.switch_cpus04.inst 146062.516129                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 32113.035461                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs          169                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    42.250000                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.demand_mshr_hits::.switch_cpus04.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::.switch_cpus04.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.demand_mshr_misses::.switch_cpus04.inst           55                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::.switch_cpus04.inst           55                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu4.icache.demand_mshr_miss_latency::.switch_cpus04.inst      8122022                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      8122022                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::.switch_cpus04.inst      8122022                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      8122022                       # number of overall MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_rate::.switch_cpus04.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::.switch_cpus04.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu4.icache.demand_avg_mshr_miss_latency::.switch_cpus04.inst 147673.127273                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 147673.127273                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::.switch_cpus04.inst 147673.127273                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 147673.127273                       # average overall mshr miss latency
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu04.inst    351046075                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::.switch_cpus04.inst      6856611                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      357902686                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu04.inst          220                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::.switch_cpus04.inst           62                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          282                       # number of ReadReq misses
system.cpu4.icache.ReadReq_miss_latency::.switch_cpus04.inst      9055876                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      9055876                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_accesses::.cpu04.inst    351046295                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::.switch_cpus04.inst      6856673                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    357902968                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::.switch_cpus04.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_miss_latency::.switch_cpus04.inst 146062.516129                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 32113.035461                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_mshr_hits::.switch_cpus04.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::.switch_cpus04.inst           55                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::.switch_cpus04.inst      8122022                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      8122022                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::.switch_cpus04.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.inst 147673.127273                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 147673.127273                       # average ReadReq mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          171.401349                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          357902961                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              275                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         1301465.312727                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     206932589632                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu04.inst   165.750381                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::.switch_cpus04.inst     5.650968                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu04.inst     0.265626                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::.switch_cpus04.inst     0.009056                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.274682                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          275                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.440705                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses      13958216027                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses     13958216027                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu04.data    143100437                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::.switch_cpus04.data     16503970                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       159604407                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu04.data    143100437                       # number of overall hits
system.cpu4.dcache.overall_hits::.switch_cpus04.data     16503970                       # number of overall hits
system.cpu4.dcache.overall_hits::total      159604407                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu04.data      6517907                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::.switch_cpus04.data      1804682                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       8322589                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu04.data      6517907                       # number of overall misses
system.cpu4.dcache.overall_misses::.switch_cpus04.data      1804682                       # number of overall misses
system.cpu4.dcache.overall_misses::total      8322589                       # number of overall misses
system.cpu4.dcache.demand_miss_latency::.switch_cpus04.data 194528508757                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 194528508757                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::.switch_cpus04.data 194528508757                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 194528508757                       # number of overall miss cycles
system.cpu4.dcache.demand_accesses::.cpu04.data    149618344                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::.switch_cpus04.data     18308652                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    167926996                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu04.data    149618344                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::.switch_cpus04.data     18308652                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    167926996                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu04.data     0.043564                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::.switch_cpus04.data     0.098570                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.049561                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu04.data     0.043564                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::.switch_cpus04.data     0.098570                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.049561                       # miss rate for overall accesses
system.cpu4.dcache.demand_avg_miss_latency::.switch_cpus04.data 107791.017341                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 23373.557045                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::.switch_cpus04.data 107791.017341                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 23373.557045                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs       236447                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets         1473                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs            14105                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets             42                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    16.763346                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    35.071429                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks      1381893                       # number of writebacks
system.cpu4.dcache.writebacks::total          1381893                       # number of writebacks
system.cpu4.dcache.demand_mshr_hits::.switch_cpus04.data       886629                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       886629                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::.switch_cpus04.data       886629                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       886629                       # number of overall MSHR hits
system.cpu4.dcache.demand_mshr_misses::.switch_cpus04.data       918053                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       918053                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::.switch_cpus04.data       918053                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       918053                       # number of overall MSHR misses
system.cpu4.dcache.demand_mshr_miss_latency::.switch_cpus04.data  99378700979                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  99378700979                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::.switch_cpus04.data  99378700979                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  99378700979                       # number of overall MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_rate::.switch_cpus04.data     0.050143                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.005467                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::.switch_cpus04.data     0.050143                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.005467                       # mshr miss rate for overall accesses
system.cpu4.dcache.demand_avg_mshr_miss_latency::.switch_cpus04.data 108249.415861                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 108249.415861                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::.switch_cpus04.data 108249.415861                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 108249.415861                       # average overall mshr miss latency
system.cpu4.dcache.replacements               7166522                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu04.data     76654388                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::.switch_cpus04.data      9018764                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       85673152                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu04.data      5909693                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::.switch_cpus04.data      1489617                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      7399310                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_miss_latency::.switch_cpus04.data 169527728476                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 169527728476                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_accesses::.cpu04.data     82564081                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::.switch_cpus04.data     10508381                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     93072462                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu04.data     0.071577                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::.switch_cpus04.data     0.141755                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.079501                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::.switch_cpus04.data 113806.252531                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 22911.288820                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_mshr_hits::.switch_cpus04.data       675163                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       675163                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::.switch_cpus04.data       814454                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       814454                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::.switch_cpus04.data  91015027276                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  91015027276                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::.switch_cpus04.data     0.077505                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008751                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.data 111749.745567                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 111749.745567                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_hits::.cpu04.data     66446049                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::.switch_cpus04.data      7485206                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      73931255                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu04.data       608214                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::.switch_cpus04.data       315065                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       923279                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_miss_latency::.switch_cpus04.data  25000780281                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total  25000780281                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_accesses::.cpu04.data     67054263                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.switch_cpus04.data      7800271                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     74854534                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu04.data     0.009070                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.switch_cpus04.data     0.040392                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.012334                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_miss_latency::.switch_cpus04.data 79351.182394                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 27078.250757                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_mshr_hits::.switch_cpus04.data       211466                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total       211466                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_misses::.switch_cpus04.data       103599                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       103599                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_miss_latency::.switch_cpus04.data   8363673703                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   8363673703                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_rate::.switch_cpus04.data     0.013281                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.001384                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus04.data 80731.220408                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 80731.220408                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_hits::.cpu04.data      3181964                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::.switch_cpus04.data       186667                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total      3368631                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu04.data        13906                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::.switch_cpus04.data        23581                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        37487                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_miss_latency::.switch_cpus04.data   1208877562                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   1208877562                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_accesses::.cpu04.data      3195870                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::.switch_cpus04.data       210248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total      3406118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu04.data     0.004351                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::.switch_cpus04.data     0.112158                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.011006                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus04.data 51264.898096                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 32247.914264                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_mshr_hits::.switch_cpus04.data        15427                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        15427                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_misses::.switch_cpus04.data         8154                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         8154                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus04.data    230135588                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    230135588                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus04.data     0.038783                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.002394                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus04.data 28223.643365                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28223.643365                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_hits::.cpu04.data      3130129                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::.switch_cpus04.data       176468                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total      3306597                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_misses::.cpu04.data        58798                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::.switch_cpus04.data        13026                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        71824                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_miss_latency::.switch_cpus04.data    217504438                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    217504438                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_accesses::.cpu04.data      3188927                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::.switch_cpus04.data       189494                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total      3378421                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_miss_rate::.cpu04.data     0.018438                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::.switch_cpus04.data     0.068741                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.021260                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_miss_latency::.switch_cpus04.data 16697.715185                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  3028.297477                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_mshr_misses::.switch_cpus04.data         9890                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         9890                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus04.data    172864469                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    172864469                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus04.data     0.052192                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.002927                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus04.data 17478.712740                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 17478.712740                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_miss_latency::.switch_cpus04.data     13427148                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total     13427148                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus04.data     11921758                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total     11921758                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse           48.232738                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          173814021                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          7399401                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            23.490283                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     206932602134                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu04.data    41.861720                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::.switch_cpus04.data     6.371018                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu04.data     0.654089                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::.switch_cpus04.data     0.099547                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.753637                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        182110936                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       182110936                       # Number of data accesses
system.cpu5.numPwrStateTransitions                164                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean    149098.209877                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::stdev   220571.258748                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1000-5e+10           81    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value         3825                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value       772187                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON   957942467681                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED     12076955                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::OFF  111776303462                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.demand_hits::.cpu05.inst    350958965                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::.switch_cpus05.inst      6828116                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       357787081                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu05.inst    350958965                       # number of overall hits
system.cpu5.icache.overall_hits::.switch_cpus05.inst      6828116                       # number of overall hits
system.cpu5.icache.overall_hits::total      357787081                       # number of overall hits
system.cpu5.icache.demand_misses::.cpu05.inst          218                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::.switch_cpus05.inst           64                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           282                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu05.inst          218                       # number of overall misses
system.cpu5.icache.overall_misses::.switch_cpus05.inst           64                       # number of overall misses
system.cpu5.icache.overall_misses::total          282                       # number of overall misses
system.cpu5.icache.demand_miss_latency::.switch_cpus05.inst     10482034                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     10482034                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::.switch_cpus05.inst     10482034                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     10482034                       # number of overall miss cycles
system.cpu5.icache.demand_accesses::.cpu05.inst    350959183                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::.switch_cpus05.inst      6828180                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    357787363                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu05.inst    350959183                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::.switch_cpus05.inst      6828180                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    357787363                       # number of overall (read+write) accesses
system.cpu5.icache.demand_miss_rate::.cpu05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::.switch_cpus05.inst     0.000009                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::.switch_cpus05.inst     0.000009                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu5.icache.demand_avg_miss_latency::.switch_cpus05.inst 163781.781250                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 37170.333333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::.switch_cpus05.inst 163781.781250                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 37170.333333                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs           51                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.demand_mshr_hits::.switch_cpus05.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::.switch_cpus05.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.demand_mshr_misses::.switch_cpus05.inst           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::.switch_cpus05.inst           55                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu5.icache.demand_mshr_miss_latency::.switch_cpus05.inst      9111392                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      9111392                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::.switch_cpus05.inst      9111392                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      9111392                       # number of overall MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_rate::.switch_cpus05.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::.switch_cpus05.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu5.icache.demand_avg_mshr_miss_latency::.switch_cpus05.inst 165661.672727                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 165661.672727                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::.switch_cpus05.inst 165661.672727                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 165661.672727                       # average overall mshr miss latency
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.ReadReq_hits::.cpu05.inst    350958965                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::.switch_cpus05.inst      6828116                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      357787081                       # number of ReadReq hits
system.cpu5.icache.ReadReq_misses::.cpu05.inst          218                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::.switch_cpus05.inst           64                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          282                       # number of ReadReq misses
system.cpu5.icache.ReadReq_miss_latency::.switch_cpus05.inst     10482034                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     10482034                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_accesses::.cpu05.inst    350959183                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::.switch_cpus05.inst      6828180                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    357787363                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_miss_rate::.cpu05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::.switch_cpus05.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_miss_latency::.switch_cpus05.inst 163781.781250                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 37170.333333                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_mshr_hits::.switch_cpus05.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::.switch_cpus05.inst           55                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::.switch_cpus05.inst      9111392                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      9111392                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::.switch_cpus05.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.inst 165661.672727                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 165661.672727                       # average ReadReq mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          170.458002                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          357787354                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              273                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         1310576.388278                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     206934709614                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu05.inst   164.832369                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::.switch_cpus05.inst     5.625633                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu05.inst     0.264154                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::.switch_cpus05.inst     0.009015                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.273170                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          273                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses      13953707430                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses     13953707430                       # Number of data accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.demand_hits::.cpu05.data    143213966                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::.switch_cpus05.data     16439865                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       159653831                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu05.data    143213966                       # number of overall hits
system.cpu5.dcache.overall_hits::.switch_cpus05.data     16439865                       # number of overall hits
system.cpu5.dcache.overall_hits::total      159653831                       # number of overall hits
system.cpu5.dcache.demand_misses::.cpu05.data      6508801                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::.switch_cpus05.data      1781415                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       8290216                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu05.data      6508801                       # number of overall misses
system.cpu5.dcache.overall_misses::.switch_cpus05.data      1781415                       # number of overall misses
system.cpu5.dcache.overall_misses::total      8290216                       # number of overall misses
system.cpu5.dcache.demand_miss_latency::.switch_cpus05.data 194670301747                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 194670301747                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::.switch_cpus05.data 194670301747                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 194670301747                       # number of overall miss cycles
system.cpu5.dcache.demand_accesses::.cpu05.data    149722767                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::.switch_cpus05.data     18221280                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    167944047                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu05.data    149722767                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::.switch_cpus05.data     18221280                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    167944047                       # number of overall (read+write) accesses
system.cpu5.dcache.demand_miss_rate::.cpu05.data     0.043472                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::.switch_cpus05.data     0.097766                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.049363                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu05.data     0.043472                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::.switch_cpus05.data     0.097766                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.049363                       # miss rate for overall accesses
system.cpu5.dcache.demand_avg_miss_latency::.switch_cpus05.data 109278.467817                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 23481.933613                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::.switch_cpus05.data 109278.467817                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 23481.933613                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs       240480                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets         3610                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs            14158                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets             93                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    16.985450                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    38.817204                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks      1364468                       # number of writebacks
system.cpu5.dcache.writebacks::total          1364468                       # number of writebacks
system.cpu5.dcache.demand_mshr_hits::.switch_cpus05.data       871447                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       871447                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::.switch_cpus05.data       871447                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       871447                       # number of overall MSHR hits
system.cpu5.dcache.demand_mshr_misses::.switch_cpus05.data       909968                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       909968                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::.switch_cpus05.data       909968                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       909968                       # number of overall MSHR misses
system.cpu5.dcache.demand_mshr_miss_latency::.switch_cpus05.data  98947630139                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  98947630139                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::.switch_cpus05.data  98947630139                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  98947630139                       # number of overall MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_rate::.switch_cpus05.data     0.049940                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.005418                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::.switch_cpus05.data     0.049940                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.005418                       # mshr miss rate for overall accesses
system.cpu5.dcache.demand_avg_mshr_miss_latency::.switch_cpus05.data 108737.483229                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 108737.483229                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::.switch_cpus05.data 108737.483229                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 108737.483229                       # average overall mshr miss latency
system.cpu5.dcache.replacements               7157453                       # number of replacements
system.cpu5.dcache.ReadReq_hits::.cpu05.data     76733894                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::.switch_cpus05.data      8956305                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       85690199                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_misses::.cpu05.data      5904576                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::.switch_cpus05.data      1476705                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      7381281                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_miss_latency::.switch_cpus05.data 168011795014                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 168011795014                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_accesses::.cpu05.data     82638470                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::.switch_cpus05.data     10433010                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     93071480                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_miss_rate::.cpu05.data     0.071451                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::.switch_cpus05.data     0.141542                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.079308                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::.switch_cpus05.data 113774.785766                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 22761.874939                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_mshr_hits::.switch_cpus05.data       667319                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       667319                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::.switch_cpus05.data       809386                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       809386                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::.switch_cpus05.data  90304231816                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  90304231816                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::.switch_cpus05.data     0.077579                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008696                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.data 111571.279731                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 111571.279731                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_hits::.cpu05.data     66480072                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::.switch_cpus05.data      7483560                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      73963632                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_misses::.cpu05.data       604225                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::.switch_cpus05.data       304710                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       908935                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_miss_latency::.switch_cpus05.data  26658506733                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total  26658506733                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_accesses::.cpu05.data     67084297                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::.switch_cpus05.data      7788270                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     74872567                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_miss_rate::.cpu05.data     0.009007                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::.switch_cpus05.data     0.039124                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.012140                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_miss_latency::.switch_cpus05.data 87488.125539                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 29329.387396                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_mshr_hits::.switch_cpus05.data       204128                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total       204128                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_misses::.switch_cpus05.data       100582                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total       100582                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_miss_latency::.switch_cpus05.data   8643398323                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   8643398323                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_rate::.switch_cpus05.data     0.012915                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.001343                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus05.data 85933.848233                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 85933.848233                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_hits::.cpu05.data      3164039                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::.switch_cpus05.data       193362                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total      3357401                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_misses::.cpu05.data        13116                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::.switch_cpus05.data        23698                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total        36814                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_miss_latency::.switch_cpus05.data   1240884350                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   1240884350                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_accesses::.cpu05.data      3177155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::.switch_cpus05.data       217060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total      3394215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_miss_rate::.cpu05.data     0.004128                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::.switch_cpus05.data     0.109177                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.010846                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus05.data 52362.408220                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 33706.860162                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_mshr_hits::.switch_cpus05.data        15538                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total        15538                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_misses::.switch_cpus05.data         8160                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         8160                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus05.data    237782218                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total    237782218                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus05.data     0.037593                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.002404                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus05.data 29139.977696                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29139.977696                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_hits::.cpu05.data      3114741                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::.switch_cpus05.data       182905                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total      3297646                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_misses::.cpu05.data        55920                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::.switch_cpus05.data        13259                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        69179                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_miss_latency::.switch_cpus05.data    220679946                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    220679946                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_accesses::.cpu05.data      3170661                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::.switch_cpus05.data       196164                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total      3366825                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_miss_rate::.cpu05.data     0.017637                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::.switch_cpus05.data     0.067591                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.020547                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_miss_latency::.switch_cpus05.data 16643.785052                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  3189.984620                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_mshr_misses::.switch_cpus05.data        10069                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        10069                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus05.data    175292562                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    175292562                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus05.data     0.051329                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.002991                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus05.data 17409.133181                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 17409.133181                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_miss_latency::.switch_cpus05.data     13675402                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total     13675402                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus05.data     12153546                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total     12153546                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse           48.266528                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          173822492                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs          7383656                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            23.541521                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     206934722116                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu05.data    41.907217                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::.switch_cpus05.data     6.359311                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu05.data     0.654800                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::.switch_cpus05.data     0.099364                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.754165                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        182088743                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       182088743                       # Number of data accesses
system.cpu2.numPwrStateTransitions                164                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    201659.753086                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   238243.944383                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           81    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         4028                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value       858445                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   957938210196                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED     16334440                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  111776303462                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu02.inst    350927203                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus02.inst      6848578                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       357775781                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu02.inst    350927203                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus02.inst      6848578                       # number of overall hits
system.cpu2.icache.overall_hits::total      357775781                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu02.inst          217                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus02.inst           70                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           287                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu02.inst          217                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus02.inst           70                       # number of overall misses
system.cpu2.icache.overall_misses::total          287                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus02.inst     10760650                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10760650                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus02.inst     10760650                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10760650                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu02.inst    350927420                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus02.inst      6848648                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    357776068                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu02.inst    350927420                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus02.inst      6848648                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    357776068                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus02.inst     0.000010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus02.inst     0.000010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus02.inst 153723.571429                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 37493.554007                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus02.inst 153723.571429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 37493.554007                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus02.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus02.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus02.inst           57                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus02.inst           57                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus02.inst      8992390                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8992390                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus02.inst      8992390                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8992390                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus02.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus02.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus02.inst 157761.228070                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157761.228070                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus02.inst 157761.228070                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157761.228070                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu02.inst    350927203                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus02.inst      6848578                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      357775781                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu02.inst          217                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus02.inst           70                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          287                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus02.inst     10760650                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10760650                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu02.inst    350927420                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus02.inst      6848648                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    357776068                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus02.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus02.inst 153723.571429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 37493.554007                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus02.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus02.inst           57                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus02.inst      8992390                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8992390                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus02.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.inst 157761.228070                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157761.228070                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          170.001750                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          357776055                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              274                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         1305752.025547                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     206928497906                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu02.inst   164.199972                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus02.inst     5.801779                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu02.inst     0.263141                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus02.inst     0.009298                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.272439                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          274                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.439103                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      13953266926                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     13953266926                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu2.clk_domain.clock                     1786                       # Clock period in ticks
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu02.data    143346803                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus02.data     16524621                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       159871424                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu02.data    143346803                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus02.data     16524621                       # number of overall hits
system.cpu2.dcache.overall_hits::total      159871424                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu02.data      6536017                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus02.data      1793081                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       8329098                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu02.data      6536017                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus02.data      1793081                       # number of overall misses
system.cpu2.dcache.overall_misses::total      8329098                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus02.data 196004160807                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 196004160807                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus02.data 196004160807                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 196004160807                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu02.data    149882820                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus02.data     18317702                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    168200522                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu02.data    149882820                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus02.data     18317702                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    168200522                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu02.data     0.043608                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus02.data     0.097888                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.049519                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu02.data     0.043608                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus02.data     0.097888                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.049519                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus02.data 109311.381252                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 23532.459434                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus02.data 109311.381252                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 23532.459434                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       261678                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         1152                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            14110                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             56                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    18.545571                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    20.571429                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1375140                       # number of writebacks
system.cpu2.dcache.writebacks::total          1375140                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus02.data       878572                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       878572                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus02.data       878572                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       878572                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus02.data       914509                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       914509                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus02.data       914509                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       914509                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus02.data  99832883356                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  99832883356                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus02.data  99832883356                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  99832883356                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus02.data     0.049925                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005437                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus02.data     0.049925                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005437                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus02.data 109165.555895                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 109165.555895                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus02.data 109165.555895                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 109165.555895                       # average overall mshr miss latency
system.cpu2.dcache.replacements               7188167                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu02.data     76829539                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus02.data      9026236                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       85855775                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu02.data      5921922                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus02.data      1482381                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7404303                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus02.data 169980796936                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 169980796936                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu02.data     82751461                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus02.data     10508617                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     93260078                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu02.data     0.071563                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus02.data     0.141063                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.079394                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus02.data 114667.414744                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 22957.028762                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus02.data       670665                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       670665                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus02.data       811716                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       811716                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus02.data  91292213566                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  91292213566                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus02.data     0.077243                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008704                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.data 112468.170599                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 112468.170599                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu02.data     66517264                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus02.data      7498385                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      74015649                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu02.data       614095                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus02.data       310700                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       924795                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus02.data  26023363871                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  26023363871                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu02.data     67131359                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus02.data      7809085                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     74940444                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu02.data     0.009148                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus02.data     0.039787                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.012340                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus02.data 83757.205893                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 28139.602691                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus02.data       207907                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       207907                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus02.data       102793                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       102793                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus02.data   8540669790                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   8540669790                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus02.data     0.013163                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001372                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus02.data 83086.103042                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 83086.103042                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu02.data      3150622                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus02.data       186103                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      3336725                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu02.data        13805                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus02.data        22521                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        36326                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus02.data   1132868076                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1132868076                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu02.data      3164427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus02.data       208624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      3373051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu02.data     0.004363                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus02.data     0.107950                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.010769                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus02.data 50302.743040                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 31186.149755                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus02.data        14931                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        14931                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus02.data         7590                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7590                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus02.data    246135634                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    246135634                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus02.data     0.036381                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002250                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus02.data 32428.937286                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32428.937286                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu02.data      3100534                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus02.data       176287                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      3276821                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu02.data        57069                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus02.data        12355                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        69424                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus02.data    202587766                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    202587766                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu02.data      3157603                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus02.data       188642                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      3346245                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu02.data     0.018074                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus02.data     0.065494                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.020747                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus02.data 16397.229138                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  2918.122926                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus02.data         9202                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         9202                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus02.data    160763103                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    160763103                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus02.data     0.048780                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.002750                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus02.data 17470.452402                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17470.452402                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus02.data     10917818                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     10917818                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus02.data      9680944                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      9680944                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           48.271813                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          174030247                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7414865                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            23.470454                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     206928510408                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu02.data    41.903347                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus02.data     6.368466                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu02.data     0.654740                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus02.data     0.099507                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.754247                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        182334683                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       182334683                       # Number of data accesses
system.cpu3.numPwrStateTransitions                162                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    184100.512500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   213181.461293                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           80    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         3893                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value       839182                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   957939816595                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED     14728041                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  111776303462                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu03.inst    350865527                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus03.inst      6816844                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       357682371                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu03.inst    350865527                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus03.inst      6816844                       # number of overall hits
system.cpu3.icache.overall_hits::total      357682371                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu03.inst          217                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus03.inst           60                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           277                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu03.inst          217                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus03.inst           60                       # number of overall misses
system.cpu3.icache.overall_misses::total          277                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus03.inst      9433652                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      9433652                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus03.inst      9433652                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      9433652                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu03.inst    350865744                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus03.inst      6816904                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    357682648                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu03.inst    350865744                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus03.inst      6816904                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    357682648                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus03.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus03.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus03.inst 157227.533333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 34056.505415                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus03.inst 157227.533333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 34056.505415                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           40                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus03.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus03.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus03.inst           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus03.inst           54                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus03.inst      8762658                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      8762658                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus03.inst      8762658                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      8762658                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus03.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus03.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus03.inst 162271.444444                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 162271.444444                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus03.inst 162271.444444                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 162271.444444                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu03.inst    350865527                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus03.inst      6816844                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      357682371                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu03.inst          217                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus03.inst           60                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          277                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus03.inst      9433652                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      9433652                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu03.inst    350865744                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus03.inst      6816904                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    357682648                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus03.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus03.inst 157227.533333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 34056.505415                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus03.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus03.inst           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus03.inst      8762658                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      8762658                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus03.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.inst 162271.444444                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 162271.444444                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          169.318991                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          357682642                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              271                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         1319862.147601                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     206930558950                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu03.inst   163.876844                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus03.inst     5.442148                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu03.inst     0.262623                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus03.inst     0.008721                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.271345                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          271                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.434295                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      13949623543                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     13949623543                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu03.data    143465657                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus03.data     16548320                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       160013977                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu03.data    143465657                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus03.data     16548320                       # number of overall hits
system.cpu3.dcache.overall_hits::total      160013977                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu03.data      6552817                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus03.data      1798047                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       8350864                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu03.data      6552817                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus03.data      1798047                       # number of overall misses
system.cpu3.dcache.overall_misses::total      8350864                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus03.data 196622589908                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 196622589908                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus03.data 196622589908                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 196622589908                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu03.data    150018474                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus03.data     18346367                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    168364841                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu03.data    150018474                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus03.data     18346367                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    168364841                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu03.data     0.043680                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus03.data     0.098006                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.049600                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu03.data     0.043680                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus03.data     0.098006                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.049600                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus03.data 109353.420632                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 23545.179266                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus03.data 109353.420632                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 23545.179266                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       242375                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         2759                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            13714                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             90                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    17.673545                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    30.655556                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1384367                       # number of writebacks
system.cpu3.dcache.writebacks::total          1384367                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus03.data       883507                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       883507                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus03.data       883507                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       883507                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus03.data       914540                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       914540                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus03.data       914540                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       914540                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus03.data  99618799524                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  99618799524                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus03.data  99618799524                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  99618799524                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus03.data     0.049849                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.005432                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus03.data     0.049849                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.005432                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus03.data 108927.766444                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 108927.766444                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus03.data 108927.766444                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 108927.766444                       # average overall mshr miss latency
system.cpu3.dcache.replacements               7212168                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu03.data     76936848                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus03.data      9038026                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       85974874                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu03.data      5930403                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus03.data      1486974                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      7417377                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus03.data 169749091314                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 169749091314                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu03.data     82867251                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus03.data     10525000                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     93392251                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu03.data     0.071565                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus03.data     0.141280                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.079422                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus03.data 114157.403770                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 22885.326081                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus03.data       674591                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       674591                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus03.data       812383                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       812383                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus03.data  90914431657                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  90914431657                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus03.data     0.077186                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008699                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.data 111910.800272                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 111910.800272                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu03.data     66528809                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus03.data      7510294                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      74039103                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu03.data       622414                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus03.data       311073                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       933487                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus03.data  26873498594                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  26873498594                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu03.data     67151223                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus03.data      7821367                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     74972590                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu03.data     0.009269                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus03.data     0.039772                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.012451                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus03.data 86389.685360                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 28788.294421                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus03.data       208916                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       208916                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus03.data       102157                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       102157                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus03.data   8704367867                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   8704367867                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus03.data     0.013061                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001363                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus03.data 85205.789784                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 85205.789784                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu03.data      3132123                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus03.data       182355                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      3314478                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu03.data        13091                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus03.data        21946                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        35037                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus03.data   1165269108                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   1165269108                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu03.data      3145214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus03.data       204301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      3349515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu03.data     0.004162                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus03.data     0.107420                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.010460                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus03.data 53097.106899                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 33258.244370                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.switch_cpus03.data        14672                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        14672                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus03.data         7274                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         7274                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus03.data    213120450                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    213120450                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus03.data     0.035604                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002172                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus03.data 29298.934561                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29298.934561                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu03.data      3083203                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus03.data       172275                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      3255478                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu03.data        55468                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus03.data        12091                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        67559                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus03.data    202046608                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    202046608                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu03.data      3138671                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus03.data       184366                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      3323037                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu03.data     0.017672                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus03.data     0.065582                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.020330                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus03.data 16710.496071                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  2990.669015                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus03.data         9211                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         9211                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus03.data    160534005                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    160534005                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus03.data     0.049960                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.002772                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus03.data 17428.509934                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17428.509934                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus03.data     12494856                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total     12494856                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus03.data     11092786                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total     11092786                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           47.862066                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          174143058                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7432466                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            23.430051                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     206930571452                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu03.data    41.492282                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus03.data     6.369784                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu03.data     0.648317                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus03.data     0.099528                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.747845                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        182469859                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       182469859                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   957954544636                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  111776303462                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu00.inst   1982951075                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus00.inst     56852040                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2039803115                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu00.inst   1982951075                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus00.inst     56852040                       # number of overall hits
system.cpu0.icache.overall_hits::total     2039803115                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu00.inst          833                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus00.inst           60                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           893                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu00.inst          833                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus00.inst           60                       # number of overall misses
system.cpu0.icache.overall_misses::total          893                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus00.inst     15625824                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     15625824                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus00.inst     15625824                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     15625824                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu00.inst   1982951908                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus00.inst     56852100                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2039804008                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu00.inst   1982951908                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus00.inst     56852100                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2039804008                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu00.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus00.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu00.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus00.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus00.inst 260430.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17498.123180                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus00.inst 260430.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17498.123180                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3852                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   550.285714                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          241                       # number of writebacks
system.cpu0.icache.writebacks::total              241                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus00.inst           28                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus00.inst           28                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus00.inst           32                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus00.inst           32                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus00.inst     10510485                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     10510485                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus00.inst     10510485                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     10510485                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus00.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus00.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus00.inst 328452.656250                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 328452.656250                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus00.inst 328452.656250                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 328452.656250                       # average overall mshr miss latency
system.cpu0.icache.replacements                   241                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu00.inst   1982951075                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus00.inst     56852040                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2039803115                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu00.inst          833                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus00.inst           60                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          893                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus00.inst     15625824                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     15625824                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu00.inst   1982951908                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus00.inst     56852100                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2039804008                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu00.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus00.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus00.inst 260430.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17498.123180                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus00.inst           28                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus00.inst           32                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus00.inst     10510485                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     10510485                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus00.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.inst 328452.656250                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 328452.656250                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.467999                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2039803980                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              865                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2358154.890173                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu00.inst   620.125392                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus00.inst     3.342607                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu00.inst     0.993791                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus00.inst     0.005357                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999147                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      79552357177                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     79552357177                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu00.data    706666005                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus00.data    128387246                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       835053251                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu00.data    706666005                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus00.data    128387246                       # number of overall hits
system.cpu0.dcache.overall_hits::total      835053251                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu00.data      9687055                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus00.data      5901753                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15588808                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu00.data      9687055                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus00.data      5901753                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15588808                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus00.data  69796912479                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  69796912479                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus00.data  69796912479                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  69796912479                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu00.data    716353060                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus00.data    134288999                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    850642059                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu00.data    716353060                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus00.data    134288999                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    850642059                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu00.data     0.013523                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus00.data     0.043948                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018326                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu00.data     0.013523                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus00.data     0.043948                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018326                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus00.data 11826.471301                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4477.373285                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus00.data 11826.471301                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4477.373285                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1274                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          290                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               97                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    13.134021                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          290                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5412912                       # number of writebacks
system.cpu0.dcache.writebacks::total          5412912                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus00.data      4316237                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4316237                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus00.data      4316237                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4316237                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus00.data      1585516                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1585516                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus00.data      1585516                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1585516                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus00.data  16307448447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16307448447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus00.data  16307448447                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16307448447                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus00.data     0.011807                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001864                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus00.data     0.011807                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001864                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus00.data 10285.262619                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10285.262619                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus00.data 10285.262619                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10285.262619                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11272396                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu00.data    391585446                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus00.data     64033371                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      455618817                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu00.data      6143336                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus00.data      5901689                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12045025                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus00.data  69796155207                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  69796155207                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu00.data    397728782                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus00.data     69935060                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    467663842                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu00.data     0.015446                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus00.data     0.084388                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.025756                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus00.data 11826.471237                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  5794.604429                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus00.data      4316189                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4316189                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus00.data      1585500                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1585500                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus00.data  16307288319                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16307288319                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus00.data     0.022671                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003390                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.data 10285.265417                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10285.265417                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu00.data    315080559                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus00.data     64353875                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     379434434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu00.data      3543719                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus00.data           64                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3543783                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus00.data       757272                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       757272                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu00.data    318624278                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus00.data     64353939                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    382978217                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu00.data     0.011122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus00.data     0.000001                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.009253                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus00.data 11832.375000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total     0.213690                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus00.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus00.data           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus00.data       160128                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       160128                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus00.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus00.data        10008                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        10008                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu00.data     18629265                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus00.data      4443322                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     23072587                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu00.data           73                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus00.data           15                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           88                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus00.data       290649                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       290649                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu00.data     18629338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus00.data      4443337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     23072675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu00.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus00.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus00.data 19376.600000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  3302.829545                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus00.data            7                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus00.data            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus00.data        80064                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total        80064                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus00.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus00.data        10008                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10008                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu00.data     18629338                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus00.data      4443321                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     23072659                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu00.data     18629338                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus00.data      4443321                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     23072659                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.998715                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          892471149                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11272652                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            79.171356                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu00.data   234.684157                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus00.data    21.314558                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu00.data     0.916735                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus00.data     0.083260                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      28708469228                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     28708469228                       # Number of data accesses
system.cpu1.numPwrStateTransitions              15296                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         7647                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    80694.325095                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   54906.853461                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         7647    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16238                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value      2432067                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           7647                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   957337475132                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED    617069504                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  111776303462                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu01.inst   2001648360                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus01.inst     35316521                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2036964881                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu01.inst   2001648360                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus01.inst     35316521                       # number of overall hits
system.cpu1.icache.overall_hits::total     2036964881                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu01.inst          929                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus01.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           988                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu01.inst          929                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus01.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total          988                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus01.inst     14771808                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     14771808                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus01.inst     14771808                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     14771808                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu01.inst   2001649289                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus01.inst     35316580                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2036965869                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu01.inst   2001649289                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus01.inst     35316580                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2036965869                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu01.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus01.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu01.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus01.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus01.inst 250369.627119                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14951.222672                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus01.inst 250369.627119                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14951.222672                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2157                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          719                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          343                       # number of writebacks
system.cpu1.icache.writebacks::total              343                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus01.inst           21                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus01.inst           21                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus01.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus01.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus01.inst     10538841                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     10538841                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus01.inst     10538841                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     10538841                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus01.inst 277337.921053                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 277337.921053                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus01.inst 277337.921053                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 277337.921053                       # average overall mshr miss latency
system.cpu1.icache.replacements                   343                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu01.inst   2001648360                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus01.inst     35316521                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2036964881                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu01.inst          929                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus01.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          988                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus01.inst     14771808                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     14771808                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu01.inst   2001649289                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus01.inst     35316580                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2036965869                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu01.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus01.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus01.inst 250369.627119                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14951.222672                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus01.inst           21                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus01.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus01.inst     10538841                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     10538841                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.inst 277337.921053                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 277337.921053                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.451573                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2036965848                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              967                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2106479.677353                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu01.inst   619.626673                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus01.inst     3.824900                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu01.inst     0.992991                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus01.inst     0.006130                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999121                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      79441669858                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     79441669858                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu01.data    725908148                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus01.data    102666383                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       828574531                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu01.data    725908148                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus01.data    102666383                       # number of overall hits
system.cpu1.dcache.overall_hits::total      828574531                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu01.data     10507667                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus01.data      2428549                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      12936216                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu01.data     10507667                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus01.data      2428549                       # number of overall misses
system.cpu1.dcache.overall_misses::total     12936216                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus01.data 213097697970                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 213097697970                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus01.data 213097697970                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 213097697970                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu01.data    736415815                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus01.data    105094932                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    841510747                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu01.data    736415815                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus01.data    105094932                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    841510747                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu01.data     0.014269                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus01.data     0.023108                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.015373                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu01.data     0.014269                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus01.data     0.023108                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.015373                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus01.data 87746.921297                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 16472.954531                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus01.data 87746.921297                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 16472.954531                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        16021                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              565                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    28.355752                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5942292                       # number of writebacks
system.cpu1.dcache.writebacks::total          5942292                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus01.data      1926990                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1926990                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus01.data      1926990                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1926990                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus01.data       501559                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       501559                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus01.data       501559                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       501559                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus01.data  29639207411                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  29639207411                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus01.data  29639207411                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  29639207411                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus01.data     0.004772                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000596                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus01.data     0.004772                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000596                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus01.data 59094.159234                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 59094.159234                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus01.data 59094.159234                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 59094.159234                       # average overall mshr miss latency
system.cpu1.dcache.replacements               9513044                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu01.data    387240034                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus01.data     57679487                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      444919521                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu01.data      5082335                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus01.data       420285                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5502620                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus01.data  10413331506                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10413331506                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu01.data    392322369                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus01.data     58099772                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    450422141                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu01.data     0.012954                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus01.data     0.007234                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012217                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus01.data 24776.833591                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  1892.431516                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus01.data       162710                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       162710                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus01.data       257575                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       257575                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus01.data   7007500686                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7007500686                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus01.data     0.004433                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000572                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.data 27205.670915                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27205.670915                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu01.data    338668114                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus01.data     44986896                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     383655010                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu01.data      5425332                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus01.data      2008264                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7433596                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus01.data 202684366464                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 202684366464                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu01.data    344093446                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus01.data     46995160                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    391088606                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu01.data     0.015767                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus01.data     0.042733                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.019007                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus01.data 100925.160469                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 27265.991650                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus01.data      1764280                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1764280                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus01.data       243984                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       243984                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus01.data  22631706725                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22631706725                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus01.data     0.005192                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus01.data 92758.978970                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 92758.978970                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu01.data     31849190                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus01.data      5889063                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     37738253                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu01.data        30426                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus01.data        54499                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        84925                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus01.data   1993226223                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1993226223                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu01.data     31879616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus01.data      5943562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     37823178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu01.data     0.000954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus01.data     0.009169                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002245                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus01.data 36573.629296                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23470.429473                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus01.data        42198                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        42198                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus01.data        12301                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        12301                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus01.data    502573821                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    502573821                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus01.data     0.002070                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000325                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus01.data 40856.338590                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40856.338590                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu01.data     31343966                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus01.data      5708525                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     37052491                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu01.data       521586                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus01.data       116425                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       638011                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus01.data   3823198614                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   3823198614                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu01.data     31865552                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus01.data      5824950                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     37690502                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu01.data     0.016368                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus01.data     0.019987                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.016928                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus01.data 32838.296019                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5992.371000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus01.data       116425                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       116425                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus01.data   3731807226                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   3731807226                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus01.data     0.019987                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.003089                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus01.data 32053.315233                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 32053.315233                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus01.data    308514531                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total    308514531                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus01.data    302808303                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total    302808303                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.495568                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          915139903                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         10439179                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            87.663973                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu01.data   234.088369                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus01.data    21.407200                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu01.data     0.914408                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus01.data     0.083622                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998030                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      29355220843                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     29355220843                       # Number of data accesses
system.switch_cpus12.numPwrStateTransitions           30                       # Number of power state transitions
system.switch_cpus12.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::mean 226861.600000                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::stdev 210189.234368                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::min_value        20781                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::max_value       703053                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::total           15                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateResidencyTicks::ON 108212727430                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::CLK_GATED      3402924                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::OFF 961514717744                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.numPwrStateTransitions           20                       # Number of power state transitions
system.switch_cpus13.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::mean 210901.600000                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::stdev 147677.587404                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::min_value        38326                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::max_value       538455                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateResidencyTicks::ON 105102536080                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::CLK_GATED      2109016                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::OFF 964626203002                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5253192                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         2176                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2911814                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          169                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1834983                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          186121                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        206066                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         355799                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         4547                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         9692                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           140538                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          139853                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           545                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6932652                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           99                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           99                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      4756572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side      2290444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.icache.mem_side::system.l2.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dcache.mem_side::system.l2.cpu_side      3377082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.icache.mem_side::system.l2.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.dcache.mem_side::system.l2.cpu_side      2073711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.icache.mem_side::system.l2.cpu_side           92                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.dcache.mem_side::system.l2.cpu_side      2867751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15366069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side         8192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side    252691328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         9728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side    153758976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.icache.mem_side::system.l2.cpu_side         9472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dcache.mem_side::system.l2.cpu_side    254828416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.icache.mem_side::system.l2.cpu_side         8192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.dcache.mem_side::system.l2.cpu_side    158598400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.icache.mem_side::system.l2.cpu_side         7808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.dcache.mem_side::system.l2.cpu_side    227896064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1047816576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3383131                       # Total snoops (count)
system.tol2bus.snoopTraffic                  97643008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7602246                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.215054                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.453451                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6107284     80.34%     80.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1355034     17.82%     98.16% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 139928      1.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7602246                       # Request fanout histogram
system.tol2bus.respLayer13.occupancy       1442844388                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            67552                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy       1994358601                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            64635                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.reqLayer0.occupancy         8644933819                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy       1532144103                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            1.4                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        2349587016                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             77145                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         959173635                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             79230                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3307223133                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             66720                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.switch_cpus11.numPwrStateTransitions           16                       # Number of power state transitions
system.switch_cpus11.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::mean 281488.625000                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::stdev 221453.924537                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::min_value        17340                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::max_value       725110                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateResidencyTicks::ON  95355782193                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::CLK_GATED      2251909                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::OFF 974372813996                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus00.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus00.data        24192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.data      8998144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.data     41960320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.data     43615488                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.data     43865344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.data     43432064                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.data     41911680                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.data     41967232                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.data     42118528                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.data     43441920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.data     43334656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.data     43496960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.data     42108928                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.data     42364672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.data     42090880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.data     43141504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.data     43458048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.data     43163136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus18.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus18.data          768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus19.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus19.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus20.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus20.data          512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         694565760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus00.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus01.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus02.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus03.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus04.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus05.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus06.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus07.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus08.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus09.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus10.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus11.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus12.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus13.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus14.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus15.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus16.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus17.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus18.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus19.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus20.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        70656                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    168558976                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      168558976                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus00.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus00.data          189                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.data        70298                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.data       327815                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.data       340746                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.data       342698                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.data       339313                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.data       327435                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.data       327869                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.data       329051                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.data       339390                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.data       338552                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.data       339820                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.data       328976                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.data       330974                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.data       328835                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.data       337043                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.data       339516                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.data       337212                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus18.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus18.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus19.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus19.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus20.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus20.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            5426295                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1316867                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1316867                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus00.inst        22903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus00.data       216432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.inst        26338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.data     80501356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.inst        34354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.data    375395488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.inst        33209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.data    390203349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.inst        32064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.data    392438671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.inst        32064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.data    388562358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.inst        32064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.data    374960333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.inst        33209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.data    375457326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.inst        33209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.data    376810887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.inst        28629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.data    388650534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.inst        37790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.data    387690903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.inst        34354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.data    389142946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.inst        34354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.data    376725001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.inst        34354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.data    379012999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.inst        34354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.data    376563535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.inst        29774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.data    385962880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.inst        29774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.data    388794822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.inst        30919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.data    386156409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus18.inst        20613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus18.data         6871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus19.inst        20613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus19.data         1145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus20.inst        17177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus20.data         4581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           6213890945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus00.inst        22903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus01.inst        26338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus02.inst        34354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus03.inst        33209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus04.inst        32064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus05.inst        32064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus06.inst        32064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus07.inst        33209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus08.inst        33209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus09.inst        28629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus10.inst        37790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus11.inst        34354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus12.inst        34354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus13.inst        34354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus14.inst        34354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus15.inst        29774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus16.inst        29774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus17.inst        30919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus18.inst        20613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus19.inst        20613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus20.inst        17177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total          632120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks    1508002777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total          1508002777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks    1508002777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.inst        22903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.data       216432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.inst        26338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.data     80501356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.inst        34354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.data    375395488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.inst        33209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.data    390203349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.inst        32064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.data    392438671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.inst        32064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.data    388562358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.inst        32064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.data    374960333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.inst        33209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.data    375457326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.inst        33209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.data    376810887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.inst        28629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.data    388650534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.inst        37790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.data    387690903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.inst        34354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.data    389142946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.inst        34354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.data    376725001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.inst        34354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.data    379012999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.inst        34354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.data    376563535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.inst        29774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.data    385962880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.inst        29774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.data    388794822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.inst        30919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.data    386156409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus18.inst        20613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus18.data         6871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus19.inst        20613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus19.data         1145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus20.inst        17177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus20.data         4581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          7721893722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2352595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.data::samples       378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.data::samples    133038.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.data::samples    604758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.data::samples    606222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.data::samples    605658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.data::samples    602501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.data::samples    591112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.data::samples    595983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.data::samples    599438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.data::samples    615278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.inst::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.data::samples    614533.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.data::samples    616753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.data::samples    599493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.data::samples    604050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.data::samples    598717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.data::samples    615754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.data::samples    620344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.data::samples    616540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus18.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus18.data::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus19.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus19.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus20.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus20.data::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000018004646                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       146209                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       146209                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           12184758                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2218305                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    5426300                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1316867                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 10852600                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2633734                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ               1010924                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts               281139                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           795028                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           614995                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           531221                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           886111                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           635840                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           401560                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           482420                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           302022                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           903337                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           162587                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         1205748                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          508792                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          586582                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          394028                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          569941                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          861461                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           324827                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           117307                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           129622                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           181238                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           136086                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           138381                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            86747                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           144478                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           164159                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           130129                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          147860                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           91980                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           92840                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          109499                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          165193                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          192226                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      8.50                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     28.07                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                537955332283                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               49208365000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           722486701033                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    54660.95                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               73410.94                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                      347                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 6005537                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1549155                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                61.02                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               65.85                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             10852600                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2633734                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 319896                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 406962                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 771268                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 879142                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                1024537                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                1070685                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                 977141                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                 949828                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                 746969                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                 685383                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                488834                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                429106                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                287575                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                244937                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                156689                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                131064                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                 80213                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                 66131                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                 38870                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                 31554                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                 17850                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                 14231                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                  7861                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                  6150                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                  3124                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                  2326                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                  1161                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                   909                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                   416                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                   286                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                   311                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                   267                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  1774                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  2396                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 17461                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 55028                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 73674                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                111478                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                123070                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                143820                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                148755                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                157588                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                159450                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                163109                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                163628                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                164698                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                163824                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                163745                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                162515                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                161364                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                124207                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                 30665                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                 22257                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                 11503                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                  9215                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                  5020                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                  4011                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                  2303                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                  1850                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                  1121                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                   945                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                   575                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                   453                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                   253                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                   219                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                   134                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                   127                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                    82                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                    75                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                    52                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                    37                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                    30                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                    37                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                    23                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      4639537                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   168.212716                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   153.566499                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    92.509121                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        45792      0.99%      0.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      3563288     76.80%     77.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       745443     16.07%     93.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       192273      4.14%     98.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        57645      1.24%     99.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        20030      0.43%     99.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         7961      0.17%     99.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         3492      0.08%     99.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         3613      0.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      4639537                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       146209                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     67.312122                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    62.014885                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    26.570966                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-15           590      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-31         7901      5.40%      5.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-47        25085     17.16%     22.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-63        37163     25.42%     48.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-79        33021     22.58%     70.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-95        21316     14.58%     85.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-111        11558      7.91%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-127         5660      3.87%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-143         2409      1.65%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-159          959      0.66%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-175          366      0.25%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-191          115      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-207           48      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-223           13      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-239            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::240-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::304-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       146209                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       146209                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.090473                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.081341                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.591414                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16          141637     96.87%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1080      0.74%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            1115      0.76%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1117      0.76%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             464      0.32%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             452      0.31%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             128      0.09%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23             130      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24              31      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25              37      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27               7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::28               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::29               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       146209                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             629867072                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ               64699136                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              150564608                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              694566400                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           168558976                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                     5635.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                     1347.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                  6213.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                  1508.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                       54.55                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                   44.02                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                  10.52                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 111776281344                       # Total gap between requests
system.mem_ctrls0.avgGap                     16576.23                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus00.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus00.data        24192                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.data      8514432                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.data     38704512                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.data     38798208                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.data     38762112                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.data     38560064                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.data     37831168                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.data     38142912                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.data     38364032                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.data     39377792                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.inst         4224                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.data     39330112                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.data     39472192                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.data     38367552                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.data     38659200                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.data     38317888                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.data     39408192                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.data     39702016                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.data     39458432                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus18.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus18.data          768                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus19.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus19.data          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus20.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus20.data          512                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    150564608                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus00.inst 22902.886575331322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus00.data 216432.278136881010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.inst 26338.319561631022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.data 76173855.605223223567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.inst 34354.329862996987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.data 346267596.988105535507                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.inst 33209.185534230419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.data 347105842.636762619019                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.inst 32064.041205463855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.data 346782911.936050474644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.inst 32064.041205463855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.data 344975301.613092422485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.inst 32064.041205463855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.data 338454277.232931256294                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.inst 33209.185534230419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.data 341243276.245642185211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.inst 33209.185534230419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.data 343221513.073586463928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.inst 28628.608219164154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.data 352291056.157417654991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.inst 37789.762849296683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.data 351864489.894952118397                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.inst 34354.329862996987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.data 353135600.099883019924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.inst 34354.329862996987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.data 343253004.542627513409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.inst 34354.329862996987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.data 345862215.895722150803                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.inst 34354.329862996987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.data 342808688.543066084385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.inst 29773.752547930722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.data 352563027.935499727726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.inst 29773.752547930722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.data 355191706.742183387280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.inst 30918.896876697287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.data 353012497.084540605545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus18.inst 20612.597917798190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus18.data 6870.865972599398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus19.inst 20612.597917798190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus19.data 1145.144328766566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus20.inst 17177.164931498493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus20.data 4580.577315066264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 1347017241.907509088516                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.data          378                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.data       140596                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.data       655630                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.data       681492                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.data       685398                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.data       678626                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.data       654870                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.data       655738                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.data       658102                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.data       678780                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.inst           66                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.data       677104                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.data       679640                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.data       657954                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.data       661948                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.data       657672                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.data       674088                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.data       679032                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.data       674426                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus18.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus18.data           12                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus19.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus19.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus20.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus20.data            8                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2633734                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.inst      4754658                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.data     29678458                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.inst      5712862                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.data  11201204618                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.inst      5360606                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.data  44358175579                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.inst      5828020                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.data  44673103732                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.inst      4374752                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.data  44882050432                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.inst      6268066                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.data  44313140507                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.inst      5325084                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.data  43143757926                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.inst      5113316                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.data  43270828676                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.inst      5011080                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.data  43785858214                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.inst      4319058                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.data  45164469014                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.inst      5727530                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.data  45168032698                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.inst      6730546                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.data  45262957817                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.inst      5256664                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.data  43464151294                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.inst      5278564                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.data  44139644537                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.inst      6300506                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.data  43710956935                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.inst      5228740                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.data  45077901604                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.inst      3616858                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.data  45670594703                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.inst      4838960                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.data  45060448095                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus18.inst      4518346                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus18.data       755698                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus19.inst      3924008                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus19.data       110838                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus20.inst      3614966                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus20.data      1776468                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 3006879775681                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.inst    118866.45                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.data     78514.44                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.inst    124192.65                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.data     79669.44                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.inst     89343.43                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.data     67657.33                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.inst    100483.10                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.data     65551.91                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.inst     78120.57                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.data     65483.19                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.inst    111929.75                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.data     65298.32                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.inst     95090.79                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.data     65881.41                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.inst     88160.62                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.data     65987.98                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.inst     86397.93                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.data     66533.54                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.inst     86381.16                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.data     66537.71                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.inst     86780.76                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.data     66707.67                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.inst    112175.77                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.data     66598.43                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.inst     87611.07                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.data     66059.56                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.inst     87976.07                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.data     66681.44                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.inst    105008.43                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.data     66463.16                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.inst    100552.69                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.data     66872.43                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.inst     69554.96                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.data     67258.38                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.inst     89610.37                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.data     66813.04                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus18.inst    125509.61                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus18.data     62974.83                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus19.inst    109000.22                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus19.data     55419.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus20.inst    120498.87                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus20.data    222058.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   1141679.37                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   61.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         17335341660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          9213922245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        37074278640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        5710084920                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    8823157200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     50738435430                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy       194993760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      129090213855                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower      1154.897862                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE    103798946                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   3732300000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 107940204516                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         15791059620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          8393120670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        33195252300                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        6570340920                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    8823157200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     50725320870                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy       206002560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      123704254140                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower      1106.712696                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE    133065734                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   3732300000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 107910937728                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus00.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus00.data        21248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.data      8935936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.data     63962240                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.data     62265600                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.data     62307456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.data     61690880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.data     62757888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.data     63014144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.data     63145088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.data     62399616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.data     62373376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.data     62210048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.data     63527552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.data     63821568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.data     63492224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.data     61941376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.data     62416000                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.data     62185600                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus18.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus18.data         1792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus19.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus19.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus20.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus20.data         1152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        1012535040                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus00.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus01.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus02.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus03.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus04.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus05.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus06.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus07.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus08.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus09.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus10.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus11.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus12.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus13.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus14.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus15.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus16.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus17.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus18.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus19.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus20.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        64000                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    167291008                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      167291008                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus00.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus00.data          166                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.data        69812                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.data       499705                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.data       486450                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.data       486777                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.data       481960                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.data       490296                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.data       492298                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.data       493321                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.data       487497                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.data       487292                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.data       486016                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.data       496309                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.data       498606                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.data       496033                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.data       483917                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.data       487625                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.data       485825                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus18.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus18.data           14                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus19.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus19.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus20.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus20.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            7910430                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1306961                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1306961                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus00.inst        13742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus00.data       190094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.inst        17177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.data     79944816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.inst        30919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.data    572234347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.inst        28629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.data    557055459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.inst        30919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.data    557429921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.inst        30919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.data    551913761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.inst        33209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.data    561459684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.inst        33209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.data    563752263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.inst        28629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.data    564923745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.inst        27483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.data    558254425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.inst        32064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.data    558019670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.inst        32064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.data    556558466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.inst        29774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.data    568345437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.inst        28629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.data    570975833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.inst        30919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.data    568029377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.inst        29774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.data    554154808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.inst        30919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.data    558401003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.inst        28629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.data    556339744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus18.inst        20613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus18.data        16032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus19.inst        16032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus19.data         2290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus20.inst        18322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus20.data        10306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           9058584053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus00.inst        13742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus01.inst        17177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus02.inst        30919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus03.inst        28629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus04.inst        30919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus05.inst        30919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus06.inst        33209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus07.inst        33209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus08.inst        28629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus09.inst        27483                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus10.inst        32064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus11.inst        32064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus12.inst        29774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus13.inst        28629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus14.inst        30919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus15.inst        29774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus16.inst        30919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus17.inst        28629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus18.inst        20613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus19.inst        16032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus20.inst        18322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          572572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    1496658977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1496658977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    1496658977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.inst        13742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.data       190094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.inst        17177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.data     79944816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.inst        30919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.data    572234347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.inst        28629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.data    557055459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.inst        30919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.data    557429921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.inst        30919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.data    551913761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.inst        33209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.data    561459684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.inst        33209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.data    563752263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.inst        28629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.data    564923745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.inst        27483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.data    558254425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.inst        32064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.data    558019670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.inst        32064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.data    556558466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.inst        29774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.data    568345437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.inst        28629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.data    570975833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.inst        30919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.data    568029377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.inst        29774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.data    554154808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.inst        30919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.data    558401003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.inst        28629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.data    556339744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus18.inst        20613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus18.data        16032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus19.inst        16032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus19.data         2290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus20.inst        18322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus20.data        10306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total         10555243030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2311362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.inst::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.data::samples       332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.data::samples    131600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.data::samples    929431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.data::samples    916594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.data::samples    909468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.data::samples    905062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.data::samples    917441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.data::samples    919747.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.data::samples    924976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.data::samples    905407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.data::samples    908721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.data::samples    905185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.data::samples    928891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.data::samples    936947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.data::samples    929227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.data::samples    906305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.data::samples    915445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.data::samples    906168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus18.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus18.data::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus19.inst::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus19.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus20.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus20.data::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000022340750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       144433                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       144433                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           15687423                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2183793                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    7910442                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1306961                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 15820884                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2613922                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ               1022887                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts               302560                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           935434                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           680650                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           342037                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           624607                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          3044637                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           453319                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           439509                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           790648                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           692012                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           980024                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10         1595371                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          142420                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          756981                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13         1418399                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14         1120846                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          781086                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           224508                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            90071                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           179736                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           129049                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           182562                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            96105                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            88977                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           164926                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           142253                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           147745                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          123586                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          136574                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           70427                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          157811                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          112086                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          264923                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                     14.43                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     31.13                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                1108243129934                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               73989900000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           1385705254934                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    74891.43                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   4999.99                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               93641.41                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                    14117                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        1                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 9673664                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1524070                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                65.37                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               65.94                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             15820884                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2613922                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  31746                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  48877                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 153290                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 211741                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                 403408                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                 509955                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                 743617                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                 867054                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                1048928                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                1135403                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10               1193329                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11               1208120                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12               1136397                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13               1081783                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                932069                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                845538                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                681515                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                594101                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                452063                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                382081                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                278664                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                232612                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                162922                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                134553                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                 90826                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                 74034                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                 47911                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                 38628                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                 24088                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                 19157                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                 19147                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                 14440                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    20                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    31                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                  2516                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 26374                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 31637                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 64391                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 69653                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 96008                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                100028                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                117610                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                120359                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                132706                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                134423                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                142317                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                143133                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                148594                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                149148                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                152587                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                146779                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                 84879                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                 79164                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                 56913                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                 53733                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                 39118                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                 37105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                 28043                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                 26826                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                 20433                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                 19348                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                 14656                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                 14044                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                 10646                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                  9976                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  7387                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  7114                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  5277                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  4964                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  3740                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  3571                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                  2659                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                  2584                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                   597                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                   184                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                    28                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                    22                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      5911571                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   185.228921                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   162.212395                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   129.775687                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        25019      0.42%      0.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      4368794     73.90%     74.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       960178     16.24%     90.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       293462      4.96%     95.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       120973      2.05%     97.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        59431      1.01%     98.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        32740      0.55%     99.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        19136      0.32%     99.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        31838      0.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      5911571                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       144433                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    102.455623                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    89.418335                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    50.910079                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15           623      0.43%      0.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31         6060      4.20%      4.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47        11643      8.06%     12.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63        15605     10.80%     23.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79        18085     12.52%     36.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95        18989     13.15%     49.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111        17863     12.37%     61.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127        15508     10.74%     72.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143        12084      8.37%     80.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159         8892      6.16%     86.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175         6396      4.43%     91.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191         4492      3.11%     94.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207         2898      2.01%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223         1911      1.32%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239         1259      0.87%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255          788      0.55%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-271          533      0.37%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::272-287          314      0.22%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-303          203      0.14%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::304-319          121      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-335           78      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::336-351           39      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::352-367           23      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::368-383           10      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-399            9      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::400-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::416-431            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::432-447            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::448-463            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       144433                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       144433                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.002846                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.002593                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.097387                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          144255     99.88%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              75      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              39      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              31      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              14      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       144433                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             947070720                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ               65464768                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              147925696                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys             1012536576                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           167291008                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                     8472.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                     1323.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  9058.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  1496.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                       76.53                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   66.19                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  10.34                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 111776292060                       # Total gap between requests
system.mem_ctrls1.avgGap                     12126.66                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus00.inst         1536                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus00.data        21248                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.data      8422400                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.data     59483584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.data     58661888                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.data     58205952                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.data     57923840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.data     58716096                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.data     58863680                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.data     59198464                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.data     57946048                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.data     58158016                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.data     57931712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.data     59449024                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.data     59964608                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.data     59470528                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.data     58003520                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.data     58588352                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.data     57994560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus18.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus18.data         1792                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus19.inst         1792                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus19.data          256                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus20.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus20.data         1152                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    147925696                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus00.inst 13741.731945198795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus00.data 190093.958575249999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.inst 17177.164931498493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.data 75350496.832840055227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.inst 30918.896876697287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.data 532166319.314919173717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.inst 28628.608219164154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.data 524815065.296402215958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.inst 30918.896876697287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.data 520736061.197335720062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.inst 30918.896876697287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.data 518212163.096734225750                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.inst 33209.185534230419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.data 525300033.919634878635                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.inst 33209.185534230419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.data 526620385.330702722073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.inst 28628.608219164154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.data 529615510.322591662407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.inst 27483.463890397590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.data 518410845.637775182724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.inst 32064.041205463855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.data 520307204.646212637424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.inst 32064.041205463855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.data 518282589.472953319550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.inst 29773.752547930722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.data 531857130.346152245998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.inst 28628.608219164154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.data 536469771.702423930168                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.inst 30918.896876697287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.data 532049514.593384981155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.inst 29773.752547930722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.data 518925015.441391408443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.inst 30918.896876697287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.data 524157179.879525840282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.inst 28628.608219164154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.data 518844855.338377714157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus18.inst 20612.597917798190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus18.data 16032.020602731927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus19.inst 16032.020602731927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus19.data 2290.288657533132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus20.inst 18322.309260265058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus20.data 10306.298958899095                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 1323408373.853493213654                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.inst           24                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.data          332                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.data       139624                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.data       999410                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.data       972902                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.data       973554                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.data       963922                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.data       980594                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.data       984598                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.data       986644                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.data       974994                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.data       974586                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.data       972034                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.data       992618                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.data       997216                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.data       992066                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.data       967834                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.data       975252                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.data       971654                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus18.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus18.data           28                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus19.inst           28                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus19.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus20.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus20.data           18                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2613922                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.inst      2368284                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.data     33711026                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.inst      3327140                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.data  13501628668                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.inst      5983082                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.data  86153063333                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.inst      5925392                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.data  85508819919                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.inst      4807818                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.data  84819130003                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.inst      6004260                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.data  85035422973                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.inst      5675110                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.data  85817144745                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.inst      5638540                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.data  87120333027                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.inst      5375574                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.data  86926376836                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.inst      5305264                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.data  84481196616                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.inst      5446102                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.data  86390892205                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.inst      7287728                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.data  84349763468                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.inst      6603710                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.data  87278337403                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.inst      4389482                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.data  87184094056                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.inst      5825406                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.data  86593533992                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.inst      4817098                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.data  85110064831                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.inst      6286880                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.data  84742332120                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.inst      6211950                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.data  84540528337                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus18.inst      6946030                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus18.data      4383488                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus19.inst      3220414                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus19.data       552270                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus20.inst      4460824                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus20.data      2039530                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 3366393930305                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.inst     98678.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.data    101539.23                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.inst    110904.67                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.data     96699.91                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.inst    110797.81                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.data     86203.92                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.inst    118507.84                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.data     87890.48                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.inst     89033.67                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.data     87123.19                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.inst    111190.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.data     88218.16                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.inst     97846.72                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.data     87515.47                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.inst     97216.21                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.data     88483.15                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.inst    107511.48                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.data     88103.08                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.inst    110526.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.data     86647.91                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.inst     97251.82                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.data     88643.68                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.inst    130138.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.data     86776.56                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.inst    126994.42                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.data     87927.42                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.inst     87789.64                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.data     87427.49                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.inst    107877.89                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.data     87286.06                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.inst     92636.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.data     87938.70                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.inst    116423.70                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.data     86892.75                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.inst    124239.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.data     87006.82                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus18.inst    192945.28                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus18.data    156553.14                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus19.inst    115014.79                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus19.data    138067.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus20.inst    139400.75                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus20.data    113307.22                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1287870.84                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   65.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         21610745100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy         11486353065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        53458172460                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6031214100                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    8823157200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     50709166500                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy       219640320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      152338448745                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower      1362.886802                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE    174765273                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   3732300000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 107869238189                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         20597971800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         10948051290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        52199361900                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        6033975480                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    8823157200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     50710853700                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy       218193120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      149531564490                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower      1337.775180                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE    168217987                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   3732300000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 107875785475                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu20.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu20.pwrStateResidencyTicks::ON  957954544636                       # Cumulative time (in ticks) in various power states
system.cpu20.pwrStateResidencyTicks::OFF 111776303462                       # Cumulative time (in ticks) in various power states
system.cpu20.icache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu20.icache.demand_hits::.cpu20.inst   1961280590                       # number of demand (read+write) hits
system.cpu20.icache.demand_hits::.switch_cpus20.inst     50642005                       # number of demand (read+write) hits
system.cpu20.icache.demand_hits::total     2011922595                       # number of demand (read+write) hits
system.cpu20.icache.overall_hits::.cpu20.inst   1961280590                       # number of overall hits
system.cpu20.icache.overall_hits::.switch_cpus20.inst     50642005                       # number of overall hits
system.cpu20.icache.overall_hits::total    2011922595                       # number of overall hits
system.cpu20.icache.demand_misses::.cpu20.inst          785                       # number of demand (read+write) misses
system.cpu20.icache.demand_misses::.switch_cpus20.inst           54                       # number of demand (read+write) misses
system.cpu20.icache.demand_misses::total          839                       # number of demand (read+write) misses
system.cpu20.icache.overall_misses::.cpu20.inst          785                       # number of overall misses
system.cpu20.icache.overall_misses::.switch_cpus20.inst           54                       # number of overall misses
system.cpu20.icache.overall_misses::total          839                       # number of overall misses
system.cpu20.icache.demand_miss_latency::.switch_cpus20.inst     14071248                       # number of demand (read+write) miss cycles
system.cpu20.icache.demand_miss_latency::total     14071248                       # number of demand (read+write) miss cycles
system.cpu20.icache.overall_miss_latency::.switch_cpus20.inst     14071248                       # number of overall miss cycles
system.cpu20.icache.overall_miss_latency::total     14071248                       # number of overall miss cycles
system.cpu20.icache.demand_accesses::.cpu20.inst   1961281375                       # number of demand (read+write) accesses
system.cpu20.icache.demand_accesses::.switch_cpus20.inst     50642059                       # number of demand (read+write) accesses
system.cpu20.icache.demand_accesses::total   2011923434                       # number of demand (read+write) accesses
system.cpu20.icache.overall_accesses::.cpu20.inst   1961281375                       # number of overall (read+write) accesses
system.cpu20.icache.overall_accesses::.switch_cpus20.inst     50642059                       # number of overall (read+write) accesses
system.cpu20.icache.overall_accesses::total   2011923434                       # number of overall (read+write) accesses
system.cpu20.icache.demand_miss_rate::.cpu20.inst     0.000000                       # miss rate for demand accesses
system.cpu20.icache.demand_miss_rate::.switch_cpus20.inst     0.000001                       # miss rate for demand accesses
system.cpu20.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu20.icache.overall_miss_rate::.cpu20.inst     0.000000                       # miss rate for overall accesses
system.cpu20.icache.overall_miss_rate::.switch_cpus20.inst     0.000001                       # miss rate for overall accesses
system.cpu20.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu20.icache.demand_avg_miss_latency::.switch_cpus20.inst 260578.666667                       # average overall miss latency
system.cpu20.icache.demand_avg_miss_latency::total 16771.451728                       # average overall miss latency
system.cpu20.icache.overall_avg_miss_latency::.switch_cpus20.inst 260578.666667                       # average overall miss latency
system.cpu20.icache.overall_avg_miss_latency::total 16771.451728                       # average overall miss latency
system.cpu20.icache.blocked_cycles::no_mshrs         3627                       # number of cycles access was blocked
system.cpu20.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu20.icache.avg_blocked_cycles::no_mshrs   453.375000                       # average number of cycles each access was blocked
system.cpu20.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu20.icache.writebacks::.writebacks          192                       # number of writebacks
system.cpu20.icache.writebacks::total             192                       # number of writebacks
system.cpu20.icache.demand_mshr_hits::.switch_cpus20.inst           23                       # number of demand (read+write) MSHR hits
system.cpu20.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu20.icache.overall_mshr_hits::.switch_cpus20.inst           23                       # number of overall MSHR hits
system.cpu20.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu20.icache.demand_mshr_misses::.switch_cpus20.inst           31                       # number of demand (read+write) MSHR misses
system.cpu20.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu20.icache.overall_mshr_misses::.switch_cpus20.inst           31                       # number of overall MSHR misses
system.cpu20.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu20.icache.demand_mshr_miss_latency::.switch_cpus20.inst     10291143                       # number of demand (read+write) MSHR miss cycles
system.cpu20.icache.demand_mshr_miss_latency::total     10291143                       # number of demand (read+write) MSHR miss cycles
system.cpu20.icache.overall_mshr_miss_latency::.switch_cpus20.inst     10291143                       # number of overall MSHR miss cycles
system.cpu20.icache.overall_mshr_miss_latency::total     10291143                       # number of overall MSHR miss cycles
system.cpu20.icache.demand_mshr_miss_rate::.switch_cpus20.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu20.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu20.icache.overall_mshr_miss_rate::.switch_cpus20.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu20.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu20.icache.demand_avg_mshr_miss_latency::.switch_cpus20.inst 331972.354839                       # average overall mshr miss latency
system.cpu20.icache.demand_avg_mshr_miss_latency::total 331972.354839                       # average overall mshr miss latency
system.cpu20.icache.overall_avg_mshr_miss_latency::.switch_cpus20.inst 331972.354839                       # average overall mshr miss latency
system.cpu20.icache.overall_avg_mshr_miss_latency::total 331972.354839                       # average overall mshr miss latency
system.cpu20.icache.replacements                  192                       # number of replacements
system.cpu20.icache.ReadReq_hits::.cpu20.inst   1961280590                       # number of ReadReq hits
system.cpu20.icache.ReadReq_hits::.switch_cpus20.inst     50642005                       # number of ReadReq hits
system.cpu20.icache.ReadReq_hits::total    2011922595                       # number of ReadReq hits
system.cpu20.icache.ReadReq_misses::.cpu20.inst          785                       # number of ReadReq misses
system.cpu20.icache.ReadReq_misses::.switch_cpus20.inst           54                       # number of ReadReq misses
system.cpu20.icache.ReadReq_misses::total          839                       # number of ReadReq misses
system.cpu20.icache.ReadReq_miss_latency::.switch_cpus20.inst     14071248                       # number of ReadReq miss cycles
system.cpu20.icache.ReadReq_miss_latency::total     14071248                       # number of ReadReq miss cycles
system.cpu20.icache.ReadReq_accesses::.cpu20.inst   1961281375                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.ReadReq_accesses::.switch_cpus20.inst     50642059                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.ReadReq_accesses::total   2011923434                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.ReadReq_miss_rate::.cpu20.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_miss_rate::.switch_cpus20.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_avg_miss_latency::.switch_cpus20.inst 260578.666667                       # average ReadReq miss latency
system.cpu20.icache.ReadReq_avg_miss_latency::total 16771.451728                       # average ReadReq miss latency
system.cpu20.icache.ReadReq_mshr_hits::.switch_cpus20.inst           23                       # number of ReadReq MSHR hits
system.cpu20.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu20.icache.ReadReq_mshr_misses::.switch_cpus20.inst           31                       # number of ReadReq MSHR misses
system.cpu20.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu20.icache.ReadReq_mshr_miss_latency::.switch_cpus20.inst     10291143                       # number of ReadReq MSHR miss cycles
system.cpu20.icache.ReadReq_mshr_miss_latency::total     10291143                       # number of ReadReq MSHR miss cycles
system.cpu20.icache.ReadReq_mshr_miss_rate::.switch_cpus20.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus20.inst 331972.354839                       # average ReadReq mshr miss latency
system.cpu20.icache.ReadReq_avg_mshr_miss_latency::total 331972.354839                       # average ReadReq mshr miss latency
system.cpu20.icache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu20.icache.tags.tagsinuse         622.737620                       # Cycle average of tags in use
system.cpu20.icache.tags.total_refs        2011923411                       # Total number of references to valid blocks.
system.cpu20.icache.tags.sampled_refs             816                       # Sample count of references to valid blocks.
system.cpu20.icache.tags.avg_refs        2465592.415441                       # Average number of references to valid blocks.
system.cpu20.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu20.icache.tags.occ_blocks::.cpu20.inst   619.664920                       # Average occupied blocks per requestor
system.cpu20.icache.tags.occ_blocks::.switch_cpus20.inst     3.072700                       # Average occupied blocks per requestor
system.cpu20.icache.tags.occ_percent::.cpu20.inst     0.993053                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_percent::.switch_cpus20.inst     0.004924                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_percent::total     0.997977                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu20.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu20.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu20.icache.tags.tag_accesses     78465014742                       # Number of tag accesses
system.cpu20.icache.tags.data_accesses    78465014742                       # Number of data accesses
system.cpu20.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu20.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu20.dcache.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu20.dcache.demand_hits::.cpu20.data    760354771                       # number of demand (read+write) hits
system.cpu20.dcache.demand_hits::.switch_cpus20.data    153426209                       # number of demand (read+write) hits
system.cpu20.dcache.demand_hits::total      913780980                       # number of demand (read+write) hits
system.cpu20.dcache.overall_hits::.cpu20.data    760354771                       # number of overall hits
system.cpu20.dcache.overall_hits::.switch_cpus20.data    153426209                       # number of overall hits
system.cpu20.dcache.overall_hits::total     913780980                       # number of overall hits
system.cpu20.dcache.demand_misses::.cpu20.data      7127228                       # number of demand (read+write) misses
system.cpu20.dcache.demand_misses::.switch_cpus20.data      5291360                       # number of demand (read+write) misses
system.cpu20.dcache.demand_misses::total     12418588                       # number of demand (read+write) misses
system.cpu20.dcache.overall_misses::.cpu20.data      7127228                       # number of overall misses
system.cpu20.dcache.overall_misses::.switch_cpus20.data      5291360                       # number of overall misses
system.cpu20.dcache.overall_misses::total     12418588                       # number of overall misses
system.cpu20.dcache.demand_miss_latency::.switch_cpus20.data  63212970369                       # number of demand (read+write) miss cycles
system.cpu20.dcache.demand_miss_latency::total  63212970369                       # number of demand (read+write) miss cycles
system.cpu20.dcache.overall_miss_latency::.switch_cpus20.data  63212970369                       # number of overall miss cycles
system.cpu20.dcache.overall_miss_latency::total  63212970369                       # number of overall miss cycles
system.cpu20.dcache.demand_accesses::.cpu20.data    767481999                       # number of demand (read+write) accesses
system.cpu20.dcache.demand_accesses::.switch_cpus20.data    158717569                       # number of demand (read+write) accesses
system.cpu20.dcache.demand_accesses::total    926199568                       # number of demand (read+write) accesses
system.cpu20.dcache.overall_accesses::.cpu20.data    767481999                       # number of overall (read+write) accesses
system.cpu20.dcache.overall_accesses::.switch_cpus20.data    158717569                       # number of overall (read+write) accesses
system.cpu20.dcache.overall_accesses::total    926199568                       # number of overall (read+write) accesses
system.cpu20.dcache.demand_miss_rate::.cpu20.data     0.009287                       # miss rate for demand accesses
system.cpu20.dcache.demand_miss_rate::.switch_cpus20.data     0.033338                       # miss rate for demand accesses
system.cpu20.dcache.demand_miss_rate::total     0.013408                       # miss rate for demand accesses
system.cpu20.dcache.overall_miss_rate::.cpu20.data     0.009287                       # miss rate for overall accesses
system.cpu20.dcache.overall_miss_rate::.switch_cpus20.data     0.033338                       # miss rate for overall accesses
system.cpu20.dcache.overall_miss_rate::total     0.013408                       # miss rate for overall accesses
system.cpu20.dcache.demand_avg_miss_latency::.switch_cpus20.data 11946.450510                       # average overall miss latency
system.cpu20.dcache.demand_avg_miss_latency::total  5090.189832                       # average overall miss latency
system.cpu20.dcache.overall_avg_miss_latency::.switch_cpus20.data 11946.450510                       # average overall miss latency
system.cpu20.dcache.overall_avg_miss_latency::total  5090.189832                       # average overall miss latency
system.cpu20.dcache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu20.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu20.dcache.writebacks::.writebacks      7452598                       # number of writebacks
system.cpu20.dcache.writebacks::total         7452598                       # number of writebacks
system.cpu20.dcache.demand_mshr_hits::.switch_cpus20.data      4335450                       # number of demand (read+write) MSHR hits
system.cpu20.dcache.demand_mshr_hits::total      4335450                       # number of demand (read+write) MSHR hits
system.cpu20.dcache.overall_mshr_hits::.switch_cpus20.data      4335450                       # number of overall MSHR hits
system.cpu20.dcache.overall_mshr_hits::total      4335450                       # number of overall MSHR hits
system.cpu20.dcache.demand_mshr_misses::.switch_cpus20.data       955910                       # number of demand (read+write) MSHR misses
system.cpu20.dcache.demand_mshr_misses::total       955910                       # number of demand (read+write) MSHR misses
system.cpu20.dcache.overall_mshr_misses::.switch_cpus20.data       955910                       # number of overall MSHR misses
system.cpu20.dcache.overall_mshr_misses::total       955910                       # number of overall MSHR misses
system.cpu20.dcache.demand_mshr_miss_latency::.switch_cpus20.data   9827908542                       # number of demand (read+write) MSHR miss cycles
system.cpu20.dcache.demand_mshr_miss_latency::total   9827908542                       # number of demand (read+write) MSHR miss cycles
system.cpu20.dcache.overall_mshr_miss_latency::.switch_cpus20.data   9827908542                       # number of overall MSHR miss cycles
system.cpu20.dcache.overall_mshr_miss_latency::total   9827908542                       # number of overall MSHR miss cycles
system.cpu20.dcache.demand_mshr_miss_rate::.switch_cpus20.data     0.006023                       # mshr miss rate for demand accesses
system.cpu20.dcache.demand_mshr_miss_rate::total     0.001032                       # mshr miss rate for demand accesses
system.cpu20.dcache.overall_mshr_miss_rate::.switch_cpus20.data     0.006023                       # mshr miss rate for overall accesses
system.cpu20.dcache.overall_mshr_miss_rate::total     0.001032                       # mshr miss rate for overall accesses
system.cpu20.dcache.demand_avg_mshr_miss_latency::.switch_cpus20.data 10281.206957                       # average overall mshr miss latency
system.cpu20.dcache.demand_avg_mshr_miss_latency::total 10281.206957                       # average overall mshr miss latency
system.cpu20.dcache.overall_avg_mshr_miss_latency::.switch_cpus20.data 10281.206957                       # average overall mshr miss latency
system.cpu20.dcache.overall_avg_mshr_miss_latency::total 10281.206957                       # average overall mshr miss latency
system.cpu20.dcache.replacements              8082932                       # number of replacements
system.cpu20.dcache.ReadReq_hits::.cpu20.data    410300347                       # number of ReadReq hits
system.cpu20.dcache.ReadReq_hits::.switch_cpus20.data     75438317                       # number of ReadReq hits
system.cpu20.dcache.ReadReq_hits::total     485738664                       # number of ReadReq hits
system.cpu20.dcache.ReadReq_misses::.cpu20.data      3593330                       # number of ReadReq misses
system.cpu20.dcache.ReadReq_misses::.switch_cpus20.data      5291346                       # number of ReadReq misses
system.cpu20.dcache.ReadReq_misses::total      8884676                       # number of ReadReq misses
system.cpu20.dcache.ReadReq_miss_latency::.switch_cpus20.data  63212833593                       # number of ReadReq miss cycles
system.cpu20.dcache.ReadReq_miss_latency::total  63212833593                       # number of ReadReq miss cycles
system.cpu20.dcache.ReadReq_accesses::.cpu20.data    413893677                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.ReadReq_accesses::.switch_cpus20.data     80729663                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.ReadReq_accesses::total    494623340                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.ReadReq_miss_rate::.cpu20.data     0.008682                       # miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_miss_rate::.switch_cpus20.data     0.065544                       # miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_miss_rate::total     0.017963                       # miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_avg_miss_latency::.switch_cpus20.data 11946.456269                       # average ReadReq miss latency
system.cpu20.dcache.ReadReq_avg_miss_latency::total  7114.815846                       # average ReadReq miss latency
system.cpu20.dcache.ReadReq_mshr_hits::.switch_cpus20.data      4335443                       # number of ReadReq MSHR hits
system.cpu20.dcache.ReadReq_mshr_hits::total      4335443                       # number of ReadReq MSHR hits
system.cpu20.dcache.ReadReq_mshr_misses::.switch_cpus20.data       955903                       # number of ReadReq MSHR misses
system.cpu20.dcache.ReadReq_mshr_misses::total       955903                       # number of ReadReq MSHR misses
system.cpu20.dcache.ReadReq_mshr_miss_latency::.switch_cpus20.data   9827838486                       # number of ReadReq MSHR miss cycles
system.cpu20.dcache.ReadReq_mshr_miss_latency::total   9827838486                       # number of ReadReq MSHR miss cycles
system.cpu20.dcache.ReadReq_mshr_miss_rate::.switch_cpus20.data     0.011841                       # mshr miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_mshr_miss_rate::total     0.001933                       # mshr miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus20.data 10281.208957                       # average ReadReq mshr miss latency
system.cpu20.dcache.ReadReq_avg_mshr_miss_latency::total 10281.208957                       # average ReadReq mshr miss latency
system.cpu20.dcache.WriteReq_hits::.cpu20.data    350054424                       # number of WriteReq hits
system.cpu20.dcache.WriteReq_hits::.switch_cpus20.data     77987892                       # number of WriteReq hits
system.cpu20.dcache.WriteReq_hits::total    428042316                       # number of WriteReq hits
system.cpu20.dcache.WriteReq_misses::.cpu20.data      3533898                       # number of WriteReq misses
system.cpu20.dcache.WriteReq_misses::.switch_cpus20.data           14                       # number of WriteReq misses
system.cpu20.dcache.WriteReq_misses::total      3533912                       # number of WriteReq misses
system.cpu20.dcache.WriteReq_miss_latency::.switch_cpus20.data       136776                       # number of WriteReq miss cycles
system.cpu20.dcache.WriteReq_miss_latency::total       136776                       # number of WriteReq miss cycles
system.cpu20.dcache.WriteReq_accesses::.cpu20.data    353588322                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_accesses::.switch_cpus20.data     77987906                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_accesses::total    431576228                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_miss_rate::.cpu20.data     0.009994                       # miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_miss_rate::.switch_cpus20.data     0.000000                       # miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_miss_rate::total     0.008188                       # miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_avg_miss_latency::.switch_cpus20.data  9769.714286                       # average WriteReq miss latency
system.cpu20.dcache.WriteReq_avg_miss_latency::total     0.038704                       # average WriteReq miss latency
system.cpu20.dcache.WriteReq_mshr_hits::.switch_cpus20.data            7                       # number of WriteReq MSHR hits
system.cpu20.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu20.dcache.WriteReq_mshr_misses::.switch_cpus20.data            7                       # number of WriteReq MSHR misses
system.cpu20.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu20.dcache.WriteReq_mshr_miss_latency::.switch_cpus20.data        70056                       # number of WriteReq MSHR miss cycles
system.cpu20.dcache.WriteReq_mshr_miss_latency::total        70056                       # number of WriteReq MSHR miss cycles
system.cpu20.dcache.WriteReq_mshr_miss_rate::.switch_cpus20.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus20.data        10008                       # average WriteReq mshr miss latency
system.cpu20.dcache.WriteReq_avg_mshr_miss_latency::total        10008                       # average WriteReq mshr miss latency
system.cpu20.dcache.LoadLockedReq_hits::.cpu20.data     18248015                       # number of LoadLockedReq hits
system.cpu20.dcache.LoadLockedReq_hits::.switch_cpus20.data      4351777                       # number of LoadLockedReq hits
system.cpu20.dcache.LoadLockedReq_hits::total     22599792                       # number of LoadLockedReq hits
system.cpu20.dcache.LoadLockedReq_misses::.cpu20.data           43                       # number of LoadLockedReq misses
system.cpu20.dcache.LoadLockedReq_misses::.switch_cpus20.data           12                       # number of LoadLockedReq misses
system.cpu20.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu20.dcache.LoadLockedReq_miss_latency::.switch_cpus20.data       140529                       # number of LoadLockedReq miss cycles
system.cpu20.dcache.LoadLockedReq_miss_latency::total       140529                       # number of LoadLockedReq miss cycles
system.cpu20.dcache.LoadLockedReq_accesses::.cpu20.data     18248058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_accesses::.switch_cpus20.data      4351789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_accesses::total     22599847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_miss_rate::.cpu20.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_miss_rate::.switch_cpus20.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus20.data 11710.750000                       # average LoadLockedReq miss latency
system.cpu20.dcache.LoadLockedReq_avg_miss_latency::total  2555.072727                       # average LoadLockedReq miss latency
system.cpu20.dcache.LoadLockedReq_mshr_hits::.switch_cpus20.data            5                       # number of LoadLockedReq MSHR hits
system.cpu20.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu20.dcache.LoadLockedReq_mshr_misses::.switch_cpus20.data            7                       # number of LoadLockedReq MSHR misses
system.cpu20.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu20.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus20.data        74226                       # number of LoadLockedReq MSHR miss cycles
system.cpu20.dcache.LoadLockedReq_mshr_miss_latency::total        74226                       # number of LoadLockedReq MSHR miss cycles
system.cpu20.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus20.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus20.data 10603.714286                       # average LoadLockedReq mshr miss latency
system.cpu20.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10603.714286                       # average LoadLockedReq mshr miss latency
system.cpu20.dcache.StoreCondReq_hits::.cpu20.data     18248058                       # number of StoreCondReq hits
system.cpu20.dcache.StoreCondReq_hits::.switch_cpus20.data      4351771                       # number of StoreCondReq hits
system.cpu20.dcache.StoreCondReq_hits::total     22599829                       # number of StoreCondReq hits
system.cpu20.dcache.StoreCondReq_accesses::.cpu20.data     18248058                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_accesses::.switch_cpus20.data      4351771                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_accesses::total     22599829                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.cpu20.dcache.tags.tagsinuse         255.998718                       # Cycle average of tags in use
system.cpu20.dcache.tags.total_refs         967063789                       # Total number of references to valid blocks.
system.cpu20.dcache.tags.sampled_refs         8083188                       # Sample count of references to valid blocks.
system.cpu20.dcache.tags.avg_refs          119.638908                       # Average number of references to valid blocks.
system.cpu20.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu20.dcache.tags.occ_blocks::.cpu20.data   235.521025                       # Average occupied blocks per requestor
system.cpu20.dcache.tags.occ_blocks::.switch_cpus20.data    20.477693                       # Average occupied blocks per requestor
system.cpu20.dcache.tags.occ_percent::.cpu20.data     0.920004                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_percent::.switch_cpus20.data     0.079991                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu20.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu20.dcache.tags.tag_accesses     31092858996                       # Number of tag accesses
system.cpu20.dcache.tags.data_accesses    31092858996                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus00.data      1585169                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus01.data       110356                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus18.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus18.data      1125674                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus19.data       691234                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus20.data       955904                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4468338                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus00.data      1585169                       # number of overall hits
system.l2.overall_hits::.switch_cpus01.data       110356                       # number of overall hits
system.l2.overall_hits::.switch_cpus18.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus18.data      1125674                       # number of overall hits
system.l2.overall_hits::.switch_cpus19.data       691234                       # number of overall hits
system.l2.overall_hits::.switch_cpus20.data       955904                       # number of overall hits
system.l2.overall_hits::total                 4468338                       # number of overall hits
system.l2.demand_misses::.switch_cpus00.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus00.data          355                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus01.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus01.data       296869                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus18.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus18.data           20                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus19.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus19.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus20.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus20.data           13                       # number of demand (read+write) misses
system.l2.demand_misses::total                 297429                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus00.inst           32                       # number of overall misses
system.l2.overall_misses::.switch_cpus00.data          355                       # number of overall misses
system.l2.overall_misses::.switch_cpus01.inst           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus01.data       296869                       # number of overall misses
system.l2.overall_misses::.switch_cpus18.inst           36                       # number of overall misses
system.l2.overall_misses::.switch_cpus18.data           20                       # number of overall misses
system.l2.overall_misses::.switch_cpus19.inst           32                       # number of overall misses
system.l2.overall_misses::.switch_cpus19.data            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus20.inst           31                       # number of overall misses
system.l2.overall_misses::.switch_cpus20.data           13                       # number of overall misses
system.l2.overall_misses::total                297429                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus00.inst      9942307                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus00.data     51668802                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus01.inst      9913394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus01.data  24998958234                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus18.inst     11135985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus18.data      3620442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus19.inst      9881616                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus19.data       531258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus20.inst     10243602                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus20.data      4048399                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25109944039                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus00.inst      9942307                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus00.data     51668802                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus01.inst      9913394                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus01.data  24998958234                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus18.inst     11135985                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus18.data      3620442                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus19.inst      9881616                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus19.data       531258                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus20.inst     10243602                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus20.data      4048399                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25109944039                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus00.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus00.data      1585524                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus01.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus01.data       407225                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus18.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus18.data      1125694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus19.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus19.data       691237                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus20.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus20.data       955917                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4765767                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.data      1585524                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus01.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus01.data       407225                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus18.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus18.data      1125694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus19.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus19.data       691237                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus20.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus20.data       955917                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4765767                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus00.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus00.data     0.000224                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus01.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus01.data     0.729005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus18.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus18.data     0.000018                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus19.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus19.data     0.000004                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus20.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus20.data     0.000014                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062409                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus00.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus00.data     0.000224                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus01.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus01.data     0.729005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus18.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus18.data     0.000018                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus19.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus19.data     0.000004                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus20.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus20.data     0.000014                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062409                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus00.inst 310697.093750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus00.data 145545.921127                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus01.inst 260878.789474                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus01.data 84208.719112                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus18.inst 309332.916667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus18.data 181022.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus19.inst 308800.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus19.data       177086                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus20.inst 330438.774194                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus20.data 311415.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84423.321327                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.inst 310697.093750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.data 145545.921127                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus01.inst 260878.789474                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus01.data 84208.719112                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus18.inst 309332.916667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus18.data 181022.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus19.inst 308800.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus19.data       177086                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus20.inst 330438.774194                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus20.data 311415.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84423.321327                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1385                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         9                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     153.888889                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              130829                       # number of writebacks
system.l2.writebacks::total                    130829                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus00.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus00.data          355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus01.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus01.data       296869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus18.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus18.data           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus19.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus19.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus20.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus20.data           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            297429                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.data          355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus01.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus01.data       296869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus18.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus18.data           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus19.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus19.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus20.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus20.data           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           297429                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus00.inst      9669111                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus00.data     48633084                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus01.inst      9587938                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus01.data  22458606201                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus18.inst     10827346                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus18.data      3449063                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus19.inst      9608204                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus19.data       505473                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus20.inst      9979819                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus20.data      3937146                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22564803385                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.inst      9669111                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.data     48633084                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus01.inst      9587938                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus01.data  22458606201                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus18.inst     10827346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus18.data      3449063                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus19.inst      9608204                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus19.data       505473                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus20.inst      9979819                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus20.data      3937146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22564803385                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus00.data     0.000224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus01.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus01.data     0.729005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus18.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus18.data     0.000018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus19.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus19.data     0.000004                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus20.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus20.data     0.000014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062409                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.data     0.000224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus01.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus01.data     0.729005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus18.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus18.data     0.000018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus19.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus19.data     0.000004                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus20.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus20.data     0.000014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.062409                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.inst 302159.718750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.data 136994.602817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus01.inst 252314.157895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus01.data 75651.570898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus18.inst 300759.611111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus18.data 172453.150000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus19.inst 300256.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus19.data       168491                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus20.inst 321929.645161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus20.data 302857.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75866.184484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.inst 302159.718750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.data 136994.602817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus01.inst 252314.157895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus01.data 75651.570898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus18.inst 300759.611111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus18.data 172453.150000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus19.inst 300256.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus19.data       168491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus20.inst 321929.645161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus20.data 302857.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75866.184484                       # average overall mshr miss latency
system.l2.replacements                         131665                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2780985                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2780985                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2780985                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2780985                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          168                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              168                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          168                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          168                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_misses::.switch_cpus01.data       107666                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             107666                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus01.data   3443834341                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   3443834341                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus01.data       107666                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           107666                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus01.data 31986.275528                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 31986.275528                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus01.data       107666                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        107666                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus01.data   2526004680                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2526004680                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus01.data 23461.489049                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23461.489049                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.switch_cpus01.data       115864                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           115864                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus01.data   3587595574                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total   3587595574                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus01.data       115864                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         115864                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus01.data 30963.850497                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 30963.850497                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus01.data       115864                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       115864                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus01.data   2650806726                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   2650806726                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus01.data 22878.605313                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22878.605313                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeFailReq_misses::.switch_cpus01.data          561                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_misses::total          561                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_miss_latency::.switch_cpus01.data    293352313                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_miss_latency::total    293352313                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_accesses::.switch_cpus01.data          561                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_accesses::total          561                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_miss_rate::.switch_cpus01.data            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_miss_latency::.switch_cpus01.data 522909.648841                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_avg_miss_latency::total 522909.648841                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_mshr_misses::.switch_cpus01.data          561                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_misses::total          561                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_miss_latency::.switch_cpus01.data    234883318                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_latency::total    234883318                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::.switch_cpus01.data 418686.841355                       # average SCUpgradeFailReq mshr miss latency
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::total 418686.841355                       # average SCUpgradeFailReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus00.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus01.data          138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus18.data           27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus19.data           44                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus20.data            7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   232                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus01.data       136385                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136385                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus01.data  18844845849                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18844845849                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus00.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus01.data       136523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus18.data           27                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus19.data           44                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus20.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            136617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus01.data     0.998989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998302                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus01.data 138173.888983                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 138173.888983                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus01.data       136385                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136385                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus01.data  17676481589                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17676481589                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus01.data     0.998989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998302                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus01.data 129607.226521                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 129607.226521                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus18.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus00.inst           32                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus01.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus18.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus19.inst           32                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus20.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              169                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus00.inst      9942307                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus01.inst      9913394                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus18.inst     11135985                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus19.inst      9881616                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus20.inst     10243602                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51116904                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus00.inst           32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus01.inst           38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus18.inst           37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus19.inst           32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus20.inst           31                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            170                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus00.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus01.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus18.inst     0.972973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus19.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus20.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.994118                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus00.inst 310697.093750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus01.inst 260878.789474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus18.inst 309332.916667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus19.inst 308800.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus20.inst 330438.774194                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 302466.887574                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus00.inst           32                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus01.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus18.inst           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus19.inst           32                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus20.inst           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          169                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus00.inst      9669111                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus01.inst      9587938                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus18.inst     10827346                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus19.inst      9608204                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus20.inst      9979819                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49672418                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus01.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus18.inst     0.972973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus19.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus20.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.994118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus00.inst 302159.718750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus01.inst 252314.157895                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus18.inst 300759.611111                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus19.inst 300256.375000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus20.inst 321929.645161                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 293919.633136                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus00.data      1585153                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus01.data       110218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus18.data      1125647                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus19.data       691190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus20.data       955897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4468105                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus00.data          355                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus01.data       160484                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus18.data           20                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus19.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus20.data           13                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          160875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus00.data     51668802                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus01.data   6154112385                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus18.data      3620442                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus19.data       531258                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus20.data      4048399                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6213981286                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus00.data      1585508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus01.data       270702                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus18.data      1125667                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus19.data       691193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus20.data       955910                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4628980                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus00.data     0.000224                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus01.data     0.592844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus18.data     0.000018                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus19.data     0.000004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus20.data     0.000014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034754                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus00.data 145545.921127                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus01.data 38347.202120                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus18.data 181022.100000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus19.data       177086                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus20.data 311415.307692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 38626.146300                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus00.data          355                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus01.data       160484                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus18.data           20                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus19.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus20.data           13                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       160875                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus00.data     48633084                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus01.data   4782124612                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus18.data      3449063                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus19.data       505473                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus20.data      3937146                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4838649378                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus00.data     0.000224                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus01.data     0.592844                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus18.data     0.000018                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus19.data     0.000004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus20.data     0.000014                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034754                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus00.data 136994.602817                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus01.data 29798.139453                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus18.data 172453.150000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus19.data       168491                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus20.data 302857.384615                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 30077.074611                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.switch_cpus01.data           99                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              99                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus01.data           99                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            99                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus01.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus01.data           99                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           99                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus01.data      1932624                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1932624                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus01.data 19521.454545                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19521.454545                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32761.729151                       # Cycle average of tags in use
system.l2.tags.total_refs                    43570443                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    337467                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    129.110233                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      59.370446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.data           2080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu01.data    2883.394837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.data    1461.620733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu19.data     971.213452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu20.data    1332.616834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.inst     6.828654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.data    77.837973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus01.inst     7.256424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus01.data 23847.537344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus18.inst     6.860103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus18.data     7.589462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus19.inst     6.828277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus19.data     2.180431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus20.inst     5.999015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus20.data     4.595166                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.data      0.063477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu01.data      0.087994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.data      0.044605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu19.data      0.029639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu20.data      0.040668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.inst     0.000208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.data     0.002375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus01.inst     0.000221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus01.data     0.727769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus18.inst     0.000209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus18.data     0.000232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus19.inst     0.000208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus19.data     0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus20.inst     0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus20.data     0.000140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999809                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32764                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10561                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        20872                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999878                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 153988411                       # Number of tag accesses
system.l2.tags.data_accesses                153988411                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus20.pwrStateResidencyTicks::OFF 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus20.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus20.itb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1069730848098                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
