git clone --depth 1 --no-tags https://github.com/namberino/chips-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689602895
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/mod_N_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685469449
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/universal_shift_register_project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685474650
git clone --depth 1 --no-tags https://github.com/Ruhinaazshaik/PROJECTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685461331
git clone --depth 1 --no-tags https://github.com/Hema-m-01/verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685574249
git clone --depth 1 --no-tags https://github.com/db2260/digital-oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687072126
git clone --depth 1 --no-tags https://github.com/francabrera0/ALU_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687200645
git clone --depth 1 --no-tags https://github.com/tianya0001/OpenMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685930374
git clone --depth 1 --no-tags https://github.com/cristiancristescu5/AMD_AutumnPractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687475748
git clone --depth 1 --no-tags https://github.com/Nsralla/traffic-light-design-for-two-roads.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690489793
git clone --depth 1 --no-tags https://github.com/yuheng03712/ICcontest_univ_pre_2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686581345
git clone --depth 1 --no-tags https://github.com/Om-Dhawan/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686649525
git clone --depth 1 --no-tags https://github.com/2397786244/toy_rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686394011
git clone --depth 1 --no-tags https://github.com/Khalid-Hesham/UART_TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686208420
git clone --depth 1 --no-tags https://github.com/kapi36/Synchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686536714
git clone --depth 1 --no-tags https://github.com/SogolGoodarzi/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686608364
git clone --depth 1 --no-tags https://github.com/Khalid-Hesham/Clock-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686969831
git clone --depth 1 --no-tags https://github.com/lild4d4/re-run-tt03_ac3e-usm_ro-based_tempsens.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686805637
git clone --depth 1 --no-tags https://github.com/mohos455/Spartan6-DSP48A1-With-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690001108
git clone --depth 1 --no-tags https://github.com/vnarayana-455/vlsi-suretrust.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685442908
git clone --depth 1 --no-tags https://github.com/ahmed-elhoseiny/Cache-Controller-Implementation-with-Write-Through-Policy-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685104406
git clone --depth 1 --no-tags https://github.com/achyuthem/Pipelined_MIPS_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685641384
git clone --depth 1 --no-tags https://github.com/MohamedKhaleeed/AES-128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685352086
git clone --depth 1 --no-tags https://github.com/venaikkaran/527_PnR_Optimizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690863568
git clone --depth 1 --no-tags https://github.com/saisanwariya/SimpleSwitch-FIFO-FirstinFirstout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691690631
git clone --depth 1 --no-tags https://github.com/Negin-Safari/RISCV-Multi-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691760958
git clone --depth 1 --no-tags https://github.com/Mohamedfares10/2_Sequance_Detector_Checker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692110197
git clone --depth 1 --no-tags https://github.com/SudarshanKashyapThorve/v-sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688270437
git clone --depth 1 --no-tags https://github.com/IoannisIn/tt_lfsr_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688298840
git clone --depth 1 --no-tags https://github.com/Ethan-Greenwald/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688533214
git clone --depth 1 --no-tags https://github.com/spandoescode/4x4SystolicArray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688699517
git clone --depth 1 --no-tags https://github.com/Tocalon/ContadorVLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690717775
git clone --depth 1 --no-tags https://github.com/AbdullahMahmoudGhazal/PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692384765
git clone --depth 1 --no-tags https://github.com/kugelvlitz/CE-4303_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691272361
git clone --depth 1 --no-tags https://github.com/torjaquintero/cursoverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687542416
git clone --depth 1 --no-tags https://github.com/Jerry20000730/ECE550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692267512
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/Single_Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685238718
git clone --depth 1 --no-tags https://github.com/psuggate/freega.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691837768
git clone --depth 1 --no-tags https://github.com/akarxxx1030/pes_karatsuba_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687333180
git clone --depth 1 --no-tags https://github.com/NesRod/Laboratorios_Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685351013
git clone --depth 1 --no-tags https://github.com/EchoArchipelago/ECE_exp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688760165
git clone --depth 1 --no-tags https://github.com/AD-lite24/Computer-Architechture-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685463871
git clone --depth 1 --no-tags https://github.com/anaglodariu/BeverageMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687050278
git clone --depth 1 --no-tags https://github.com/vaishbv/pes_comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687268049
git clone --depth 1 --no-tags https://github.com/Devid123349/32-bit_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685656637
git clone --depth 1 --no-tags https://github.com/ShilpaResearch15/ModuloSquarer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686901452
git clone --depth 1 --no-tags https://github.com/weirdo367/work_space.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686948772
git clone --depth 1 --no-tags https://github.com/UltramarineW/MIPS-CPU-SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687081496
git clone --depth 1 --no-tags https://github.com/MohamedEmad34/Traffic_Light_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687366692
git clone --depth 1 --no-tags https://github.com/shreyakotagal/pes_graycode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685896551
git clone --depth 1 --no-tags https://github.com/kushal2710/pes_car_ps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685910048
git clone --depth 1 --no-tags https://github.com/Lo-kesh4/PES_bfloat_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685895620
git clone --depth 1 --no-tags https://github.com/Tawfeeq2507/pes_ringcounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685897540
git clone --depth 1 --no-tags https://github.com/Khaja01/pes_add.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685894189
git clone --depth 1 --no-tags https://github.com/daniels6738/ProjetoArqMIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686348732
git clone --depth 1 --no-tags https://github.com/bhartidharm/Floating-Point.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685537382
git clone --depth 1 --no-tags https://github.com/Tiago-o-Oliveira/Mips-CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686654827
git clone --depth 1 --no-tags https://github.com/eyemann/pes_wm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686232987
git clone --depth 1 --no-tags https://github.com/Soniya-Janjuluri/HALF_ADDER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685596758
git clone --depth 1 --no-tags https://github.com/amalnr96/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688035757
git clone --depth 1 --no-tags https://github.com/jirunmin/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688740045
git clone --depth 1 --no-tags https://github.com/BassantAhmedElbakry/Up_Down_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688444580
git clone --depth 1 --no-tags https://github.com/jlo-tech/Subleq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689759411
git clone --depth 1 --no-tags https://github.com/lnikol00/image-resizing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689782891
git clone --depth 1 --no-tags https://github.com/joe-ben-pierce/cse320_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689484847
git clone --depth 1 --no-tags https://github.com/Gyanam01/CRC_Coding-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691539694
git clone --depth 1 --no-tags https://github.com/saveenk50/HDL_Bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691404345
git clone --depth 1 --no-tags https://github.com/YashChavda777/SR-Latch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692493284
git clone --depth 1 --no-tags https://github.com/dinokang/Async_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691892697
git clone --depth 1 --no-tags https://github.com/xiayu87/nocgen-dyn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689877026
git clone --depth 1 --no-tags https://github.com/HellRain57/verilog_tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691918926
git clone --depth 1 --no-tags https://github.com/KKiranR/Pes_pd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691981186
git clone --depth 1 --no-tags https://github.com/Jedi1308/ARM-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691858390
git clone --depth 1 --no-tags https://github.com/efabless/EF_PSRAM_CTRL_V2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686239063
git clone --depth 1 --no-tags https://github.com/abhi-ab19/Digital-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685153969
git clone --depth 1 --no-tags https://github.com/chandermani209/Traffic_light_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685197199
git clone --depth 1 --no-tags https://github.com/MelvinMo/HDL_Course_Archive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684912213
git clone --depth 1 --no-tags https://github.com/ANKURJUEE/processor_designing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685262010
git clone --depth 1 --no-tags https://github.com/LeoLiangjianbin/caravel_project_0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685411210
git clone --depth 1 --no-tags https://github.com/tkuwheel/robot_experiment_homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688844794
git clone --depth 1 --no-tags https://github.com/GodDa0227/ICLab_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691114129
git clone --depth 1 --no-tags https://github.com/MahmoudSZahran/BASICS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691146030
git clone --depth 1 --no-tags https://github.com/jy3736/hdl2023fall-pub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688350978
git clone --depth 1 --no-tags https://github.com/YucehanDemir/Basys3-ile-Servo-Kontrolu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690167762
git clone --depth 1 --no-tags https://github.com/anuragranga/Multiplier_8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690177260
git clone --depth 1 --no-tags https://github.com/AshitSahu0212/Design_of_a_vending_machine_using_Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690190575
git clone --depth 1 --no-tags https://github.com/anthonymillerr/CMPE125.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685838328
git clone --depth 1 --no-tags https://github.com/VardhanSuroshi/Vedic-Multiplier-From-RTL2GDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687122463
git clone --depth 1 --no-tags https://github.com/stefanioja/MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689081383
git clone --depth 1 --no-tags https://github.com/jellic23/ECE_exp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689356679
git clone --depth 1 --no-tags https://github.com/Vinit5893/HDL_Bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687130555
