{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608574359786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608574359786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 21:12:39 2020 " "Processing started: Mon Dec 21 21:12:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608574359786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608574359786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uart -c uart_tx " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uart -c uart_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608574359786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608574360348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608574360348 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \")\" uart_tx.sv(7) " "Verilog HDL syntax error at uart_tx.sv(7) near text: \"output\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "uart_tx.sv" "" { Text "E:/HDL/Uart/uart_tx.sv" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1608574367847 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"s_cleanup\";  expecting \"\}\" uart_tx.sv(15) " "Verilog HDL syntax error at uart_tx.sv(15) near text: \"s_cleanup\";  expecting \"\}\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "uart_tx.sv" "" { Text "E:/HDL/Uart/uart_tx.sv" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1608574367848 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \";\" uart_tx.sv(83) " "Verilog HDL syntax error at uart_tx.sv(83) near text: \"end\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "uart_tx.sv" "" { Text "E:/HDL/Uart/uart_tx.sv" 83 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1608574367849 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  uart_tx.sv(90) " "Verilog HDL syntax error at uart_tx.sv(90) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "uart_tx.sv" "" { Text "E:/HDL/Uart/uart_tx.sv" 90 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1608574367849 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "uart_tx uart_tx.sv(1) " "Ignored design unit \"uart_tx\" at uart_tx.sv(1) due to previous errors" {  } { { "uart_tx.sv" "" { Text "E:/HDL/Uart/uart_tx.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1608574367849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 0 0 " "Found 0 design units, including 0 entities, in source file uart_tx.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608574367851 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \")\" uart_rx.sv(6) " "Verilog HDL syntax error at uart_rx.sv(6) near text: \"output\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "uart_rx.sv" "" { Text "E:/HDL/Uart/uart_rx.sv" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1608574367851 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an identifier uart_rx.sv(12) " "Verilog HDL syntax error at uart_rx.sv(12) near text: \";\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "uart_rx.sv" "" { Text "E:/HDL/Uart/uart_rx.sv" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1608574367852 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting \";\" uart_rx.sv(20) " "Verilog HDL syntax error at uart_rx.sv(20) near text: \"logic\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "uart_rx.sv" "" { Text "E:/HDL/Uart/uart_rx.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1608574367852 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \";\" uart_rx.sv(59) " "Verilog HDL syntax error at uart_rx.sv(59) near text: \"end\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "uart_rx.sv" "" { Text "E:/HDL/Uart/uart_rx.sv" 59 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1608574367852 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \";\" uart_rx.sv(96) " "Verilog HDL syntax error at uart_rx.sv(96) near text: \"end\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "uart_rx.sv" "" { Text "E:/HDL/Uart/uart_rx.sv" 96 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1608574367852 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.sv(33) " "Verilog HDL information at uart_rx.sv(33): always construct contains both blocking and non-blocking assignments" {  } { { "uart_rx.sv" "" { Text "E:/HDL/Uart/uart_rx.sv" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608574367853 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "uart_rx uart_rx.sv(1) " "Ignored design unit \"uart_rx\" at uart_rx.sv(1) due to previous errors" {  } { { "uart_rx.sv" "" { Text "E:/HDL/Uart/uart_rx.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1608574367854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 0 0 " "Found 0 design units, including 0 entities, in source file uart_rx.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608574367854 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608574368032 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 21 21:12:48 2020 " "Processing ended: Mon Dec 21 21:12:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608574368032 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608574368032 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608574368032 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608574368032 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 1  " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608574368758 ""}
