#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb18d904d50 .scope module, "top" "top" 2 2;
 .timescale 0 0;
v0x7fb18d921610_0 .var "bit", 0 0;
v0x7fb18d9216b0_0 .var "clk", 0 0;
v0x7fb18d921760_0 .net "out", 0 0, v0x7fb18d921460_0;  1 drivers
E_0x7fb18d9096c0/0 .event edge, v0x7fb18d921460_0;
E_0x7fb18d9096c0/1 .event posedge, v0x7fb18d9213c0_0;
E_0x7fb18d9096c0 .event/or E_0x7fb18d9096c0/0, E_0x7fb18d9096c0/1;
S_0x7fb18d904ec0 .scope module, "M" "fsm" 2 8, 3 2 0, S_0x7fb18d904d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "bit";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "out";
v0x7fb18d911670_0 .net "bit", 0 0, v0x7fb18d921610_0;  1 drivers
v0x7fb18d9213c0_0 .net "clk", 0 0, v0x7fb18d9216b0_0;  1 drivers
v0x7fb18d921460_0 .var "out", 0 0;
v0x7fb18d921510_0 .var "state", 3 0;
E_0x7fb18d90c1b0 .event posedge, v0x7fb18d9213c0_0;
    .scope S_0x7fb18d904ec0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb18d921510_0, 2;
    %end;
    .thread T_0;
    .scope S_0x7fb18d904ec0;
T_1 ;
    %wait E_0x7fb18d90c1b0;
    %load/vec4 v0x7fb18d921510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x7fb18d911670_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb18d921510_0, 0, 4;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x7fb18d911670_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fb18d921510_0, 0, 4;
T_1.9 ;
T_1.8 ;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x7fb18d911670_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fb18d921510_0, 0, 4;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v0x7fb18d911670_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fb18d921510_0, 0, 4;
T_1.13 ;
T_1.12 ;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x7fb18d911670_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fb18d921510_0, 0, 4;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v0x7fb18d911670_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fb18d921510_0, 0, 4;
T_1.17 ;
T_1.16 ;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x7fb18d911670_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.19, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb18d921510_0, 0, 4;
    %jmp T_1.20;
T_1.19 ;
    %load/vec4 v0x7fb18d911670_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.21, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fb18d921510_0, 0, 4;
T_1.21 ;
T_1.20 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x7fb18d911670_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.23, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fb18d921510_0, 0, 4;
    %jmp T_1.24;
T_1.23 ;
    %load/vec4 v0x7fb18d911670_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.25, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fb18d921510_0, 0, 4;
T_1.25 ;
T_1.24 ;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fb18d921510_0, 0, 4;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb18d921510_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_1.27, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb18d921460_0, 0, 1;
    %jmp T_1.28;
T_1.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb18d921460_0, 0, 1;
T_1.28 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb18d904d50;
T_2 ;
    %wait E_0x7fb18d9096c0;
    %vpi_call 2 10 "$display", "<%d> %d ", $time, v0x7fb18d921760_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb18d904d50;
T_3 ;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb18d9216b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb18d9216b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb18d9216b0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x7fb18d904d50;
T_4 ;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb18d921610_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb18d921610_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb18d921610_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb18d921610_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb18d921610_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb18d921610_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb18d921610_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb18d921610_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb18d921610_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb18d921610_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fb18d904d50;
T_5 ;
    %delay 200, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "A3Q2_fsm_top.v";
    "A3Q2_fsm.v";
