
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP2 for linux64 - Dec 03, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/s267517/.synopsys_dc_gui/preferences.tcl
set GATE_PATH			../output
../output
set LOG_PATH			../log
../log
set REPORT_PATH			../rpt
../rpt
set TECH 			NangateOpenCell
NangateOpenCell
set TOPLEVEL			riscv_core
riscv_core
set search_path [ join "../techlib/ $search_path" ]
../techlib/ . /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/syn_ver /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/sim_ver
set search_path [ join "$GATE_PATH $search_path" ]
../output ../techlib/ . /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/syn_ver /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/sim_ver
source ../bin/$TECH.dc_setup_scan.tcl
Loading db file '/home/s267517/assignment/riscv/gate/scan/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading db file '/home/s267517/assignment/riscv/gate/scan/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'
Warning: Overwriting design file '/home/s267517/assignment/riscv/gate/scan/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'. (DDB-24)
Loaded 0 designs.
read_ddc $TOPLEVEL.ddc
Reading ddc file '/home/s267517/assignment/riscv/gate/scan/syn/output/riscv_core.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 23 designs.
Current design is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800 cluster_clock_gating riscv_if_stage_2_128_0_1a110800 riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 riscv_load_store_unit riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16 riscv_pmp_N_PMP_ENTRIES16 riscv_prefetch_L0_buffer riscv_hwloop_controller_N_REGS2 riscv_compressed_decoder_FPU0 register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0 riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 riscv_controller_FPU0 riscv_int_controller_PULP_SECURE1 riscv_hwloop_regs_N_REGS2 riscv_alu_SHARED_INT_DIV0_FPU0 riscv_mult_SHARED_DSP_MULT0 riscv_L0_buffer_RDATA_IN_WIDTH128 riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0 alu_popcnt alu_ff riscv_alu_div
#link
#check_design
create_logic_port -direction in test_mode_tp
test_mode_tp
compile_ultra -incremental -gate_clock -scan -no_autoungroup
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.2 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.2 |     *     |
============================================================================


Information: There are 2098 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Performing clock-gating with positive edge logic: 'integrated' and negative edge logic: 'or'. (PWR-1047)

Loaded alib file './alib-52/NangateOpenCellLibrary_typical_ccs_scan.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: Skipping clock gating on design cluster_clock_gating, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_hwloop_controller_N_REGS2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_compressed_decoder_FPU0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_alu_SHARED_INT_DIV0_FPU0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_popcnt, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_ff, since there are no registers. (PWR-806)
Information: Performing clock-gating on design riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0. (PWR-730)
Information: Performing clock-gating on design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16. (PWR-730)
Information: Performing clock-gating on design riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5. (PWR-730)
Information: Performing clock-gating on design riscv_hwloop_regs_N_REGS2. (PWR-730)
Information: Performing clock-gating on design riscv_L0_buffer_RDATA_IN_WIDTH128. (PWR-730)
Information: Performing clock-gating on design riscv_prefetch_L0_buffer. (PWR-730)
Information: Performing clock-gating on design riscv_load_store_unit. (PWR-730)
Information: Performing clock-gating on design riscv_alu_div. (PWR-730)
Information: Performing clock-gating on design riscv_if_stage_2_128_0_1a110800. (PWR-730)
Information: Performing clock-gating on design riscv_controller_FPU0. (PWR-730)
Information: Performing clock-gating on design riscv_int_controller_PULP_SECURE1. (PWR-730)
Information: Performing clock-gating on design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5. (PWR-730)
Information: Performing clock-gating on design riscv_mult_SHARED_DSP_MULT0. (PWR-730)
Information: Performing clock-gating on design riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800. (PWR-730)
Information: Performing clock-gating on design riscv_pmp_N_PMP_ENTRIES16. (PWR-730)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:04   63914.5      2.57    1398.3   13780.2                           1350836.7500
    0:01:13   63893.2      0.88    1295.9   11757.0                           1356028.0000
    0:01:19   63675.9      0.85    1237.7   11683.1                           1350125.5000
    0:01:25   63338.3      0.85    1195.7   11258.7                           1339229.8750
Information: Complementing port 'instr_addr_o_18__BAR' in design 'riscv_pmp_N_PMP_ENTRIES16'.
	 The new name of the port is 'instr_addr_o_18_'. (OPT-319)
Information: Complementing port 'instr_addr_o_14__BAR' in design 'riscv_pmp_N_PMP_ENTRIES16'.
	 The new name of the port is 'instr_addr_o_14_'. (OPT-319)
Information: Complementing port 'instr_addr_o_4__BAR' in design 'riscv_pmp_N_PMP_ENTRIES16'.
	 The new name of the port is 'instr_addr_o_4_'. (OPT-319)
Information: Complementing port 'data_addr_o_31__BAR' in design 'riscv_pmp_N_PMP_ENTRIES16'.
	 The new name of the port is 'data_addr_o_31_'. (OPT-319)
Information: Complementing port 'is_decoding_i_BAR' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16'.
	 The new name of the port is 'is_decoding_i'. (OPT-319)
Information: Complementing port 'is_decoding_o_BAR' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'is_decoding_o'. (OPT-319)
Information: Complementing port 'is_decoding_o_BAR' in design 'riscv_controller_FPU0'.
	 The new name of the port is 'is_decoding_o'. (OPT-319)
Information: Complementing port 'csr_access_i' in design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'csr_access_i_BAR'. (OPT-319)
Information: Complementing port 'csr_access_i' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16'.
	 The new name of the port is 'csr_access_i_BAR'. (OPT-319)
Information: Complementing port 'csr_access_ex_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'csr_access_ex_o_BAR'. (OPT-319)
Information: Complementing port 'data_misaligned_ex_i' in design 'riscv_load_store_unit'.
	 The new name of the port is 'data_misaligned_ex_i_BAR'. (OPT-319)
Information: Complementing port 'data_misaligned_ex_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'data_misaligned_ex_o_BAR'. (OPT-319)
Information: Complementing port 'addr_useincr_ex_i' in design 'riscv_load_store_unit'.
	 The new name of the port is 'addr_useincr_ex_i_BAR'. (OPT-319)
Information: Complementing port 'prepost_useincr_ex_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'prepost_useincr_ex_o_BAR'. (OPT-319)
    0:01:41   61651.9      0.84    1217.0    9130.0                           1298050.6250
Information: Complementing port 'mult_imm_mux_o[0]' in design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6'.
	 The new name of the port is 'mult_imm_mux_o[0]_BAR'. (OPT-319)
Information: Complementing port 'addr_useincr_ex_i_BAR' in design 'riscv_load_store_unit'.
	 The new name of the port is 'addr_useincr_ex_i'. (OPT-319)
Information: Complementing port 'prepost_useincr_ex_o_BAR' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'prepost_useincr_ex_o'. (OPT-319)

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:01:51   61650.8      0.84    1218.3    9130.0                           1298000.5000

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:51   61650.8      0.84    1218.3    9130.0                           1298000.5000
    0:02:03   61404.0      0.84    1216.0    7975.9                           1291464.1250
    0:02:13   60952.6      0.84    1142.3    6620.0                           1267222.8750
    0:02:13   60952.6      0.84    1142.3    6620.0                           1267222.8750
    0:02:14   60960.8      0.81    1125.9    6620.0                           1267849.5000
    0:02:14   60960.8      0.81    1125.9    6620.0                           1267849.5000
    0:03:02   61213.3      0.73    1027.4    4589.5                           1274373.0000

  Beginning Delay Optimization
  ----------------------------
    0:03:04   61211.4      0.73    1027.4    4589.5                           1274323.6250
    0:03:16   61252.4      0.72    1023.2    4074.9                           1276362.2500
    0:03:17   61251.8      0.72    1023.1    4074.9                           1276370.2500
    0:03:26   61295.2      0.72    1019.4    4239.2                           1278605.1250
    0:03:27   61295.2      0.72    1019.4    4239.2                           1278605.1250
    0:03:34   61305.6      0.72    1023.4    4239.3                           1280328.7500


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:34   61305.6      0.72    1023.4    4239.3                           1280328.7500
    0:03:43   60838.7      0.71     981.8      13.8 instr_req_o               1254351.5000
    0:03:46   60851.8      0.71     977.6      13.8 id_stage_i/registers_i/riscv_register_file_i/mem_reg_24__23_/D 1254418.1250
    0:03:48   60861.9      0.71     976.5       0.0                           1254621.3750
    0:03:52   60808.1      0.71     978.9       0.0                           1251651.3750
    0:03:53   60808.1      0.71     978.9       0.0                           1251651.3750
    0:03:53   60808.7      0.71     978.5       0.0                           1251672.6250
    0:03:53   60808.7      0.71     978.5       0.0                           1251672.6250
    0:03:58   60849.9      0.71     972.7       0.0                           1252828.6250
    0:03:59   60849.9      0.71     972.7       0.0                           1252828.6250
    0:03:59   60849.9      0.71     972.7       0.0                           1252828.6250
    0:03:59   60849.9      0.71     972.7       0.0                           1252828.6250
    0:03:59   60849.9      0.71     972.7       0.0                           1252828.6250
    0:04:06   60872.0      0.70     955.4       0.0                           1253286.8750
    0:04:16   60917.7      0.70     899.7       0.0                           1253998.3750
    0:04:21   60945.1      0.70     881.2       0.0                           1254792.3750
    0:04:23   60965.1      0.70     875.1       0.0                           1255535.2500
    0:04:26   60997.3      0.70     866.1       0.0                           1256727.2500
    0:04:28   61010.6      0.70     861.2       0.0                           1257205.8750
    0:04:29   61035.6      0.70     857.7       0.0                           1258499.7500
    0:04:32   61070.7      0.70     855.1       0.0                           1260329.2500
    0:04:43   61025.7      0.70     871.2       0.0                           1258109.2500
    0:04:43   61025.7      0.70     871.2       0.0                           1258109.2500
    0:04:43   61025.7      0.70     871.2       0.0                           1258109.2500
    0:04:43   61025.7      0.70     871.2       0.0                           1258109.2500
    0:04:49   61031.3      0.70     918.6       0.0                           1258346.0000
    0:04:49   61031.3      0.70     918.6       0.0                           1258346.0000
    0:04:49   61031.3      0.70     918.6       0.0                           1258346.0000
    0:04:49   61031.3      0.70     918.6       0.0                           1258346.0000
    0:04:50   61031.3      0.70     918.6       0.0                           1258346.0000
    0:04:52   61031.3      0.70     918.6       0.0                           1258346.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:52   61031.3      0.70     918.6       0.0                           1258346.0000
    0:04:59   61032.6      0.70     918.6       0.0                           1258350.2500
    0:05:08   60815.6      0.70     945.7       0.0                           1252417.7500
    0:05:21   60660.5      0.70     928.7       0.0                           1246355.7500
    0:05:22   60656.5      0.70     928.7       0.0                           1245938.3750
    0:05:34   60404.9      0.73    1014.7       0.0                           1236268.7500
    0:05:39   60420.0      0.71     980.8       0.0                           1236800.3750
    0:05:40   60418.2      0.71     980.9       0.0                           1236757.3750
    0:05:40   60418.2      0.71     980.9       0.0                           1236757.3750
    0:05:45   60430.4      0.70     979.8       0.0                           1237506.7500
    0:05:45   60430.4      0.70     979.8       0.0                           1237506.7500
    0:05:46   60430.4      0.70     979.8       0.0                           1237506.7500
    0:05:46   60430.4      0.70     979.8       0.0                           1237506.7500
    0:05:46   60430.4      0.70     979.8       0.0                           1237506.7500
    0:05:46   60430.4      0.70     979.8       0.0                           1237506.7500
    0:05:55   60429.3      0.70     979.3      26.0                           1237471.3750
    0:05:59   60427.5      0.70     979.1      26.0                           1237417.0000
    0:06:03   60427.5      0.70     979.0      26.0                           1237407.1250
    0:06:03   60427.5      0.70     979.0      26.0                           1237407.1250
    0:06:03   60427.5      0.70     979.0      26.0                           1237407.1250
    0:06:13   60416.6      0.70     977.9      26.5                           1236558.5000
Loading db file '/home/s267517/assignment/riscv/gate/scan/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'ex_stage_i/alu_i/int_div_div_i/Rst_RBI': 3031 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
set_dft_clock_gating_pin [get_cells * -hierarchical -filter "@ref_name =~ SNPS_CLOCK_GATE*"] -pin_name TE
Accepted clock gating pin specification
1
report_area > ${REPORT_PATH}/area_pre_dft.txt
#set_dft_configuration -scan_compression enable
set_dft_configuration -testability enable
Accepted dft configuration specification.
1
set test_default_scan_style multiplexed_flip_flop
multiplexed_flip_flop
set_scan_element false NangateOpenCellLibrary/DLH_X1
1
### Set pins functionality ###
set_dft_signal  -view existing_dft -type ScanEnable -port test_en_i
Accepted dft signal specification for modes: all_dft
1
set_dft_signal  -view spec -type ScanEnable -port test_en_i 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -view existing_dft -type Constant -active_state 1 -port test_mode_tp
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -view spec -type TestMode -active_state 1 -port test_mode_tp
Accepted dft signal specification for modes: all_dft
1
# Global automatic test point insertion
set_testability_configuration -control_signal test_mode_tp -test_points_per_scan_cell 16
Information: Creating global testability configuration for all targets.
Accepted testability configuration specification for design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
1
set_testability_configuration -target core_wrapper
Information: Creating testability configuration for target 'core_wrapper'.
Accepted testability configuration specification for design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
1
set_testability_configuration -target random_resistant -random_pattern_count 1024
Information: Creating testability configuration for target 'random_resistant'.
Accepted testability configuration specification for design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
1
set_testability_configuration -target x_blocking
Information: Creating testability configuration for target 'x_blocking'.
Accepted testability configuration specification for design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
1
set_scan_configuration -chain_count 20
Accepted scan configuration for modes: all_dft
1
#set_scan_compression_configuration -max_length 100
create_test_protocol -infer_asynch -infer_clock
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...inferring clock signals...
Information: Inferred system/test clock port clk_i (45.0,55.0). (TEST-260)
  ...inferring asynchronous signals...
Information: Inferred active low asynchronous control port rst_ni. (TEST-261)
1
dft_drc
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Pre-DFT violations...

Warning: Clock gating cell if_stage_i/clk_gate_instr_rdata_id_o_reg_17_ has unconnected test pin. (TEST-130)
Information: There are 96 other cells with the same violation. (TEST-171)

Pre-DFT violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 194

-----------------------------------------------------------------

97 PRE-DFT VIOLATIONS
    97 Test pin of clock gating cell is unconnected violations (TEST-130)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  98 out of 3125 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *  98 cells are clock gating cells
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *3027 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)
1
preview_dft > ${REPORT_PATH}/preview_dft.txt
insert_dft
Warning: Design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
  Information: Using test design rule information from previous dft_drc run.
Error: Test point file  not found. (TEST-2377)
Error: Test point file  not found. (TEST-2377)
Information: DFT core wrapping client disabled; banking anticipates no core wrapping. (TEST-1290)
  Architecting Scan Chains
Information: Starting Test Point Routing
Information: Test Point Routing Complete.
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
Warning: Design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:11   65308.9      1.79    3195.5   58060.4 id_stage_i/registers_i/riscv_register_file_i/n9207
    0:01:11   65308.9      1.79    3195.5   58060.4 id_stage_i/registers_i/riscv_register_file_i/n9207
    0:01:11   65308.9      1.79    3195.5   58060.4 id_stage_i/registers_i/riscv_register_file_i/n9207
    0:01:11   65311.5      1.79    3031.0   13412.9 id_stage_i/registers_i/riscv_register_file_i/n9208
    0:01:11   65311.5      1.79    3031.0   13412.9 id_stage_i/registers_i/riscv_register_file_i/n9208
    0:01:11   65311.5      1.79    3031.0   13412.9 id_stage_i/registers_i/riscv_register_file_i/n9208
    0:01:11   65316.8      0.83    1938.2   12880.2 cs_registers_i/n4187     
    0:01:11   65316.8      0.83    1938.2   12880.2 cs_registers_i/n4187     
    0:01:11   65316.8      0.83    1938.2   12880.2 cs_registers_i/n4187     
    0:01:11   65316.8      0.83    1938.2   12880.2 cs_registers_i/n4187     
    0:01:11   65316.8      0.83    1938.2   12880.2 cs_registers_i/n4187     
    0:01:11   65316.8      0.83    1938.2   12880.2 cs_registers_i/n4187     
    0:01:11   65316.8      0.83    1938.2   12880.2 cs_registers_i/n4187     
    0:01:12   65322.2      0.83    1526.0   12351.6 id_stage_i/registers_i/riscv_register_file_i/net63243
    0:01:12   65322.2      0.83    1526.0   12351.6 id_stage_i/registers_i/riscv_register_file_i/net63243
    0:01:12   65322.2      0.83    1526.0   12351.6 id_stage_i/registers_i/riscv_register_file_i/net63243
    0:01:12   65322.2      0.83    1526.0   12351.6 id_stage_i/registers_i/riscv_register_file_i/net63243
    0:01:12   65322.2      0.83    1526.0   12351.6 id_stage_i/registers_i/riscv_register_file_i/net63243
    0:01:12   65322.2      0.83    1526.0   12351.6 id_stage_i/registers_i/riscv_register_file_i/net63243
    0:01:12   65327.5      0.71    1113.7   11822.9 id_stage_i/registers_i/riscv_register_file_i/net63245
    0:01:12   65327.5      0.71    1113.7   11822.9 id_stage_i/registers_i/riscv_register_file_i/net63245
    0:01:12   65327.5      0.71    1113.7   11822.9 id_stage_i/registers_i/riscv_register_file_i/net63245
    0:01:12   65327.5      0.71    1113.7   11822.9 id_stage_i/registers_i/riscv_register_file_i/net63245
    0:01:12   65327.5      0.71    1113.7   11822.9 id_stage_i/registers_i/riscv_register_file_i/net63245
    0:01:12   65327.5      0.71    1113.7   11822.9 id_stage_i/registers_i/riscv_register_file_i/net63245
    0:01:12   65330.1      0.71    1113.7   10824.0 id_stage_i/registers_i/riscv_register_file_i/net63253
    0:01:12   65330.1      0.71    1113.7   10824.0 id_stage_i/registers_i/riscv_register_file_i/net63253
    0:01:12   65330.1      0.71    1113.7   10824.0 id_stage_i/registers_i/riscv_register_file_i/net63253
    0:01:12   65332.8      0.71    1113.7    9825.5 id_stage_i/registers_i/riscv_register_file_i/net63254
    0:01:12   65332.8      0.71    1113.7    9825.5 id_stage_i/registers_i/riscv_register_file_i/net63254
    0:01:12   65332.8      0.71    1113.7    9825.5 id_stage_i/registers_i/riscv_register_file_i/net63254
    0:01:12   65333.9      0.71    1113.7    8002.9 id_stage_i/registers_i/riscv_register_file_i/net63255
    0:01:12   65333.9      0.71    1113.7    8002.9 id_stage_i/registers_i/riscv_register_file_i/net63255
    0:01:12   65333.9      0.71    1113.7    8002.9 id_stage_i/registers_i/riscv_register_file_i/net63255
    0:01:12   65339.2      0.71     981.1    7470.5 id_stage_i/hwloop_regs_i/n975
    0:01:12   65339.2      0.71     981.1    7470.5 id_stage_i/hwloop_regs_i/n975
    0:01:12   65339.2      0.71     981.1    7470.5 id_stage_i/hwloop_regs_i/n975
    0:01:12   65339.2      0.71     981.1    7470.5 id_stage_i/hwloop_regs_i/n975
    0:01:12   65339.2      0.71     981.1    7470.5 id_stage_i/hwloop_regs_i/n975
    0:01:12   65339.2      0.71     981.1    7470.5 id_stage_i/hwloop_regs_i/n975
    0:01:12   65339.2      0.71     981.1    7470.5 id_stage_i/hwloop_regs_i/n975
    0:01:12   65344.5      0.71     981.1    6963.0 cs_registers_i/net63265  
    0:01:12   65344.5      0.71     981.1    6963.0 cs_registers_i/net63265  
    0:01:12   65344.5      0.71     981.1    6963.0 cs_registers_i/net63265  
    0:01:12   65344.5      0.71     981.1    6963.0 cs_registers_i/net63265  
    0:01:12   65344.5      0.71     981.1    6963.0 cs_registers_i/net63265  
    0:01:12   65344.5      0.71     981.1    6963.0 cs_registers_i/net63265  
    0:01:12   65345.6      0.71     981.1    6626.1 cs_registers_i/net63263  
    0:01:12   65345.6      0.71     981.1    6626.1 cs_registers_i/net63263  
    0:01:12   65345.6      0.71     981.1    6626.1 cs_registers_i/net63263  
    0:01:12   65350.9      0.71     981.1    6155.5 id_stage_i/net63273      
    0:01:12   65350.9      0.71     981.1    6155.5 id_stage_i/net63273      
    0:01:12   65350.9      0.71     981.1    6155.5 id_stage_i/net63273      
    0:01:12   65350.9      0.71     981.1    6155.5 id_stage_i/net63273      
    0:01:12   65350.9      0.71     981.1    6155.5 id_stage_i/net63273      
    0:01:12   65350.9      0.71     981.1    6155.5 id_stage_i/net63273      
    0:01:12   65351.9      0.71     981.1    5819.2 id_stage_i/net63274      
    0:01:12   65351.9      0.71     981.1    5819.2 id_stage_i/net63274      
    0:01:12   65351.9      0.71     981.1    5819.2 id_stage_i/net63274      
    0:01:12   65354.6      0.71     981.1    5619.2 id_stage_i/registers_i/riscv_register_file_i/net63342
    0:01:12   65354.6      0.71     981.1    5619.2 id_stage_i/registers_i/riscv_register_file_i/net63342
    0:01:12   65354.6      0.71     981.1    5619.2 id_stage_i/registers_i/riscv_register_file_i/net63342
    0:01:13   65355.7      0.71     981.1    5362.3 id_stage_i/registers_i/riscv_register_file_i/net63343
    0:01:13   65355.7      0.71     981.1    5362.3 id_stage_i/registers_i/riscv_register_file_i/net63343
    0:01:13   65355.7      0.71     981.1    5362.3 id_stage_i/registers_i/riscv_register_file_i/net63343
    0:01:13   65358.3      0.71     981.1    5171.8 if_stage_i/prefetch_128_prefetch_buffer_i/n1235
    0:01:13   65358.3      0.71     981.1    5171.8 if_stage_i/prefetch_128_prefetch_buffer_i/n1235
    0:01:13   65358.3      0.71     981.1    5171.8 if_stage_i/prefetch_128_prefetch_buffer_i/n1235
    0:01:13   65360.5      0.71     981.1    5037.5 id_stage_i/registers_i/riscv_register_file_i/net63291
    0:01:13   65360.5      0.71     981.1    5037.5 id_stage_i/registers_i/riscv_register_file_i/net63291
    0:01:13   65360.5      0.71     981.1    5037.5 id_stage_i/registers_i/riscv_register_file_i/net63291
    0:01:13   65362.6      0.71     981.1    4903.3 id_stage_i/registers_i/riscv_register_file_i/net63290
    0:01:13   65362.6      0.71     981.1    4903.3 id_stage_i/registers_i/riscv_register_file_i/net63290
    0:01:13   65362.6      0.71     981.1    4903.3 id_stage_i/registers_i/riscv_register_file_i/net63290
    0:01:13   65364.7      0.71     981.1    4769.0 id_stage_i/registers_i/riscv_register_file_i/net63289
    0:01:13   65364.7      0.71     981.1    4769.0 id_stage_i/registers_i/riscv_register_file_i/net63289
    0:01:13   65364.7      0.71     981.1    4769.0 id_stage_i/registers_i/riscv_register_file_i/net63289
    0:01:13   65366.8      0.71     981.1    4634.7 id_stage_i/registers_i/riscv_register_file_i/net63288
    0:01:13   65366.8      0.71     981.1    4634.7 id_stage_i/registers_i/riscv_register_file_i/net63288
    0:01:13   65366.8      0.71     981.1    4634.7 id_stage_i/registers_i/riscv_register_file_i/net63288
    0:01:13   65372.7      0.71     981.1    4153.0 id_stage_i/registers_i/riscv_register_file_i/net63303
    0:01:13   65372.7      0.71     981.1    4153.0 id_stage_i/registers_i/riscv_register_file_i/net63303
    0:01:13   65372.7      0.71     981.1    4153.0 id_stage_i/registers_i/riscv_register_file_i/net63303
    0:01:13   65372.7      0.71     981.1    4153.0 id_stage_i/registers_i/riscv_register_file_i/net63303
    0:01:13   65372.7      0.71     981.1    4153.0 id_stage_i/registers_i/riscv_register_file_i/net63303
    0:01:13   65372.7      0.71     981.1    4153.0 id_stage_i/registers_i/riscv_register_file_i/net63303
    0:01:13   65372.7      0.71     981.1    4153.0 id_stage_i/registers_i/riscv_register_file_i/net63303
    0:01:13   65372.7      0.71     981.1    4153.0 id_stage_i/registers_i/riscv_register_file_i/net63303
    0:01:13   65372.7      0.71     981.1    4153.0 id_stage_i/registers_i/riscv_register_file_i/net63303
    0:01:13   65372.7      0.71     981.1    4153.0 id_stage_i/registers_i/riscv_register_file_i/net63303
    0:01:13   65374.8      0.71     981.1    4018.8 id_stage_i/registers_i/riscv_register_file_i/net63286
    0:01:13   65374.8      0.71     981.1    4018.8 id_stage_i/registers_i/riscv_register_file_i/net63286
    0:01:13   65374.8      0.71     981.1    4018.8 id_stage_i/registers_i/riscv_register_file_i/net63286
    0:01:13   65376.9      0.71     981.1    3884.5 id_stage_i/registers_i/riscv_register_file_i/net63285
    0:01:13   65376.9      0.71     981.1    3884.5 id_stage_i/registers_i/riscv_register_file_i/net63285
    0:01:13   65376.9      0.71     981.1    3884.5 id_stage_i/registers_i/riscv_register_file_i/net63285
    0:01:13   65379.1      0.71     981.1    3750.2 id_stage_i/registers_i/riscv_register_file_i/net63284
    0:01:13   65379.1      0.71     981.1    3750.2 id_stage_i/registers_i/riscv_register_file_i/net63284
    0:01:13   65379.1      0.71     981.1    3750.2 id_stage_i/registers_i/riscv_register_file_i/net63284
    0:01:13   65381.2      0.71     981.1    3616.0 id_stage_i/registers_i/riscv_register_file_i/net63283
    0:01:13   65381.2      0.71     981.1    3616.0 id_stage_i/registers_i/riscv_register_file_i/net63283
    0:01:13   65381.2      0.71     981.1    3616.0 id_stage_i/registers_i/riscv_register_file_i/net63283
    0:01:13   65383.3      0.71     981.1    3481.7 id_stage_i/registers_i/riscv_register_file_i/net63311
    0:01:13   65383.3      0.71     981.1    3481.7 id_stage_i/registers_i/riscv_register_file_i/net63311
    0:01:13   65383.3      0.71     981.1    3481.7 id_stage_i/registers_i/riscv_register_file_i/net63311
    0:01:13   65385.5      0.71     981.1    3347.4 id_stage_i/registers_i/riscv_register_file_i/net63310
    0:01:13   65385.5      0.71     981.1    3347.4 id_stage_i/registers_i/riscv_register_file_i/net63310
    0:01:13   65385.5      0.71     981.1    3347.4 id_stage_i/registers_i/riscv_register_file_i/net63310
    0:01:13   65387.6      0.71     981.1    3213.2 id_stage_i/registers_i/riscv_register_file_i/net63309
    0:01:13   65387.6      0.71     981.1    3213.2 id_stage_i/registers_i/riscv_register_file_i/net63309
    0:01:13   65387.6      0.71     981.1    3213.2 id_stage_i/registers_i/riscv_register_file_i/net63309
    0:01:13   65389.7      0.71     981.1    3078.9 id_stage_i/registers_i/riscv_register_file_i/net63308
    0:01:13   65389.7      0.71     981.1    3078.9 id_stage_i/registers_i/riscv_register_file_i/net63308
    0:01:13   65389.7      0.71     981.1    3078.9 id_stage_i/registers_i/riscv_register_file_i/net63308
    0:01:13   65391.8      0.71     981.1    2948.9 id_stage_i/registers_i/riscv_register_file_i/net63326
    0:01:13   65391.8      0.71     981.1    2948.9 id_stage_i/registers_i/riscv_register_file_i/net63326
    0:01:13   65391.8      0.71     981.1    2948.9 id_stage_i/registers_i/riscv_register_file_i/net63326
    0:01:13   65392.9      0.71     981.1    2691.9 id_stage_i/registers_i/riscv_register_file_i/net63325
    0:01:13   65392.9      0.71     981.1    2691.9 id_stage_i/registers_i/riscv_register_file_i/net63325
    0:01:13   65392.9      0.71     981.1    2691.9 id_stage_i/registers_i/riscv_register_file_i/net63325
    0:01:13   65395.0      0.71     981.1    2561.7 id_stage_i/registers_i/riscv_register_file_i/net63336
    0:01:13   65395.0      0.71     981.1    2561.7 id_stage_i/registers_i/riscv_register_file_i/net63336
    0:01:13   65395.0      0.71     981.1    2561.7 id_stage_i/registers_i/riscv_register_file_i/net63336
    0:01:13   65396.1      0.71     981.1    2304.5 id_stage_i/registers_i/riscv_register_file_i/net63335
    0:01:13   65396.1      0.71     981.1    2304.5 id_stage_i/registers_i/riscv_register_file_i/net63335
    0:01:13   65396.1      0.71     981.1    2304.5 id_stage_i/registers_i/riscv_register_file_i/net63335
    0:01:13   65398.2      0.71     981.1    2199.9 id_stage_i/hwloop_regs_i/net63349
    0:01:13   65398.2      0.71     981.1    2199.9 id_stage_i/hwloop_regs_i/net63349
    0:01:13   65398.2      0.71     981.1    2199.9 id_stage_i/hwloop_regs_i/net63349
    0:01:13   65398.2      0.71     981.1    2119.5 id_stage_i/hwloop_regs_i/net63348
    0:01:13   65400.4      0.71     981.1    2024.5 id_stage_i/registers_i/riscv_register_file_i/net63425
    0:01:13   65400.4      0.71     981.1    2024.5 id_stage_i/registers_i/riscv_register_file_i/net63425
    0:01:13   65400.4      0.71     981.1    2024.5 id_stage_i/registers_i/riscv_register_file_i/net63425
    0:01:13   65401.4      0.71     981.1    1763.8 id_stage_i/registers_i/riscv_register_file_i/net63424
    0:01:13   65401.4      0.71     981.1    1763.8 id_stage_i/registers_i/riscv_register_file_i/net63424
    0:01:13   65401.4      0.71     981.1    1763.8 id_stage_i/registers_i/riscv_register_file_i/net63424
    0:01:13   65403.0      0.71     981.1    1683.4 id_stage_i/hwloop_regs_i/net63350
    0:01:13   65403.0      0.71     981.1    1683.4 id_stage_i/hwloop_regs_i/net63350
    0:01:13   65403.0      0.71     981.1    1683.4 id_stage_i/hwloop_regs_i/net63350
    0:01:13   65404.6      0.71     981.1    1606.8 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net63358
    0:01:13   65404.6      0.71     981.1    1606.8 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net63358
    0:01:13   65404.6      0.71     981.1    1606.8 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net63358
    0:01:13   65404.6      0.71     981.1    1526.5 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net63357
    0:01:13   65405.1      0.71     981.1    1373.5 id_stage_i/hwloop_regs_i/net63347
    0:01:13   65405.1      0.71     981.1    1373.5 id_stage_i/hwloop_regs_i/net63347
    0:01:13   65405.1      0.71     981.1    1373.5 id_stage_i/hwloop_regs_i/net63347
    0:01:14   65406.7      0.71     981.1    1303.7 if_stage_i/n781          
    0:01:14   65406.7      0.71     981.1    1303.7 if_stage_i/n781          
    0:01:14   65406.7      0.71     981.1    1303.7 if_stage_i/n781          
    0:01:14   65408.3      0.71     981.1    1248.3 id_stage_i/registers_i/riscv_register_file_i/net63304
    0:01:14   65408.3      0.71     981.1    1248.3 id_stage_i/registers_i/riscv_register_file_i/net63304
    0:01:14   65408.3      0.71     981.1    1248.3 id_stage_i/registers_i/riscv_register_file_i/net63304
    0:01:14   65409.9      0.71     981.1    1191.9 cs_registers_i/net63387  
    0:01:14   65409.9      0.71     981.1    1191.9 cs_registers_i/net63387  
    0:01:14   65409.9      0.71     981.1    1191.9 cs_registers_i/net63387  
    0:01:14   65409.9      0.71     981.1    1112.5 cs_registers_i/net63386  
    0:01:14   65411.5      0.71     981.1    1062.3 load_store_unit_i/n912   
    0:01:14   65411.5      0.71     981.1    1062.3 load_store_unit_i/n912   
    0:01:14   65411.5      0.71     981.1    1062.3 load_store_unit_i/n912   
    0:01:14   65413.1      0.71     981.1    1013.8 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net63360
    0:01:14   65413.1      0.71     981.1    1013.8 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net63360
    0:01:14   65413.1      0.71     981.1    1013.8 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net63360
    0:01:14   65413.1      0.71     981.1     938.0 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net63358
    0:01:14   65414.7      0.71     981.1     895.8 id_stage_i/registers_i/riscv_register_file_i/net63256
    0:01:14   65414.7      0.71     981.1     895.8 id_stage_i/registers_i/riscv_register_file_i/net63256
    0:01:14   65414.7      0.71     981.1     895.8 id_stage_i/registers_i/riscv_register_file_i/net63256
    0:01:14   65415.3      0.71     981.1     656.4 id_stage_i/registers_i/riscv_register_file_i/net63255
    0:01:14   65415.3      0.71     981.1     656.4 id_stage_i/registers_i/riscv_register_file_i/net63255
    0:01:14   65415.3      0.71     981.1     656.4 id_stage_i/registers_i/riscv_register_file_i/net63255
    0:01:14   65415.3      0.71     981.1     656.4 id_stage_i/registers_i/riscv_register_file_i/net63255
    0:01:15   65416.8      0.71     981.1     624.9 id_stage_i/net63410      
    0:01:15   65416.8      0.71     981.1     624.9 id_stage_i/net63410      
    0:01:15   65416.8      0.71     981.1     624.9 id_stage_i/net63410      
    0:01:15   65416.8      0.71     981.1     555.6 id_stage_i/net63411      
    0:01:15   65418.4      0.71     981.1     529.7 ex_stage_i/mult_i/n5615  
    0:01:15   65418.4      0.71     981.1     529.7 ex_stage_i/mult_i/n5615  
    0:01:15   65418.4      0.71     981.1     529.7 ex_stage_i/mult_i/n5615  
    0:01:15   65420.0      0.71     981.1     504.9 id_stage_i/registers_i/riscv_register_file_i/net63325
    0:01:15   65420.0      0.71     981.1     504.9 id_stage_i/registers_i/riscv_register_file_i/net63325
    0:01:15   65420.0      0.71     981.1     504.9 id_stage_i/registers_i/riscv_register_file_i/net63325
    0:01:15   65421.6      0.71     981.1     480.1 id_stage_i/registers_i/riscv_register_file_i/net63335
    0:01:15   65421.6      0.71     981.1     480.1 id_stage_i/registers_i/riscv_register_file_i/net63335
    0:01:15   65421.6      0.71     981.1     480.1 id_stage_i/registers_i/riscv_register_file_i/net63335
    0:01:15   65423.2      0.71     981.1     455.5 cs_registers_i/net63265  
    0:01:15   65423.2      0.71     981.1     455.5 cs_registers_i/net63265  
    0:01:15   65423.2      0.71     981.1     455.5 cs_registers_i/net63265  
    0:01:15   65423.2      0.71     981.1     406.4 cs_registers_i/net63264  
    0:01:15   65423.8      0.71     981.1     298.0 id_stage_i/registers_i/riscv_register_file_i/net63564
    0:01:15   65423.8      0.71     981.1     298.0 id_stage_i/registers_i/riscv_register_file_i/net63564
    0:01:15   65423.8      0.71     981.1     298.0 id_stage_i/registers_i/riscv_register_file_i/net63564
    0:01:15   65424.3      0.71     981.1     189.6 id_stage_i/registers_i/riscv_register_file_i/net63576
    0:01:15   65424.3      0.71     981.1     189.6 id_stage_i/registers_i/riscv_register_file_i/net63576
    0:01:15   65424.3      0.71     981.1     189.6 id_stage_i/registers_i/riscv_register_file_i/net63576
    0:01:15   65425.9      0.71     981.1     177.4 id_stage_i/registers_i/riscv_register_file_i/net63254
    0:01:15   65425.9      0.71     981.1     177.4 id_stage_i/registers_i/riscv_register_file_i/net63254
    0:01:15   65425.9      0.71     981.1     177.4 id_stage_i/registers_i/riscv_register_file_i/net63254
    0:01:15   65426.4      0.71     981.1      67.2 id_stage_i/registers_i/riscv_register_file_i/net63253
    0:01:15   65426.4      0.71     981.1      67.2 id_stage_i/registers_i/riscv_register_file_i/net63253
    0:01:15   65426.4      0.71     981.1      67.2 id_stage_i/registers_i/riscv_register_file_i/net63253
    0:01:15   65428.0      0.71     981.1      56.9 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net63357
    0:01:15   65428.0      0.71     981.1      56.9 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net63357
    0:01:15   65428.0      0.71     981.1      56.9 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net63357
    0:01:15   65428.0      0.71     981.1      50.1 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net63360
    0:01:15   65429.6      0.71     981.1      43.4 cs_registers_i/net63375  
    0:01:15   65429.6      0.71     981.1      43.4 cs_registers_i/net63375  
    0:01:15   65429.6      0.71     981.1      43.4 cs_registers_i/net63375  
    0:01:15   65429.6      0.71     981.1      30.2 cs_registers_i/net63374  
    0:01:15   65431.2      0.71     981.1      23.5 cs_registers_i/net63368  
    0:01:15   65431.2      0.71     981.1      23.5 cs_registers_i/net63368  
    0:01:15   65431.2      0.71     981.1      23.5 cs_registers_i/net63368  
    0:01:15   65431.2      0.71     981.1       6.9 cs_registers_i/net63370  
    0:01:15   65432.8      0.71     981.1       3.7 id_stage_i/net63275      
    0:01:15   65432.8      0.71     981.1       3.7 id_stage_i/net63275      
    0:01:15   65432.8      0.71     981.1       3.7 id_stage_i/net63275      
    0:01:15   65432.8      0.71     981.1       0.6 id_stage_i/net63410      
    0:01:16   65434.4      0.71     981.1       0.0 ex_stage_i/mult_i/n4731  
    0:01:16   65434.4      0.71     981.1       0.0 ex_stage_i/mult_i/n4731  
    0:01:16   65434.4      0.71     981.1       0.0 ex_stage_i/mult_i/n4731  
    0:01:16   65434.4      0.71     981.1       0.0 ex_stage_i/mult_i/n4731  
    0:01:16   65434.4      0.71     981.0       0.0 instr_req_o              
    0:01:16   65434.4      0.71     981.0       0.0 instr_req_o              
    0:01:16   65436.5      0.71     981.0       0.0 instr_req_o              
    0:01:16   65436.5      0.71     981.0       0.0 instr_req_o              
    0:01:16   65436.5      0.71     981.0       0.0 instr_req_o              
    0:01:16   65436.5      0.71     981.0       0.0 instr_req_o              
    0:01:16   65436.5      0.71     981.0       0.0 instr_req_o              
    0:01:16   65436.5      0.71     981.0       0.0 instr_req_o              
    0:01:17   65436.5      0.71     981.0       0.0 instr_req_o              
    0:01:17   65436.5      0.71     981.0       0.0 instr_req_o              
    0:01:17   65437.9      0.71     981.0       0.0 instr_req_o              
    0:01:17   65437.9      0.71     981.0       0.0 instr_req_o              
    0:01:17   65437.9      0.71     981.0       0.0 instr_req_o              
    0:01:17   65437.9      0.71     981.0       0.0 instr_req_o              
    0:01:17   65437.9      0.71     981.0       0.0 instr_req_o              
    0:01:17   65437.9      0.71     981.0       0.0 instr_req_o              
    0:01:17   65437.9      0.71     981.0       0.0 instr_req_o              
    0:01:17   65437.9      0.71     981.0       0.0 instr_req_o              
    0:01:17   65437.9      0.71     981.0       0.0 instr_req_o              
    0:01:17   65437.9      0.71     981.0       0.0 instr_req_o              
    0:01:18   65449.3      0.71     981.0       0.0 instr_req_o              
    0:01:18   65449.3      0.71     981.0       0.0 instr_req_o              
    0:01:18   65449.3      0.71     981.0       0.0 instr_req_o              
    0:01:18   65449.3      0.71     981.0       0.0 instr_req_o              
    0:01:18   65449.3      0.71     981.0       0.0 instr_req_o              
    0:01:18   65449.3      0.71     981.0       0.0 instr_req_o              
    0:01:18   65449.3      0.71     981.0       0.0 instr_req_o              
    0:01:18   65449.3      0.71     981.0       0.0 instr_req_o              
    0:01:18   65449.3      0.71     981.0       0.0 instr_req_o              
    0:01:18   65449.3      0.71     981.0       0.0 instr_req_o              
    0:01:18   65449.3      0.71     981.0       0.0 instr_req_o              
    0:01:18   65449.3      0.71     981.0       0.0 instr_req_o              
    0:01:18   65449.3      0.71     981.0       0.0 instr_req_o              
    0:01:18   65451.2      0.71     981.0       0.0 instr_req_o              
    0:01:18   65451.2      0.71     981.0       0.0 instr_req_o              
    0:01:18   65451.2      0.71     981.0       0.0 instr_req_o              
    0:01:18   65451.2      0.71     981.0       0.0 instr_req_o              
    0:01:18   65451.2      0.71     981.0       0.0 instr_req_o              
    0:01:18   65451.2      0.71     981.0       0.0 instr_req_o              
    0:01:18   65451.2      0.71     981.0       0.0 instr_req_o              
    0:01:18   65451.2      0.71     981.0       0.0 instr_req_o              
    0:01:18   65451.7      0.71     981.0       0.0 instr_req_o              
    0:01:18   65451.7      0.71     981.0       0.0 instr_req_o              
    0:01:18   65453.3      0.71     980.9       0.0 instr_req_o              
    0:01:18   65453.3      0.71     980.9       0.0 instr_req_o              
    0:01:18   65453.3      0.71     980.9       0.0 instr_req_o              
    0:01:18   65453.3      0.71     980.9       0.0 instr_req_o              
    0:01:18   65453.3      0.71     980.9       0.0 instr_req_o              
    0:01:18   65453.3      0.71     980.9       0.0 instr_req_o              
    0:01:18   65453.3      0.71     980.9       0.0 instr_req_o              
    0:01:18   65453.3      0.71     980.9       0.0 instr_req_o              
    0:01:19   65453.3      0.71     980.8       0.0 instr_req_o              
    0:01:19   65453.3      0.71     980.8       0.0 instr_req_o              
    0:01:19   65453.3      0.71     980.8       0.0 instr_req_o              
    0:01:19   65453.3      0.71     980.8       0.0 instr_req_o              
    0:01:19   65453.3      0.71     980.8       0.0 instr_req_o              
    0:01:19   65453.3      0.71     980.8       0.0 instr_req_o              
    0:01:19   65453.3      0.71     980.8       0.0 instr_req_o              
    0:01:20   65453.3      0.71     978.6       0.0 id_stage_i/registers_i/riscv_register_file_i/mem_reg_25__21_/D
    0:01:20   65453.3      0.71     978.6       0.0 id_stage_i/registers_i/riscv_register_file_i/mem_reg_25__21_/D
    0:01:20   65453.8      0.71     978.6       0.0 instr_req_o              
    0:01:20   65453.8      0.71     978.6       0.0 instr_req_o              
    0:01:20   65463.4      0.71     978.6       0.0 instr_req_o              
    0:01:20   65463.4      0.71     978.6       0.0 instr_req_o              
    0:01:20   65463.4      0.71     978.6       0.0 instr_req_o              
    0:01:20   65463.4      0.71     978.6       0.0 instr_req_o              
    0:01:20   65463.4      0.71     978.6       0.0 instr_req_o              
    0:01:20   65463.4      0.71     978.6       0.0 instr_req_o              
    0:01:20   65463.4      0.71     978.6       0.0 instr_req_o              
    0:01:20   65463.9      0.71     978.6       0.0 instr_req_o              
    0:01:20   65463.9      0.71     978.6       0.0 instr_req_o              
    0:01:21   65463.9      0.70     978.5       0.0 id_stage_i/registers_i/riscv_register_file_i/mem_reg_25__21_/D
    0:01:21   65463.9      0.70     978.5       0.0 id_stage_i/registers_i/riscv_register_file_i/mem_reg_25__21_/D
    0:01:21   65463.9      0.70     978.5       0.0 id_stage_i/registers_i/riscv_register_file_i/mem_reg_25__21_/D
    0:01:21   65463.9      0.70     978.5       0.0 instr_req_o              
    0:01:21   65463.9      0.70     978.5       0.0 instr_req_o              
    0:01:21   65463.9      0.70     978.5       0.0 instr_req_o              
    0:01:21   65463.9      0.70     978.5       0.0 instr_req_o              
    0:01:22   65481.5      0.70     978.3       0.0 instr_req_o              
    0:01:22   65481.5      0.70     978.3       0.0 instr_req_o              
    0:01:22   65481.5      0.70     978.3       0.0 instr_req_o              
    0:01:22   65481.5      0.70     978.3       0.0 instr_req_o              
    0:01:22   65481.5      0.70     978.3       0.0 instr_req_o              
    0:01:22   65481.5      0.70     978.3       0.0 instr_req_o              
    0:01:22   65481.5      0.70     978.3       0.0 instr_req_o              
    0:01:22   65483.6      0.70     978.0       0.0 instr_req_o              
    0:01:22   65483.6      0.70     978.0       0.0 instr_req_o              
    0:01:22   65483.6      0.70     978.0       0.0 instr_req_o              
    0:01:22   65483.6      0.70     978.0       0.0 instr_req_o              
    0:01:22   65483.6      0.70     978.0       0.0 instr_req_o              
    0:01:22   65483.6      0.70     978.0       0.0 instr_req_o              
    0:01:22   65483.6      0.70     978.0       0.0 instr_req_o              
    0:01:22   65483.6      0.70     978.0       0.0 instr_req_o              
    0:01:23   65483.6      0.70     978.0       0.0 instr_req_o              
    0:01:23   65483.6      0.70     978.0       0.0 instr_req_o              
    0:01:23   65483.6      0.70     978.0       0.0 id_stage_i/registers_i/riscv_register_file_i/mem_reg_25__21_/D
    0:01:23   65483.6      0.70     978.0       0.0 id_stage_i/registers_i/riscv_register_file_i/mem_reg_25__21_/D
    0:01:23   65483.6      0.70     978.0       0.0 id_stage_i/registers_i/riscv_register_file_i/mem_reg_25__21_/D
    0:01:23   65483.6      0.70     978.0       0.0 instr_req_o              
    0:01:23   65483.6      0.70     978.0       0.0 instr_req_o              
    0:01:23   65483.6      0.70     977.8       0.0 id_stage_i/registers_i/riscv_register_file_i/mem_reg_6__18_/D
    0:01:23   65483.6      0.70     977.8       0.0 id_stage_i/registers_i/riscv_register_file_i/mem_reg_6__18_/D
    0:01:23   65483.6      0.70     977.8       0.0 id_stage_i/registers_i/riscv_register_file_i/mem_reg_6__18_/D
    0:01:23   65483.6      0.70     977.8       0.0 id_stage_i/registers_i/riscv_register_file_i/mem_reg_6__18_/D
    0:01:23   65483.6      0.70     977.8       0.0 instr_req_o              
    0:01:23   65483.6      0.70     977.8       0.0 instr_req_o              
    0:01:23   65483.6      0.70     977.8       0.0 instr_req_o              
    0:01:23   65483.6      0.70     978.2       0.0 id_stage_i/hwloop_regs_i/hwlp_counter_q_reg_1__25_/D
    0:01:23   65483.6      0.70     978.2       0.0 id_stage_i/hwloop_regs_i/hwlp_counter_q_reg_1__25_/D
    0:01:23   65483.6      0.70     978.2       0.0 id_stage_i/hwloop_regs_i/hwlp_counter_q_reg_1__25_/D
    0:01:23   65483.6      0.70     978.2       0.0 id_stage_i/hwloop_regs_i/hwlp_counter_q_reg_1__25_/D
    0:01:24   65486.8      0.70     978.2       0.0 instr_req_o              
    0:01:24   65486.8      0.70     978.2       0.0 instr_req_o              
    0:01:24   65486.8      0.70     978.2       0.0 instr_req_o              
    0:01:24   65486.8      0.70     978.2       0.0 instr_req_o              
    0:01:24   65486.8      0.70     978.2       0.0 instr_req_o              
    0:01:24   65486.8      0.70     978.2       0.0 instr_req_o              
    0:01:24   65486.8      0.70     978.2       0.0 instr_req_o              
    0:01:24   65488.9      0.70     978.4       0.0 id_stage_i/alu_operand_b_ex_o_reg_31_/D
    0:01:24   65488.9      0.70     978.4       0.0 id_stage_i/alu_operand_b_ex_o_reg_31_/D
    0:01:24   65488.9      0.70     978.4       0.0 id_stage_i/alu_operand_b_ex_o_reg_31_/D
    0:01:24   65488.9      0.70     978.4       0.0 id_stage_i/alu_operand_b_ex_o_reg_31_/D
    0:01:24   65488.9      0.70     978.4       0.0 id_stage_i/alu_operand_b_ex_o_reg_31_/D
    0:01:24   65488.9      0.70     978.4       0.0 id_stage_i/alu_operand_b_ex_o_reg_31_/D
    0:01:24   65488.9      0.70     978.4       0.0 id_stage_i/alu_operand_b_ex_o_reg_31_/D
    0:01:24   65488.9      0.70     978.4       0.0 instr_req_o              
    0:01:24   65488.9      0.70     978.4       0.0 instr_req_o              
    0:01:25   65498.2      0.70     978.3       0.0 instr_req_o              
    0:01:25   65498.2      0.70     978.3       0.0 instr_req_o              
    0:01:25   65498.2      0.70     978.3       0.0 instr_req_o              
    0:01:25   65498.2      0.70     978.3       0.0 instr_req_o              
    0:01:25   65498.2      0.70     978.3       0.0 instr_req_o              
    0:01:25   65498.2      0.70     978.3       0.0 instr_req_o              
    0:01:25   65498.2      0.70     978.3       0.0 instr_req_o              
    0:01:25   65498.2      0.70     978.3       0.0 instr_req_o              
    0:01:25   65498.2      0.70     978.3       0.0 instr_req_o              
    0:01:25   65498.2      0.70     978.3       0.0 instr_req_o              
    0:01:25   65498.2      0.70     978.3       0.0 instr_req_o              
    0:01:25   65498.2      0.70     978.3       0.0 instr_req_o              
    0:01:25   65498.2      0.70     978.3       0.0 instr_req_o              
    0:01:25   65500.4      0.70     978.2       0.0 instr_req_o              
    0:01:25   65500.4      0.70     978.2       0.0 instr_req_o              
    0:01:25   65500.4      0.70     978.2       0.0 id_stage_i/registers_i/riscv_register_file_i/mem_reg_25__21_/D
    0:01:25   65500.4      0.70     978.2       0.0 id_stage_i/registers_i/riscv_register_file_i/mem_reg_25__21_/D
    0:01:25   65500.4      0.70     978.2       0.0 id_stage_i/registers_i/riscv_register_file_i/mem_reg_25__21_/D
    0:01:25   65500.4      0.70     978.2       0.0 id_stage_i/registers_i/riscv_register_file_i/mem_reg_25__21_/D
    0:01:25   65509.2      0.70     978.0       0.0 instr_req_o              
    0:01:25   65509.2      0.70     978.1       0.0 instr_req_o              
    0:01:26   65509.2      0.70     978.1       0.0 instr_req_o              
    0:01:26   65509.2      0.70     978.1       0.0 instr_req_o              
    0:01:26   65509.9      0.70     978.1       0.0 instr_req_o              
    0:01:26   65509.9      0.70     978.1       0.0 instr_req_o              
    0:01:26   65509.9      0.70     978.1       0.0 instr_req_o              
    0:01:26   65509.9      0.70     978.1       0.0 instr_req_o              

1
streaming_dft_planner
0
change_names -rules verilog -hierarchy
Warning: In the design riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800, net 'instr_addr_o[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1, net 'priv_lvl_o[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_we_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'exc_pc_mux_o[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'exc_cause_o[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'data_misaligned_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'jr_stall_o' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'load_stall_o' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'csr_cause_o_5__BAR' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'csr_save_ex_o_BAR' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_L0_buffer_RDATA_IN_WIDTH128_test_1, net 'instr_gnt_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_load_store_unit_test_1, net 'data_we_ex_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[0]' is connecting multiple ports. (UCN-1)
1
report_scan_path -test_mode all > ${REPORT_PATH}/chains.txt
report_area > ${REPORT_PATH}/area_post_dft.txt
write -hierarchy -format verilog -output "${GATE_PATH}/${TOPLEVEL}_scan.v"
Writing verilog file '/home/s267517/assignment/riscv/gate/scan/syn/output/riscv_core_scan.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -hierarchy -format ddc -output "${GATE_PATH}/${TOPLEVEL}_scan.ddc"
Writing ddc file '../output/riscv_core_scan.ddc'.
1
write_sdf -version 3.0 "${GATE_PATH}/${TOPLEVEL}_scan.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/s267517/assignment/riscv/gate/scan/syn/output/riscv_core_scan.sdf'. (WT-3)
1
write_sdc "${GATE_PATH}/${TOPLEVEL}_scan.sdc"
1
write_test_protocol -output "${GATE_PATH}/${TOPLEVEL}_scan.spf" -test_mode Internal_scan
Writing test protocol file '/home/s267517/assignment/riscv/gate/scan/syn/output/riscv_core_scan.spf' for mode 'Internal_scan'...
1
write_test_protocol -output "${GATE_PATH}/${TOPLEVEL}_scancompress.spf" -test_mode ScanCompression_mode
Writing test protocol file '/home/s267517/assignment/riscv/gate/scan/syn/output/riscv_core_scancompress.spf' for mode 'ScanCompression_mode'...
Design "riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800" has no test mode named ScanCompression_mode.
1
#quit
dc_shell> quit

Memory usage for this session 356 Mbytes.
Memory usage for this session including child processes 356 Mbytes.
CPU usage for this session 272 seconds ( 0.08 hours ).
Elapsed time for this session 570 seconds ( 0.16 hours ).

Thank you...
