# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 11.1 Build 173 11/01/2011 SJ Full Version
# Date created = 11:38:09  February 08, 2013
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		vga_with_hw_test_image_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY vga_with_hw_test_image
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 11.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:38:09  FEBRUARY 08, 2013"
set_global_assignment -name LAST_QUARTUS_VERSION "16.1.0 Lite Edition"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 780
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_location_assignment PIN_H10 -to red[7]
set_location_assignment PIN_H8 -to red[6]
set_location_assignment PIN_J12 -to red[5]
set_location_assignment PIN_G10 -to red[4]
set_location_assignment PIN_F12 -to red[3]
set_location_assignment PIN_D10 -to red[2]
set_location_assignment PIN_E11 -to red[1]
set_location_assignment PIN_E12 -to red[0]
set_location_assignment PIN_C9 -to green[7]
set_location_assignment PIN_F10 -to green[6]
set_location_assignment PIN_B8 -to green[5]
set_location_assignment PIN_C8 -to green[4]
set_location_assignment PIN_H12 -to green[3]
set_location_assignment PIN_F8 -to green[2]
set_location_assignment PIN_G11 -to green[1]
set_location_assignment PIN_G8 -to green[0]
set_location_assignment PIN_D12 -to blue[7]
set_location_assignment PIN_D11 -to blue[6]
set_location_assignment PIN_C12 -to blue[5]
set_location_assignment PIN_A11 -to blue[4]
set_location_assignment PIN_B11 -to blue[3]
set_location_assignment PIN_C11 -to blue[2]
set_location_assignment PIN_A10 -to blue[1]
set_location_assignment PIN_B10 -to blue[0]
set_location_assignment PIN_G13 -to h_sync
set_location_assignment PIN_F11 -to n_blank
set_location_assignment PIN_C10 -to n_sync
set_location_assignment PIN_A12 -to pixel_clk
set_location_assignment PIN_C13 -to v_sync
set_location_assignment PIN_Y2 -to clk
set_global_assignment -name SDC_FILE vga_with_hw_test_image.out.sdc
set_global_assignment -name BDF_FILE vga_with_hw_test_image.bdf
set_global_assignment -name VHDL_FILE vga_controller.vhd
set_global_assignment -name VHDL_FILE hw_image_generator.vhd
set_global_assignment -name QIP_FILE vga_pll.qip
set_global_assignment -name QIP_FILE altpll0.qip
set_location_assignment PIN_M23 -to b1
set_location_assignment PIN_G19 -to r1
set_location_assignment PIN_AG14 -to clock
set_location_assignment PIN_M21 -to confirmButton
set_location_assignment PIN_F19 -to r2
set_location_assignment PIN_N21 -to Reset
set_location_assignment PIN_G18 -to ha0
set_location_assignment PIN_F22 -to hb0
set_location_assignment PIN_E17 -to hc0
set_location_assignment PIN_L26 -to hd0
set_location_assignment PIN_L25 -to he0
set_location_assignment PIN_J22 -to hf0
set_location_assignment PIN_H22 -to hg0
set_location_assignment PIN_Y22 -to hb1
set_location_assignment PIN_W21 -to hc1
set_location_assignment PIN_W22 -to hd1
set_location_assignment PIN_W25 -to he1
set_location_assignment PIN_U23 -to hf1
set_location_assignment PIN_U24 -to hg1
set_location_assignment PIN_M24 -to ha1
set_location_assignment PIN_AA26 -to hb2
set_location_assignment PIN_Y25 -to hc2
set_location_assignment PIN_W26 -to hd2
set_location_assignment PIN_Y26 -to he2
set_location_assignment PIN_W27 -to hf2
set_location_assignment PIN_W28 -to hg2
set_location_assignment PIN_AA25 -to ha2
set_location_assignment PIN_U21 -to hb3
set_location_assignment PIN_AB20 -to hc3
set_location_assignment PIN_AA21 -to hd3
set_location_assignment PIN_AD24 -to he3
set_location_assignment PIN_AF23 -to hf3
set_location_assignment PIN_Y19 -to hg3
set_location_assignment PIN_V21 -to ha3
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top