Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed Feb 22 22:41:44 2017
| Host         : DESKTOP-AO4G6AL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file scaler_to_vpss_control_sets_placed.rpt
| Design       : scaler_to_vpss
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   975 |
| Minimum Number of register sites lost to control set restrictions |  3207 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3540 |         1158 |
| No           | No                    | Yes                    |            1518 |          455 |
| No           | Yes                   | No                     |            1885 |          664 |
| Yes          | No                    | No                     |            8774 |         2253 |
| Yes          | No                    | Yes                    |             696 |          147 |
| Yes          | Yes                   | No                     |            5460 |         1569 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                    Clock Signal                                    |                                                                                                                                                                              Enable Signal                                                                                                                                                                             |                                                                                                                                                                Set/Reset Signal                                                                                                                                                               | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                            |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                                       |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                                       |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_sig_bdd_321                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                                       |                1 |              1 |
|  adv7511_clk_OBUF_BUFG                                                             |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                  |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                                                                       |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                   |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                                       |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                                       |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                                                                       |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                         |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                  |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                           |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                                       |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_2                                                                                                   |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2                                                                                                     |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                           |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2                                                  |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/icmp_reg_17800                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                                                                         |                1 |              1 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_7_out                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                                       |                1 |              1 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                       |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1__0_n_2                                                                                     |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                                       |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                   |                1 |              1 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/de0                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                                       |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                   |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                                                                       |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                                                                       |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_2                                                                                                   |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                  |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                                                                       |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                                                                       |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1_n_2                                                                                                                                     |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/rst_wr_reg2                                                                                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                   |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                         |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                       |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_register_slice_0/inst/areset_r                                                                                                                                                                                                                                            |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                          |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2                                                                                                                         |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                               |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                                       |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2                                                  |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                                       |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                                                         |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                          |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                                                      |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                                       |                1 |              1 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                           |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                                      |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_2                                                                   |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                            |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/odd_col_reg_8290                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                                                               |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2                                                               |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                                                   |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                                                          |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2                                                          |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                                              |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                                                  |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2                                                  |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                                                                                                     |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                                                           |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_2                                                                                                   |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                                                            |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_2                                                                  |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                           |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                           |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_2                                                                  |                2 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                                            |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_2                                                                   |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                            |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_2                                                                   |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                  |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_2                                                                                                   |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                                                         | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/awpop_reset0                                                                                                                           |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2                                                                                                                                                                 |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                                                            |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2        |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                              |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/awpop_reset                                                                                                                            |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2                                                                     |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                           |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2                  |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                                                                                                      |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                     |                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0            |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_wrap_word_next_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_buf_reg[0]                                                                                                                                  | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                 |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2                                                                     |                1 |              2 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST_i_1_n_2                                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                           |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/awpop_reset                                                                                                                            |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                     |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_2                                                                  |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                               |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                           |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                                                                                                                         |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_2                                                                  |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                                |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2                 |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                           |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                            |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_2                                                                   |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                       |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_2                                                                   |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                            |                1 |              2 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2                                                                                                                                                      |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                           |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_2                                                                   |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_2                                                                  |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                            |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                                       |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core731_U0/odd_col_reg_7630                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2                                                                     |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                                |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                           |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_2                                                                  |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                            |                1 |              2 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_2                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                                        |                2 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                                                                     |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_2                                                                  |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_2                                                                  |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2        |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_2                                                                   |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_2                                                                  |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                                                                     |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__1_n_2                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                                                    |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_2                                                                   |                1 |              3 |
|  adv7511_clk_OBUF_BUFG                                                             |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                                                                                                                                                                 |                2 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_2                                                                   |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__0_n_2                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                                                    |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                                                                                                                                                      |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_2                                                                  |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[11][0]                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                 |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_2                                                                   |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_2                                                                   |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_2                                                                  |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_2                                                                   |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[11][0]                                                                                    |                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2                                                                     |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_2                                                                  |                1 |              3 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GEN_MIN_FOR_ASYNC.axis_min_count_reg[0]                                                                                                                                                              |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_2                                                                                                                                                                                  |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_2                                                                                                                                                                                  |                2 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_be_reg[0][0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/SR[0]                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                             | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                2 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count_reg[3][0]                                                 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                2 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                            |                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                       | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                2 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |                3 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                2 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GEN_MIN_FOR_ASYNC.lite_min_count_reg[0]                                                                                                                                                              |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GEN_MIN_FOR_ASYNC.lite_min_count_reg[0]                                                                                                                                                              |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/ap_sig_bdd_556                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/j_i_reg_482                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[35][0]                                                                                    |                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                                                                              | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg_0                                                                           |                2 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_2                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                3 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_2                                                                                                                                                                                                                                                              | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                                            | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_MultiPixStream2AXIvideo_U0/ap_sig_bdd_490                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                                 |                2 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_sig_bdd_952                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/j_reg_838[3]_i_1_n_2                                                                                                                                                                                                         |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                                 |                3 |              4 |
|  adv7511_clk_OBUF_BUFG                                                             |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d2[11]_i_1_n_2                                                                                                                                                                                                                                   |                3 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q[1]                                                                                                                                                                  |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/HwReg_ColorMode_channel16_U/U_bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_ColorMode_channel16_ram/sel                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/HwReg_ColorMode_channel16_U/mOutPtr[3]_i_1_n_2                                                                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                2 |              4 |
|  adv7511_clk_OBUF_BUFG                                                             |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d2[13]_i_1_n_2                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/gen_master_slots[0].w_issuing_cnt_reg[0]                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]                                                                                                                                                               |                2 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GEN_MIN_FOR_ASYNC.axis_min_count_reg[0]                                                                                                                                                              |                1 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                            | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                       |                2 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[0]                                                                                                                                                                                                             | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                       |                2 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_commands_reg[3]_0[0]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q[1]                                                                                                                                                                            |                2 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsiaasmqvcpsuqdcdxyr4ira120                                                                                                                                                                            |                4 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsiaasmqvcpsuqdcdxyr4ira120                                                                                                                                                                            |                3 |              4 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsnldseh4bdsq0t5riz35cshyr4n5rx22                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_2                                                                                                                                                               | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                 |                3 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                    |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[2]                                                                                                              |                4 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                                                         | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                          |                3 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/p_24_out                                                                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                          |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/frame_number_i                                                                                                                                                                                                                                              | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1_n_2                                                                                                                                                     |                3 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[2]                                                                                                             |                3 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                                                                                             |                3 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_2                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                              |                1 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                              |                1 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/E[0]                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_2                                                                                                                                                                         |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                                                                                             | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                                                                   |                3 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/j_1_reg_2336_reg[3]_0[1]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[2]                                                                                                             |                3 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[2]                                                                                                             |                3 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                                                                                                         |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[2]                                                                                                              |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[2]                                                                                                              |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                   |                                                                                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[2]                                                                                                             |                4 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1_n_2                                                                                                                                                                 |                1 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_2                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0            |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                                                                                              |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[2]                                                                                                             |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfldseh4bdsq0t5eiqn5crtl4fea[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_2                                                                                                                                                                                  |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[2]                                                                                                             |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                              |                                                                                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[2]                                                                                                              |                3 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                       |                3 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                                                                                              |                3 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[4]_i_1_n_2                                                                                                                                                            |                2 |              5 |
|  adv7511_clk_OBUF_BUFG                                                             |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                                                                                                                                                                 |                5 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[2]                                                                                                              |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[2]                                                                                                              |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[2]                                                         |                2 |              5 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST_i_1_n_2                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[2]                                                                                                             |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/s2mm_cdc2dmac_fsync                                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[2]                                                                                                             |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                                                                                                                                 |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                  |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[2]                                                                                                             |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                     |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_2                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/rst_axis/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                    |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/awpop_reset0                                                                                                                           |                4 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                                                                                                              |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/Q[1]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[2]                                                |                1 |              5 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                                                |                2 |              6 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/rst_axis/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                              | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/rst_axis/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                              |                2 |              6 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                  |                4 |              6 |
|  adv7511_clk_OBUF_BUFG                                                             |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d2[15]_i_1_n_2                                                                                                                                                                                                                                   |                4 |              6 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_ctrl/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                    |                3 |              6 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/E[0]                                                                                                                                                       | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                                                     |                3 |              6 |
|  adv7511_clk_OBUF_BUFG                                                             |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_df[14]_i_1_n_2                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/E[0]                                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                             |                3 |              6 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                                                                                              | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                                                                              |                1 |              6 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/FSM_onehot_dmacntrl_cs[5]_i_1_n_2                                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                              |                2 |              6 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                                                                                              | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                                                                              |                2 |              6 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                       | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                             |                3 |              6 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/s01_regslice/inst/b_pipe/SR[0]                                                                                                                                                                                                                                  |                2 |              6 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core731_U0/p_21_in                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                4 |              6 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                              | design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                              |                2 |              6 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_reg[1][2]                                                                                                                                                                               |                2 |              6 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[5][0]                                                                                                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_byte_cntr_reg[5]_0[0] |                2 |              6 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |                3 |              6 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_ctrl/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                              | design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_ctrl/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                              |                2 |              6 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[0]_0[0]                                                                                                                                                         | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                             |                2 |              6 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_sig_bdd_241                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                2 |              7 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_2_n_2                                                                                                                                               | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_2                                                                                                                      |                4 |              7 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                                                             | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                                         |                4 |              7 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                           |                2 |              7 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/ap_sig_bdd_201                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                3 |              7 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/i_reg_8270                                                                                                                                                                                                                                            | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/i_reg_827                                                                                                                                                                                                                    |                1 |              7 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/i_i_reg_4710                                                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/i_i_reg_471                                                                                                                                                                                                                  |                2 |              7 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_in                                                                                                                                                                                                       |                1 |              7 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                1 |              7 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]                                                                                                                                              | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0                                                                                                                   |                1 |              7 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                                                                                                                  | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                2 |              7 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_in                                                                                                                                                                                                                   |                1 |              7 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/E[0]                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/si_wrap_word_next_reg[0][0]                                                                                           |                2 |              7 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                             |                3 |              7 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/p_0_in                                                                                                                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/SR[0]                                                                                                                                                                                                                                            |                2 |              7 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                2 |              7 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/OutPix_val_0_V_reg_18260                                                                                                                                                                                                                              | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/OutPix_val_2_V_reg_1836_reg[7]_0                                                                                                                                                       |                3 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_onehot_mi_state[7]_i_1_n_2                                                                                                                                  | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/awpop_reset0                                                                                                                           |                4 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                            | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                               |                4 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/OutPix_val_0_V_reg_18260                                                                                                                                                                                                                              | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/OutPix_val_1_V_reg_1831_reg[7]_0                                                                                                                                                       |                3 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/OutPix_val_0_V_reg_18260                                                                                                                                                                                                                              | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/OutPix_val_0_V_reg_1826_reg[7]_0                                                                                                                                                       |                3 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                                             | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[7]_i_1_n_2                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core731_U0/tmp_2_reg_8020                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                            | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                            | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                       | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_2                                                                                                                                                                     |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                       | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_2                                                                                                                                                                      |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_2                                                                                                                                                                                                       | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_2                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_2                                                                                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_2                                                                                                                                                                                                                                                         | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_2                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                4 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_2                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_2                                                                                                                                                                                            |                4 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_2                                                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                                                     |                5 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_2                                                                                                                                                                                                                             | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                                                                                             |                4 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                    |                3 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[2]                                                                                                             |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                5 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[2]                                                                                                             |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_CTRL_s_axi_U/int_HwReg_ColorMode[7]_i_1_n_2                                                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[2]                                                                                                             |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                3 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_Block_proc_U0/HwReg_ColorMode_read                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[2]                                                                                                             |                1 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/awpop_reset0                                                                                                                           |                3 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiedkmeoira/obsacujyz4phdt2thptz245rbueogvirct/obsacacewy5aqh2oke5zk                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/tmp_27_i_reg_8830                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[2]                                                                                                              |                1 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                                                                                                                                                                                           |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/shiftReg_ce                                                                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/SRL_SIG_reg[0][7]                                                                                                                                                                                                            |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/shiftReg_ce                                                                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/SRL_SIG_reg[0][23]                                                                                                                                                                                                           |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/pixbuf_cr_2_val_0_V_2_fu_112                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[2]                                                                                                              |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/pixbuf_cb_3_val_0_V_fu_108                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/p_17_in                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/shiftReg_ce                                                                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/SRL_SIG_reg[0][15]                                                                                                                                                                                                           |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      |                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[2]                                                                                                             |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibepy2uj5siat5eiqn5crtl4fea[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[2]                                                                                                             |                1 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaua[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                             | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/v_hscaler_mac_muladd_16s_8ns_27s_27_1_U31/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_0_U/p_0                                                                                                  | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                4 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[2]                                                                                                              |                1 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/SS[0]                                                                                                                                                     |                1 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaua[0]                                                                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsitamzdvcd5zcedpyum05rja[0]                                                                                                                                                                                                        |                3 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedkmf4ebb[0]                                                                                                                                                                                                                                              | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnfvbqb4hfcp2rcbx2kgq5yur4na[0]                                                                                                                                                                                                    |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_2                                                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_2                                                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_2                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[2]                                                                                                              |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                            | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                4 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core731_U0/filt_res1_i_fu_88                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[2]                                                                                                             |                1 |              8 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/E[0]                                                                                                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                       |                4 |              8 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                       |                4 |              8 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[2]                                                                                                              |                2 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core731_U0/p_7_in                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_2                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_2                                                                                                                                                                                            |                4 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[2]                                                                                                              |                1 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core731_U0/shiftReg_ce                                                                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core731_U0/SRL_SIG_reg[0][23]                                                                                                                                                                                                           |                1 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[2]                                                                                                             |                1 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[2]                                                                                                             |                1 |              8 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                1 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core731_U0/tmp_19_i_reg_8070                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                                                 |                4 |              9 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                           |                4 |              9 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                           |                3 |              9 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_11_out                                                                                                                                                                                                                |                4 |              9 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                                                                                             |                2 |              9 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_2                                                                                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                        |                3 |              9 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                           |                3 |              9 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[8]_i_2_n_2                                                                                                                                                                                                                                                         | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                        |                5 |              9 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                           |                3 |              9 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                           |                3 |              9 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_2                                                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                       |                3 |              9 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1__0_n_2                                                                                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                        |                3 |              9 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                           |                3 |              9 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/v_vscaler_mac_muladd_16s_8ns_27s_27_1_U34/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_1_U/ap_NS_fsm5                                                                                                                                 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                    |                4 |              9 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                           |                3 |              9 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                           |                3 |              9 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                       |                6 |              9 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/or_cond1_i_reg_18220                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                3 |              9 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                                                   |                2 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                             | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[2]                                                |                2 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                       | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                                      |                2 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                       | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                          |                3 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu5zcedpyum35rja                                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5te                                                                                                                                                                                                     |                4 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/col_cnt_reg[3]                                                                                                                                                                                                                                              | design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt[12]_i_1_n_2                                                                                                                                                                                                                                 |                5 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_regslice/inst/r_pipe/SR[0]                                                                                                                                                                                                                                  |                2 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/col_cnt_reg[3]                                                                                                                                                                                                                                              | design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/col_cnt[12]_i_1_n_2                                                                                                                                                                                                                                 |                5 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                                              |                3 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                               |                4 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0][0]                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                                                            |                3 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                       | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                          |                2 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                                  | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                       |                3 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsibdrp2cgu5zcedpyum35rja                                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chzx4g5te                                                                                                                                                                                                     |                4 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_reg[4][0]                                                                                                                            | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                                                                                              |                2 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                             | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                  |                3 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                            |                2 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                             |                3 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/reset_sel_axis/U0/bus2ip_reset                                                                                                                                                                                                                                                 |                2 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                      | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[2]                                                         |                2 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_reg[4][0]                                                                                                                            | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                                                                                                              |                4 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_reg[4][0]                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                                                                                             |                2 |             10 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/aresetn_d_reg[1]_0[0]                                                                                                 |                4 |             11 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                      | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                       |                5 |             11 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                                                     |                2 |             11 |
|  adv7511_clk_OBUF_BUFG                                                             |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/SR[0]                                                                                                                                                                                                                                                        |                2 |             11 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                                       |                2 |             11 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                                      |                2 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                                       |                4 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/ap_sig_bdd_204                                                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/i_i_i_reg_211                                                                                                                                                                                                            |                4 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/j_i_i_reg_2560                                                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/j_i_i_reg_256                                                                                                                                                                                                            |                3 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/Q[2]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |                4 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |                5 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_MultiPixStream2AXIvideo_U0/i1_i_reg_22304_out                                                                                                                                                                                                                                  | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_MultiPixStream2AXIvideo_U0/i1_i_reg_223                                                                                                                                                                                                               |                2 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_MultiPixStream2AXIvideo_U0/sel                                                                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_MultiPixStream2AXIvideo_U0/clear                                                                                                                                                                                                                      |                3 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_MultiPixStream2AXIvideo_U0/E[0]                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                4 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/v_hscaler_mac_muladd_16s_8ns_27s_27_1_U31/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_0_U/sum_1_0_2_2_reg_1821_reg                                                                             | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                6 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/ap_sig_bdd_255                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                4 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/ap_sig_bdd_566                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/y_i_reg_493                                                                                                                                                                                                                  |                2 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/x_i_reg_5040                                                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/x_i_reg_504                                                                                                                                                                                                                  |                4 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_AXIvideo2MultiPixStream_U0/grp_v_vscaler_reg_unsigned_short_s_fu_253/ap_return0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                5 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_AXIvideo2MultiPixStream_U0/grp_v_vscaler_reg_unsigned_short_s_fu_259/ap_return0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                3 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_AXIvideo2MultiPixStream_U0/ap_sig_bdd_189                                                                                                                                                                                                                                      | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_AXIvideo2MultiPixStream_U0/ap_sig_bdd_196                                                                                                                                                                                                             |                2 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_AXIvideo2MultiPixStream_U0/j_i_reg_1820                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_AXIvideo2MultiPixStream_U0/j_i_reg_182[0]_i_1_n_2                                                                                                                                                                                                     |                3 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_AXIvideo2MultiPixStream_U0/Q[1]                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                4 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/aw_hs                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |                2 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_MultiPixStream2AXIvideo_U0/grp_v_vscaler_reg_unsigned_short_s_fu_148/ap_return0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                2 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_MultiPixStream2AXIvideo_U0/grp_v_vscaler_reg_unsigned_short_s_fu_154/ap_return0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                2 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_sig_bdd_295                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                4 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/x_reg_918[0]_i_2_n_2                                                                                                                                                                                                                                  | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/x_reg_918[0]_i_1_n_2                                                                                                                                                                                                         |                3 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                2 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                  |                4 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                3 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                4 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                3 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |                4 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                5 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                                         |                3 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                                         |                2 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                                      |                2 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                                      |                2 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                                       |                2 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                                       |                3 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                                         |                2 |             12 |
|  adv7511_clk_OBUF_BUFG                                                             |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count0                                                                                                                                                                                                                                                     |                3 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                                      |                2 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                                       |                2 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                              |                7 |             12 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_2_n_2                                                                                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count0                                                                                                                                                                                                                                                     |                3 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc1.count_reg[3][0]                                             | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                3 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                                      |                3 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[34][0]                                                                                    |                                                                                                                                                                                                                                                                                                                                               |                2 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                                                                                               |                3 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_MultiPixStream2AXIvideo_U0/i_i_reg_12603_out                                                                                                                                                                                                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_MultiPixStream2AXIvideo_U0/grp_v_vscaler_reg_unsigned_short_s_fu_148/SR[0]                                                                                                                                                                            |                2 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_MultiPixStream2AXIvideo_U0/j_i_reg_137[0]_i_2_n_2                                                                                                                                                                                                                              | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_MultiPixStream2AXIvideo_U0/j_i_reg_137[0]_i_1_n_2                                                                                                                                                                                                     |                3 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_MultiPixStream2AXIvideo_U0/Q[0]                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                4 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                                      |                2 |             12 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last[11]_i_1_n_2                                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                                                                          |                2 |             12 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_d_reg_n_2                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_2                                                                                                                                                                                                        |                3 |             12 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_reg_n_2                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_count[0]_i_1_n_2                                                                                                                                                                                                               |                3 |             12 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_4                                                                                                                                                                                                                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_2                                                                                                                                                                                                                      |                3 |             12 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_4                                                                                                                                                                                                                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                                                                          |                2 |             12 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_1                                                                                                                                                                                                                                                       | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_2                                                                                                                                                                                                                      |                2 |             12 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_1                                                                                                                                                                                                                                                       | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                                                                          |                2 |             12 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int[11]_i_1_n_2                                                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[0]_i_1_n_2                                                                                                                                                                                                                               |                3 |             12 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_2                                                                                                                                                                                                                                             | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int[11]_i_1_n_2                                                                                                                                                                                                          |                4 |             12 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_0                                                                                                                                                                                                                                                  | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_2                                                                                                                                                                                                                      |                2 |             12 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_5                                                                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int[11]_i_1_n_2                                                                                                                                                                                                              |                3 |             12 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_2                                                                                                                                                                                                                      |                2 |             12 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_3                                                                                                                                                                                                                                                         | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_2                                                                                                                                                                                                                      |                3 |             12 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_2_n_2                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_1_n_2                                                                                                                                                                                                                               |                3 |             12 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count                                                                                                                                                                                                                                                              | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.vblank_count[0]_i_1_n_2                                                                                                                                                                                                               |                3 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                                       |                2 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[34][0]                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                3 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                2 |             12 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                                       |                2 |             12 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_2                                                                                                                                                                                                                                            |                4 |             13 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                                                     |                4 |             13 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/HwReg_phasesH_V_ce0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/E[0]                                                                                                                                                                                      | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/SR[0]                                                                                                                             |                5 |             13 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/row_cnt[0]_i_2_n_2                                                                                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/row_cnt[0]_i_1_n_2                                                                                                                                                                                                                                  |                4 |             13 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                              |                4 |             13 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                       | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                               |                7 |             13 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/E[0]                                                                                                                                                                                                                                  | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_LINEBUF_NO_SOF.vsize_counter_reg[12][0]                                                                                                                                                                                                                        |                5 |             13 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                       |                5 |             13 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                7 |             13 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu52kgnpyur4eptt2n5ha                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha                                                                                                                                                                                                      |                5 |             13 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu52kgnpyur4eptt2n5ha                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha                                                                                                                                                                                                      |                6 |             13 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/vert_count_reg[0]_0                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                                                     |                4 |             13 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/E[0]                                                                                                                                                                                                                                  | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]                                                                                                                                    |                6 |             13 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/v_hscaler_AXIvideo2MultiPixStream83_U0_Height_out_write                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                3 |             13 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_2                                                                                                                                                                                                                                      | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                              |                4 |             13 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt[0]_i_2_n_2                                                                                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt[0]_i_1_n_2                                                                                                                                                                                                                                  |                4 |             13 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                       | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                               |                5 |             13 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/Q[1]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |                3 |             13 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_CTRL_s_axi_U/aw_hs                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[6][0]                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                3 |             14 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |                6 |             14 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                5 |             14 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                                                                                                |                6 |             14 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[16][0]                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                5 |             14 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                   |                8 |             14 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_addr_d1[2]_i_1_n_2                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[16][0]                                                                                    |                                                                                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                                                                                                |                5 |             14 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                                                                          |                3 |             14 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/p_16_out                                                                                                                                                                                                                              | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                3 |             14 |
|  adv7511_clk_OBUF_BUFG                                                             |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_reg[0][2]                                                                                                                                                                                          |                6 |             15 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/out_y_reg_2070                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/out_y_reg_207                                                                                                                                                                                                                |                4 |             15 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core731_U0/x_i_reg_2060                                                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core731_U0/ap_reg_ppiten_pp0_it00                                                                                                                                                                                                       |                4 |             15 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                     |                2 |             15 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                       | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                      |                3 |             15 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/ap_sig_bdd_98                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |                5 |             15 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core731_U0/out_y_reg_1950                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core731_U0/out_y_reg_195                                                                                                                                                                                                                |                4 |             15 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core731_U0/ap_sig_bdd_92                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |                5 |             15 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/x_i_reg_2180                                                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/ap_reg_ppiten_pp0_it00                                                                                                                                                                                                       |                4 |             15 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                             | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                            |                3 |             15 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_5_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/p_0_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/v_hscaler_v_hcresampler_core721_U0_srcImg_V_val_V_read                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_CTRL_s_axi_U/int_HwReg_WidthOut[15]_i_1_n_2                                                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                6 |             16 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_2                                                                                                                                                                                                                      |                9 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_MultiPixStream2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/p_0_in_4                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core731_U0/inpix_val_1_V_reg_7870                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/p_0_in_3                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/p_0_in_2                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_MultiPixStream2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core731_U0/mpix_cb_val_0_V_fu_960                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/p_0_in_1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/p_0_in_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/p_0_in                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_2                                                                                                                                                                                                         | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                               |                6 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_CTRL_s_axi_U/int_HwReg_Height[15]_i_1_n_2                                                                                                                                                                                                                                      | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_CTRL_s_axi_U/int_HwReg_WidthIn[15]_i_1_n_2                                                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                6 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_HeightIn[15]_i_1_n_2                                                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                    |                5 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_HeightOut[15]_i_1_n_2                                                                                                                                                                                                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                    |                5 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_Width[15]_i_1_n_2                                                                                                                                                                                                                                       | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                    |                7 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/p_0_in_5                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/FiltCoeff_0_0_U/bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase_FiltCoeff_0_0_ram_U/FiltCoeff_0_0_ce0                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/p_0_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/p_0_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/p_0_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_3_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/p_0_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_4_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/p_0_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_6_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/p_0_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/p_0_in                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                       | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/FiltCoeff_0_0_U/bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/inpix_val_2_V_1_fu_920                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_2                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                              |                2 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                              |                2 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/q0_reg[0][0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/q0_reg[0]_0[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[0]_i_1_n_2                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                                          |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/q0_reg[0]_1[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_2                                                                                                                                                                             | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                    |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_2                                                                                                                                                                             | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                    |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[0]_i_1_n_2                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                    |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/mpix_cr_val_V_0_3_pixbuf_cr_va_reg_8680                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                                          |                6 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                                          |                6 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/inpix_val_1_V_reg_8530                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/outpix_val_1_V_1_reg_8730                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/shiftReg_ce_1                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/pixbuf_cb_2_val_0_V_fu_148                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |                5 |             16 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[15]_i_2_n_2                                                                                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                                                                                                                                                                 |                6 |             16 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_AXIvideo2MultiPixStream_U0/tmp_data_V_reg_3400                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |                4 |             17 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/p_40_in                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/ReadEn_i_reg_527                                                                                                                                                                                                             |                6 |             17 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/xReadPos_2_i_reg_538                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                5 |             17 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                              | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                6 |             18 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/payload_b_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                4 |             18 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[33]_i_1_n_2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                4 |             18 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/sig_data_reg_out0                                                                                                                                                                               |                3 |             18 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/ap_return_reg[8]_i_3_n_2                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |                3 |             18 |
|  adv7511_clk_OBUF_BUFG                                                             |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int                                                                                                                                                                                                                                                   |                5 |             18 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0][0] | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                6 |             18 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/sig_data_reg_out0                                                                                                                                                                               |                6 |             18 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/E[0]                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/sig_data_reg_out0                                                                                                                                                       |                5 |             18 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                            | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/SR[0]                                                                                                                                                                   |                3 |             18 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                                                                                              |                5 |             18 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                             |                6 |             18 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                3 |             19 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                                          |                7 |             19 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                                          |                6 |             19 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                                          |                7 |             19 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                                                              |                3 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                                                         |                4 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                                      |                3 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                                      |                5 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                                       |                3 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                                                         |                3 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                                                                              |                3 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                                                                              |                3 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                                      |                4 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                                      |                3 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                                                             |                4 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                                                                             |                3 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                                       |                3 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                                                                             |                5 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                                       |                3 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                                       |                5 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                                      |                4 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                                                             |                5 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                                                                              |                3 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                                                                             |                3 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_reg[9][0]                                                                                                                                               | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                                                                                                                                 |                4 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                       | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                  |                6 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                                       |                4 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                              | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                                                                                                                                |                5 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[1]                                                                                                             |                3 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[1]                                                                                                             |                4 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[1]                                                                                                             |                4 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                                                             |                3 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                                                              |                3 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                                       |                3 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                      | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                  |                4 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                                                         |                4 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                                      |                3 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                                                              |                4 |             20 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[0]                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                4 |             21 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                              |                7 |             21 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                              | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                4 |             21 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_reg[1][2]                                                                                                                                                                               |                4 |             22 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                                                                                          |                7 |             22 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                             | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                       |                8 |             22 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                           |                4 |             22 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]                                                                                                                                              | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                                                     |                5 |             22 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |               12 |             22 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                9 |             22 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                                                      |                5 |             23 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |               10 |             23 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                3 |             24 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                4 |             24 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                6 |             24 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                6 |             24 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                6 |             24 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                9 |             24 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                6 |             24 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                4 |             24 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                6 |             24 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                4 |             24 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                7 |             24 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                6 |             24 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                9 |             24 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                4 |             24 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                7 |             24 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                8 |             24 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                8 |             24 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                3 |             24 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                3 |             24 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                   | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                7 |             24 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnlbbf                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |                3 |             24 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/ap_sig_bdd_190                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                7 |             24 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedkmf4ebb[0]                                                                                                                                                                                                                                              | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabapy2uj5seig5ri0d5csa[0]                                                                                                                                                                                                         |                4 |             24 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_AXIvideo2MultiPixStream_U0/grp_v_vscaler_reg_unsigned_short_s_fu_253/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |                4 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1__0_n_2                                                                                                                                                                     |                4 |             24 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/WEA[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |               11 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int[11]_i_1_n_2                                                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_d_i_1_n_2                                                                                                                                                                                                                      |                7 |             24 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/PixArray_7_val_0_V_2_reg_25480                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                3 |             24 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/ap_reg_ppiten_pp1_it10                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |                8 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_0                                                                                                                                                                                                                                                  | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                                                                          |                4 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                                                                          |                5 |             24 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/shiftReg_ce                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                6 |             24 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/E[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                8 |             24 |
|  adv7511_clk_OBUF_BUFG                                                             |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1__0_n_2                                                                                                                                                                                 |                5 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                9 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                6 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                6 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                7 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                6 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                5 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                4 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                4 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                5 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                9 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                4 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                7 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                8 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                9 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                5 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                7 |             24 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/sel                                                                                                                                                                                                       | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_reg[0][2]                                                                                                                                                                                          |                4 |             24 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                3 |             24 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                       | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                6 |             24 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                     |                4 |             25 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_AXIvideo2MultiPixStream_U0/p_3_in                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |                8 |             25 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                |                4 |             25 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_AXIvideo2MultiPixStream_U0/ap_NS_fsm[4]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                8 |             25 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[1]                                                         |                4 |             25 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_AXIvideo2MultiPixStream_U0/axi_data_V_1_i_reg_159[23]_i_1_n_2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                7 |             25 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                            |                4 |             25 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0][0]                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                8 |             25 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/axi_data_V1_i_i_reg_201[23]_i_1_n_2                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                9 |             25 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/p_3_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               11 |             25 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/axi_data_V_1_i_i_reg_233[23]_i_1_n_2                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |                8 |             25 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                          |                4 |             25 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/tmp_data_V_reg_4690                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |               12 |             25 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0][0]                                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |               16 |             25 |
|  adv7511_clk_OBUF_BUFG                                                             |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg_n_2_[3][0]                                                                                                                                                                                                           |               13 |             26 |
|  adv7511_clk_OBUF_BUFG                                                             |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                                                            |                9 |             26 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |               11 |             26 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                5 |             26 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/HwReg_Height_channel22_U/U_bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel22_ram/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                5 |             26 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                5 |             26 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |               11 |             26 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                6 |             26 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                9 |             26 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                9 |             26 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[33][0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                5 |             26 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                7 |             26 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |               12 |             26 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |               12 |             26 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                9 |             26 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                7 |             26 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |               11 |             26 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                5 |             26 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                6 |             26 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                9 |             26 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |               12 |             26 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0][0]                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |                9 |             26 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |               12 |             26 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0][0]                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |                9 |             26 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/eol_2_i_i_reg_316[0]_i_1_n_2                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |               10 |             26 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg_n_2_[3][0]                                                                                                                                                                                               |               13 |             26 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                                                |               11 |             26 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/HwReg_WidthOut_channel23_U/U_bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel23_ram/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                6 |             26 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_AXIvideo2MultiPixStream_U0/eol_2_i_reg_243[0]_i_1_n_2                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |               10 |             26 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                      |                5 |             26 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsnlbbf                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_MultiPixStream2AXIvideo_U0/i1_i_reg_2230                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                7 |             29 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                             |               12 |             30 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                                                     |                9 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/HwReg_Height_channel20_U/U_bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel20_ram/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                  | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                               |                7 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[8]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/rdata_reg[31]_i_4_n_2                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/offset_5_reg_24250                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                              |               10 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                              |                7 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/ram_reg_0_63_0_0_i_10_n_2                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_CTRL_s_axi_U/int_HwReg_PixelRate[31]_i_1_n_2                                                                                                                                                                                                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |               13 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |               12 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_CTRL_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |               16 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                       | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[15]                                                                                                             |                7 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/HwReg_Height_channel17_U/U_bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel17_ram/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/HwReg_WidthOut_channel21_U/U_bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel21_ram/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address[0]_i_1_n_2                                                                                                                                                                                                                                      | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                              |                8 |             32 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/SYNC_INST/out[0]                                                                                                                                                                                                                                                             |                8 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/int_HwReg_LineRate[31]_i_1_n_2                                                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                    |               14 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                              |                6 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/rdata_reg[31]_i_9_n_2                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |               11 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/rdata_reg[31]_i_7_n_2                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/dm_address_reg_0__s_net_1                                                                                                                                  | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                                                     |                8 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |               12 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/HwReg_WidthIn_channel18_U/U_bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel18_ram/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/ram_reg_0_63_0_0_i_10_n_2                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core731_U0/E[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                                                     |               10 |             32 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                             |                8 |             33 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaua[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |               12 |             33 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                      |                9 |             33 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                         | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |               10 |             33 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                              |                7 |             33 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_commands_reg[3]_0[0]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                             |                9 |             33 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/v_vscaler_mac_muladd_16s_8ns_27s_27_1_U34/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_1_U/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                8 |             33 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                6 |             34 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[33][0]                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                5 |             34 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |                9 |             34 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                                       | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                                             |               14 |             34 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                       | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                   |               13 |             34 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |               10 |             34 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                    |               15 |             34 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                5 |             34 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[33][0]                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                8 |             34 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                5 |             34 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[33][0]                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                9 |             34 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                               |               12 |             35 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data_reg_out_en                                                                                                                                                                                                                   | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |               11 |             35 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                               |               10 |             35 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                            | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |                9 |             35 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                                    |                9 |             35 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                                                                                               |                5 |             36 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[35][0]                                                                                    |                                                                                                                                                                                                                                                                                                                                               |                5 |             36 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                                                                                               |                5 |             36 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[35][0]                                                                                    |                                                                                                                                                                                                                                                                                                                                               |                5 |             36 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/sel                                                                                                                                                                                                       | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                         |                7 |             36 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnb5seipfsaiatca5y4ilrbp2rcbx2kgnpyui                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |               10 |             36 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |                9 |             37 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/s01_regslice/inst/w_pipe/m_payload_i[31]_i_1__0_n_2                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |               10 |             37 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_MultiPixStream2AXIvideo_U0/grp_v_vscaler_reg_unsigned_short_s_fu_148/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |                7 |             37 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/v_hscaler_mac_muladd_16s_8ns_27s_27_1_U31/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_0_U/sum_1_0_2_2_reg_1821_reg                                                                             |                                                                                                                                                                                                                                                                                                                                               |               10 |             38 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                       |               20 |             39 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[61]_i_1_n_2                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |                7 |             40 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/s01_regslice/inst/aw_pipe/m_payload_i[31]_i_1_n_2                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                9 |             40 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                                                                                  | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_2                                                                                                                                                                                |               16 |             40 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/p_0_in                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                5 |             40 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core731_U0/shiftReg_ce                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |               13 |             40 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/p_0_in                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                5 |             40 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                   |               14 |             40 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i[31]_i_1_n_2                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |                8 |             40 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                  | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_2                                                                                                                                                                                   |               16 |             40 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnlbbf                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                               |                5 |             40 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                        |               13 |             41 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/y_i_reg_4930                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |               10 |             41 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_MultiPixStream2AXIvideo_U0/v_hscaler_MultiPixStream2AXIvideo_U0_ColorMode_read                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |               10 |             42 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i[64]_i_1_n_2                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |               11 |             43 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                           |               14 |             44 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                                                                                              |               10 |             44 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_reg[1][1]                                                                                                                                                                               |                9 |             44 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsflejbge5d0nd4ira14fdhp2ki                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |                6 |             44 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/write_ptr_reg[3]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                7 |             44 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/write_ptr_reg[3]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |                7 |             44 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                8 |             47 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |               15 |             47 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                6 |             48 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                6 |             48 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                                                                                                         |               11 |             48 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |               10 |             48 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_0_addr_reg_2530[11]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |               11 |             48 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/SrcYUV_V_val_V_U/U_bd_0_v_vscaler_0_FIFO_v_vscaler_SrcYUV_V_val_V_ram/shiftReg_ce                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |               11 |             48 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/shiftReg_ce                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |               12 |             48 |
|  adv7511_clk_OBUF_BUFG                                                             |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_reg[0][1]                                                                                                                                                                                          |               12 |             48 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/HwReg_Height_channel_U/U_bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel_ram/shiftReg_ce                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |                9 |             48 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63]                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                              |                7 |             48 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/shiftReg_ce                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |               11 |             48 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                                                     |               10 |             48 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/p_10_in                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |               12 |             48 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                6 |             48 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |                6 |             48 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |                6 |             48 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/shiftReg_ce_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |               13 |             48 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core731_U0/v_hscaler_v_hcresampler_core731_U0_height_out_write                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |               12 |             50 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tdata_reg[0]_0[0]                                                                                                                                                                                            |               15 |             50 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/s_axis_cmd_tdata_reg[0][0]                                                                                                                                                         | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tdata_reg[0][0]                                                                                                                                                                                              |               16 |             50 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core721_U0/v_hscaler_v_hcresampler_core721_U0_height_read                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |               12 |             51 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_regslice/inst/ar_pipe/m_payload_i[50]_i_1__0_n_2                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |                9 |             52 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                                                                              |               15 |             53 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_regslice/inst/aw_pipe/m_payload_i[50]_i_1_n_2                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |               13 |             53 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |               17 |             54 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |               15 |             54 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |               15 |             54 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                    |               28 |             54 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/j_reg_8380                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               16 |             54 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_3                                                                                                                                                                                                                                                     |               15 |             54 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |               11 |             54 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/j_i_reg_4820                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |               14 |             54 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/v_hscaler_hscale_core_polyphase_U0_OutPixels_read                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |               11 |             54 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                       |               13 |             57 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_2                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |               12 |             57 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |               11 |             57 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[62]_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |               13 |             57 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset                                                                                                                                                                                                                       |               23 |             58 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                     |               13 |             59 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                            |                                                                                                                                                                                                                                                                                                                                               |                9 |             60 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[63][0]                       |                                                                                                                                                                                                                                                                                                                                               |                8 |             60 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                               |               29 |             63 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               20 |             64 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_AXIvideo2MultiPixStream83_U0/shiftReg_ce_2                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |               15 |             64 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |               15 |             64 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_v_hcresampler_core731_U0/p_13_in                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |               15 |             64 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |               10 |             67 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |               24 |             67 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               13 |             67 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[68][0]                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |               15 |             67 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i[63]_i_1_n_2                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |               21 |             67 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |               17 |             67 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[68][0]                                                                                                                     |                                                                                                                                                                                                                                                                                                                                               |               10 |             67 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i[67]_i_1_n_2                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |               20 |             68 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_regslice/inst/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               14 |             68 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_CS_fsm[6]_i_1__0_n_2                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |               15 |             68 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[73][0]                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |               13 |             72 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |               12 |             72 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_regslice/inst/w_pipe/m_payload_i[73]_i_1_n_2                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                               |               22 |             74 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_regslice/inst/w_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                               |               15 |             74 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |               21 |             80 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |               15 |             80 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                              |               23 |             85 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                             |                                                                                                                                                                                                                                                                                                                                               |               11 |             88 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |               11 |             88 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |               12 |             96 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |               51 |             97 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_sig_bdd_961                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/y_reg_907[11]_i_1_n_2                                                                                                                                                                                                        |               23 |             99 |
|  adv7511_clk_OBUF_BUFG                                                             |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |               39 |             99 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |               13 |            104 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                             |               47 |            107 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                             |               24 |            110 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                             |               27 |            111 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                                                     |               35 |            116 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_sig_bdd_336                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |               33 |            119 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/WEA[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |               43 |            120 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_control/needs_delay.shift_register_reg[4][0]_0[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                               |               34 |            132 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                              |               26 |            141 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/prmry_reset2_2                                                                                                                                                                                                                                                     |               31 |            141 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/SR[0]                                                                                                                                                                                                                                            |               37 |            143 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/PixArray_6_val_0_V_reg_2716[7]_i_1_n_2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                               |               52 |            144 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |               27 |            152 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                               |               27 |            154 |
|  adv7511_clk_OBUF_BUFG                                                             |                                                                                                                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                                                                                     |               24 |            156 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_1_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/WEA[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                               |               58 |            168 |
|  adv7511_clk_OBUF_BUFG                                                             | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_2                                                                                                                                                                                                                                                         |               30 |            174 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/PixArray_0_val_0_V_1_fu_1920                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                               |               56 |            192 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |               48 |            200 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |               40 |            200 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 | design_1_wrapper_inst/design_1_i/hdmi_out/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/needs_delay.shift_register_reg[1][10]_0[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                               |               59 |            232 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_1_0_addr_reg_2575[11]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                               |               78 |            252 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/v_vscaler_mac_muladd_16s_8ns_27s_27_1_U34/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_1_U/ap_NS_fsm5                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                               |              117 |            457 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 | design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/v_hscaler_mac_muladd_16s_8ns_27s_27_1_U31/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_0_U/p_0                                                                                                  |                                                                                                                                                                                                                                                                                                                                               |              108 |            510 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |              227 |            569 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |              198 |            691 |
|  adv7511_clk_OBUF_BUFG                                                             |                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |              220 |            701 |
|  fmc_imageon_hdmii_clk_IBUF_BUFG                                                   |                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |              227 |            792 |
|  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                               |              298 |            800 |
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


