<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='824' type='unsigned int llvm::SIInstrInfo::readlaneVGPRToSGPR(unsigned int SrcReg, llvm::MachineInstr &amp; UseMI, llvm::MachineRegisterInfo &amp; MRI) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='820'>/// Copy a value from a VGPR (\p SrcReg) to SGPR.  This function can only
  /// be used when it is know that the value in SrcReg is same across all
  /// threads in the wave.
  /// \returns The SGPR register that \p SrcReg was copied to.</doc>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3887' ll='3918' type='unsigned int llvm::SIInstrInfo::readlaneVGPRToSGPR(unsigned int SrcReg, llvm::MachineInstr &amp; UseMI, llvm::MachineRegisterInfo &amp; MRI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3929' u='c' c='_ZNK4llvm11SIInstrInfo20legalizeOperandsSMRDERNS_19MachineRegisterInfoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3934' u='c' c='_ZNK4llvm11SIInstrInfo20legalizeOperandsSMRDERNS_19MachineRegisterInfoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4271' u='c' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4285' u='c' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4291' u='c' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
