--
-- VHDL Architecture CAD_lib.or_gate.behave
--
-- Created:
--          by - W.UNKNOWN (DESKTOP-86TQKQ1)
--          at - 17:33:32 02/22/2021
--
-- using Mentor Graphics HDL Designer(TM) 2018.2 (Build 19)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

ENTITY or_gate IS
  port(
    Din0,Din1 : IN std_ulogic;
    Dout : OUT std_ulogic
  
  );
END ENTITY or_gate;

--
ARCHITECTURE behave OF or_gate IS
BEGIN
  Dout <= Din0 OR Din1;
END ARCHITECTURE behave;

