import{_ as i}from"./plugin-vue_export-helper-c27b6911.js";import{o as e,c as t,e as a}from"./app-811b5c0c.js";const n={},o=a('<h1 id="combinational-logic-2" tabindex="-1"><a class="header-anchor" href="#combinational-logic-2" aria-hidden="true">#</a> Combinational Logic 2</h1><h2 id="logica-gates" tabindex="-1"><a class="header-anchor" href="#logica-gates" aria-hidden="true">#</a> logica gates</h2><p>logica gates 「逻辑门」</p><h3 id="basic-logic-gates" tabindex="-1"><a class="header-anchor" href="#basic-logic-gates" aria-hidden="true">#</a> Basic Logic Gates</h3><ul><li>Each gate is defined in three ways: graphical symbol, algebraic notation, and truth table「图形符号，代数符号和真值表」</li><li>Each gate has two inputs (NOT has only one) and one single output; it can be easily extended to multiple inputs.「每个门有两个输入（不只有一个）和一个单输出。它可以轻松扩展到多个输入。」</li><li>note the different shapes, the “little bubble” for NOT gate「注意不同的形状，“非门”的“小气泡”」</li><li>XOR is also very useful「异或 也 非常有用」</li></ul><img src="https://pic.hanjiaming.com.cn/2021/03/21/2ce86d2572701.png" alt="image.png" title="image.png"><p>记忆：直的是且，弯的是或；XOR要A与B的信号不同时才行；</p><p><strong>A gate is the fundamental building block of all digital logic circuits</strong></p><ul><li>itself is a electronic circuit, producing an output signal that is a simple Boolean operation on its input signals「它本身是一个电子电路，产生一个输出信号，该输出信号对其输入信号进行简单的布尔运算」</li><li>Gate delay: when one input value changes, the correct output signal appears almost instantaneously, delayed only by the propagation time of signals through the gate「门延迟：当一个输入值改变时，正确的输出信号几乎立即出现，仅延迟发生在通过门的传播时间」</li></ul><h3 id="circuit" tabindex="-1"><a class="header-anchor" href="#circuit" aria-hidden="true">#</a> Circuit</h3><p><strong>Interconnections of Gates — Circuit</strong></p><p>Example: use NAND gate to implement NOT, AND, and OR</p><img src="https://pic.hanjiaming.com.cn/2021/03/21/dec64e73b7bd6.png" alt="image.png" title="image.png"><h4 id="representations" tabindex="-1"><a class="header-anchor" href="#representations" aria-hidden="true">#</a> Representations</h4><p>A circuit is a “larger gate”: multiple inputs and a single output</p><ul><li>switching function (logical expression) Z = f(A, B, C,…)</li><li>circuit (graphical/symbolic representation)</li><li>truth table</li></ul><p>know how to translate among these three representations — useful for implementation</p><h5 id="example" tabindex="-1"><a class="header-anchor" href="#example" aria-hidden="true">#</a> Example</h5><img src="https://pic.hanjiaming.com.cn/2021/03/21/105feaf657adb.png" alt="image.png" title="image.png"><p>注：由表转SOP识式子，只需找到F为1的行。</p><h4 id="obtain-the-circuit" tabindex="-1"><a class="header-anchor" href="#obtain-the-circuit" aria-hidden="true">#</a> Obtain the circuit</h4><p>A very convenient way is to use “Sum of Product” (SOP) form of a logical expression**「SOP表示积的和」**</p><ul><li>it’s a sum of terms, where term is the product of inputs (or negation of inputs)「它是项的总和，其中项是输入的乘积（或输入的取反）」</li><li>it’s easy to obtain the circuit from SOP</li></ul><img src="https://pic.hanjiaming.com.cn/2021/03/21/4a767f8e3742d.png" alt="image.png" title="image.png" width="400px"><h5 id="sop-to-circuit" tabindex="-1"><a class="header-anchor" href="#sop-to-circuit" aria-hidden="true">#</a> SOP to Circuit</h5><img src="https://pic.hanjiaming.com.cn/2021/03/21/c5def77946ef1.png" alt="image.png" title="image.png"><p>注：F前用或表示，前面在再用四个且表示；对于输入电路ABC，只需按照是否取反，接入即可。</p><img src="https://pic.hanjiaming.com.cn/2021/03/29/34e9ad0506efc.png" alt="image.png" title="image.png"><h5 id="pos-to-circuit" tabindex="-1"><a class="header-anchor" href="#pos-to-circuit" aria-hidden="true">#</a> POS to Circuit</h5><img src="https://pic.hanjiaming.com.cn/2021/03/29/ae5a40e28cc31.png" alt="image.png" title="image.png"><h5 id="choose-what" tabindex="-1"><a class="header-anchor" href="#choose-what" aria-hidden="true">#</a> Choose What?</h5><ul><li>Intuition — for shorter expression「简短表达」 <ul><li>less 1’s in F — use SOP</li><li>less 0’s in F — use POS</li></ul></li><li>however, shorter expression is not the only consideration when designing circuits, also consider the types of gates available</li></ul><h2 id="digital-components" tabindex="-1"><a class="header-anchor" href="#digital-components" aria-hidden="true">#</a> Digital Components</h2><p>Digital Components 「数字原件」</p><p>A digital component is a collection of gates that has a specific function<br> ——think about function or method in high-level programming language</p><p>The design of digital circuits is often at the <strong>component level</strong>「组件级别」</p><ul><li>Digital component is also called <strong>Integrated Circuit</strong>「集成电路」/<strong>IC component</strong>「IC组件」</li><li>important to know some <strong>commonly used「常用的」</strong> digital component</li></ul><h3 id="multiplexer-mux" tabindex="-1"><a class="header-anchor" href="#multiplexer-mux" aria-hidden="true">#</a> Multiplexer (MUX)</h3><p>N input to 1 output unit (N-to-1) MUX: choose one of the N inputs as the output depending on control signal「控制信号」 (also known as data selector「数据选择器」)「N个输入到1个输出单元（N-至-1）MUX：根据控制信号选择N个输入之一作为输出（也称为数据选择器）」</p><img src="https://pic.hanjiaming.com.cn/2021/03/29/a3817edfb1a9d.png" alt="image.png" title="image.png" width="200px"><img src="https://pic.hanjiaming.com.cn/2021/03/29/44b354a8e4a77.png" alt="image.png" title="image.png"><p>2^n number of input requires n number of selection controls</p><p>Note: the output value in the truth table is not 0/1, instead it is D「注意：真值表中的输出值不是0/1，而是D」</p><p>注：D是位组合</p><h4 id="implement" tabindex="-1"><a class="header-anchor" href="#implement" aria-hidden="true">#</a> Implement</h4><p>How can we implement this 4-to-1 MUX?</p><p>idea is similar to that of transforming a Truth table to SOP form</p><img src="https://pic.hanjiaming.com.cn/2021/03/29/55f9804526bd5.png" alt="image.png" title="image.png"><img src="https://pic.hanjiaming.com.cn/2021/03/29/62fea12757db1.png" alt="image.png" title="image.png"><h4 id="applications" tabindex="-1"><a class="header-anchor" href="#applications" aria-hidden="true">#</a> Applications</h4><p>Main advantage：reduce the usage of wires — multiple input wires vs. control wires and one single output wire「减少电线的使用-多根输入线与控制线和一根单根输出线」</p><p>Example of application：remember Bus? (different data can travel over the same bus)</p><img src="https://pic.hanjiaming.com.cn/2021/03/29/398310899ace0.png" alt="image.png" title="image.png"><h3 id="demultiplexer-demux" tabindex="-1"><a class="header-anchor" href="#demultiplexer-demux" aria-hidden="true">#</a> Demultiplexer (DEMUX)</h3><ul><li>A Decoder with an Enabler「带启动器的解码器」 <ul><li>less input (A,B); more output (F)</li><li>an Enabler D <ul><li>when D = 0, all output = 0</li><li>when D = 1, A,B control which output wire is “on”</li></ul></li></ul></li></ul><p>Why it is called decoder: we use two bits A and B to encode four states (which output wire is on); this digital component will try to decode the input AB<br> when there is no Enabler D, DEMUX is a Decoder (n inputs, 2^n outputs)</p><p>「为何称为解码器：我们使用两位A和B来编码四个状态（输出线已打开）；该数字组件将尝试解码输入AB<br> 如果没有启动器D，则DEMUX是解码器（n个输入，2 ^ n个输出）」</p><p>注：结果是只有一F为1，其他均为0；</p><h4 id="application" tabindex="-1"><a class="header-anchor" href="#application" aria-hidden="true">#</a> Application</h4><ul><li>connect the source signal to multiple destinations, where each output wire is connected to one destination「将源信号连接到多个目的地，其中每条输出线都连接到一个目的地」</li><li>the source signal (AB) decides which destination is “on”「源信号（AB）决定哪个目的地“打开”」</li><li>Simple example: the output line can act as an Enabler for the destination machine「简单示例：输出行可以充当目标计算机的启动器」</li></ul><h3 id="binary-adder" tabindex="-1"><a class="header-anchor" href="#binary-adder" aria-hidden="true">#</a> Binary Adder</h3><p>One-bit Adder with Carry Input: the carry forward bit from the previous bit position「前一位的进位」</p><img src="https://pic.hanjiaming.com.cn/2021/03/30/ec1d85b6f2ef0.png" alt="image.png" title="image.png"><p>注：将A与B与C加和，结果的&quot;十位&quot; 放到 Cout，&quot;个位&quot;放到S；注意这里是二进制！</p><img src="https://pic.hanjiaming.com.cn/2021/03/30/12ce0892d9a25.png" alt="image.png" title="image.png">',65),l=[o];function r(s,c){return e(),t("div",null,l)}const g=i(n,[["render",r],["__file","Combinational-Logic2.html.vue"]]);export{g as default};
