
tommy_fork_lift_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005744  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800591c  0800591c  0000691c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800595c  0800595c  0000700c  2**0
                  CONTENTS
  4 .ARM          00000008  0800595c  0800595c  0000695c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005964  08005964  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005964  08005964  00006964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005968  08005968  00006968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800596c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d4  2000000c  08005978  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002e0  08005978  000072e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000124ae  00000000  00000000  0000703c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026c1  00000000  00000000  000194ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001070  00000000  00000000  0001bbb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cd6  00000000  00000000  0001cc20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000025b5  00000000  00000000  0001d8f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013f7a  00000000  00000000  0001feab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d953f  00000000  00000000  00033e25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010d364  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004654  00000000  00000000  0010d3a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  001119fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08005904 	.word	0x08005904

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08005904 	.word	0x08005904

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2iz>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009bc:	d215      	bcs.n	80009ea <__aeabi_d2iz+0x36>
 80009be:	d511      	bpl.n	80009e4 <__aeabi_d2iz+0x30>
 80009c0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c8:	d912      	bls.n	80009f0 <__aeabi_d2iz+0x3c>
 80009ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009d6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009da:	fa23 f002 	lsr.w	r0, r3, r2
 80009de:	bf18      	it	ne
 80009e0:	4240      	negne	r0, r0
 80009e2:	4770      	bx	lr
 80009e4:	f04f 0000 	mov.w	r0, #0
 80009e8:	4770      	bx	lr
 80009ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ee:	d105      	bne.n	80009fc <__aeabi_d2iz+0x48>
 80009f0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009f4:	bf08      	it	eq
 80009f6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009fa:	4770      	bx	lr
 80009fc:	f04f 0000 	mov.w	r0, #0
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <__aeabi_d2f>:
 8000a04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a0c:	bf24      	itt	cs
 8000a0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a16:	d90d      	bls.n	8000a34 <__aeabi_d2f+0x30>
 8000a18:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a24:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a2c:	bf08      	it	eq
 8000a2e:	f020 0001 	biceq.w	r0, r0, #1
 8000a32:	4770      	bx	lr
 8000a34:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a38:	d121      	bne.n	8000a7e <__aeabi_d2f+0x7a>
 8000a3a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a3e:	bfbc      	itt	lt
 8000a40:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a44:	4770      	bxlt	lr
 8000a46:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a4e:	f1c2 0218 	rsb	r2, r2, #24
 8000a52:	f1c2 0c20 	rsb	ip, r2, #32
 8000a56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a5e:	bf18      	it	ne
 8000a60:	f040 0001 	orrne.w	r0, r0, #1
 8000a64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a70:	ea40 000c 	orr.w	r0, r0, ip
 8000a74:	fa23 f302 	lsr.w	r3, r3, r2
 8000a78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a7c:	e7cc      	b.n	8000a18 <__aeabi_d2f+0x14>
 8000a7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a82:	d107      	bne.n	8000a94 <__aeabi_d2f+0x90>
 8000a84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a88:	bf1e      	ittt	ne
 8000a8a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a8e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a92:	4770      	bxne	lr
 8000a94:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_uldivmod>:
 8000aa4:	b953      	cbnz	r3, 8000abc <__aeabi_uldivmod+0x18>
 8000aa6:	b94a      	cbnz	r2, 8000abc <__aeabi_uldivmod+0x18>
 8000aa8:	2900      	cmp	r1, #0
 8000aaa:	bf08      	it	eq
 8000aac:	2800      	cmpeq	r0, #0
 8000aae:	bf1c      	itt	ne
 8000ab0:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ab4:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000ab8:	f000 b96a 	b.w	8000d90 <__aeabi_idiv0>
 8000abc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ac4:	f000 f806 	bl	8000ad4 <__udivmoddi4>
 8000ac8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000acc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad0:	b004      	add	sp, #16
 8000ad2:	4770      	bx	lr

08000ad4 <__udivmoddi4>:
 8000ad4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ad8:	9d08      	ldr	r5, [sp, #32]
 8000ada:	460c      	mov	r4, r1
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d14e      	bne.n	8000b7e <__udivmoddi4+0xaa>
 8000ae0:	4694      	mov	ip, r2
 8000ae2:	458c      	cmp	ip, r1
 8000ae4:	4686      	mov	lr, r0
 8000ae6:	fab2 f282 	clz	r2, r2
 8000aea:	d962      	bls.n	8000bb2 <__udivmoddi4+0xde>
 8000aec:	b14a      	cbz	r2, 8000b02 <__udivmoddi4+0x2e>
 8000aee:	f1c2 0320 	rsb	r3, r2, #32
 8000af2:	4091      	lsls	r1, r2
 8000af4:	fa20 f303 	lsr.w	r3, r0, r3
 8000af8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000afc:	4319      	orrs	r1, r3
 8000afe:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b06:	fa1f f68c 	uxth.w	r6, ip
 8000b0a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b12:	fb07 1114 	mls	r1, r7, r4, r1
 8000b16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b1a:	fb04 f106 	mul.w	r1, r4, r6
 8000b1e:	4299      	cmp	r1, r3
 8000b20:	d90a      	bls.n	8000b38 <__udivmoddi4+0x64>
 8000b22:	eb1c 0303 	adds.w	r3, ip, r3
 8000b26:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000b2a:	f080 8112 	bcs.w	8000d52 <__udivmoddi4+0x27e>
 8000b2e:	4299      	cmp	r1, r3
 8000b30:	f240 810f 	bls.w	8000d52 <__udivmoddi4+0x27e>
 8000b34:	3c02      	subs	r4, #2
 8000b36:	4463      	add	r3, ip
 8000b38:	1a59      	subs	r1, r3, r1
 8000b3a:	fa1f f38e 	uxth.w	r3, lr
 8000b3e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b42:	fb07 1110 	mls	r1, r7, r0, r1
 8000b46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b4a:	fb00 f606 	mul.w	r6, r0, r6
 8000b4e:	429e      	cmp	r6, r3
 8000b50:	d90a      	bls.n	8000b68 <__udivmoddi4+0x94>
 8000b52:	eb1c 0303 	adds.w	r3, ip, r3
 8000b56:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000b5a:	f080 80fc 	bcs.w	8000d56 <__udivmoddi4+0x282>
 8000b5e:	429e      	cmp	r6, r3
 8000b60:	f240 80f9 	bls.w	8000d56 <__udivmoddi4+0x282>
 8000b64:	4463      	add	r3, ip
 8000b66:	3802      	subs	r0, #2
 8000b68:	1b9b      	subs	r3, r3, r6
 8000b6a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b6e:	2100      	movs	r1, #0
 8000b70:	b11d      	cbz	r5, 8000b7a <__udivmoddi4+0xa6>
 8000b72:	40d3      	lsrs	r3, r2
 8000b74:	2200      	movs	r2, #0
 8000b76:	e9c5 3200 	strd	r3, r2, [r5]
 8000b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b7e:	428b      	cmp	r3, r1
 8000b80:	d905      	bls.n	8000b8e <__udivmoddi4+0xba>
 8000b82:	b10d      	cbz	r5, 8000b88 <__udivmoddi4+0xb4>
 8000b84:	e9c5 0100 	strd	r0, r1, [r5]
 8000b88:	2100      	movs	r1, #0
 8000b8a:	4608      	mov	r0, r1
 8000b8c:	e7f5      	b.n	8000b7a <__udivmoddi4+0xa6>
 8000b8e:	fab3 f183 	clz	r1, r3
 8000b92:	2900      	cmp	r1, #0
 8000b94:	d146      	bne.n	8000c24 <__udivmoddi4+0x150>
 8000b96:	42a3      	cmp	r3, r4
 8000b98:	d302      	bcc.n	8000ba0 <__udivmoddi4+0xcc>
 8000b9a:	4290      	cmp	r0, r2
 8000b9c:	f0c0 80f0 	bcc.w	8000d80 <__udivmoddi4+0x2ac>
 8000ba0:	1a86      	subs	r6, r0, r2
 8000ba2:	eb64 0303 	sbc.w	r3, r4, r3
 8000ba6:	2001      	movs	r0, #1
 8000ba8:	2d00      	cmp	r5, #0
 8000baa:	d0e6      	beq.n	8000b7a <__udivmoddi4+0xa6>
 8000bac:	e9c5 6300 	strd	r6, r3, [r5]
 8000bb0:	e7e3      	b.n	8000b7a <__udivmoddi4+0xa6>
 8000bb2:	2a00      	cmp	r2, #0
 8000bb4:	f040 8090 	bne.w	8000cd8 <__udivmoddi4+0x204>
 8000bb8:	eba1 040c 	sub.w	r4, r1, ip
 8000bbc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bc0:	fa1f f78c 	uxth.w	r7, ip
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bce:	fb08 4416 	mls	r4, r8, r6, r4
 8000bd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bd6:	fb07 f006 	mul.w	r0, r7, r6
 8000bda:	4298      	cmp	r0, r3
 8000bdc:	d908      	bls.n	8000bf0 <__udivmoddi4+0x11c>
 8000bde:	eb1c 0303 	adds.w	r3, ip, r3
 8000be2:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000be6:	d202      	bcs.n	8000bee <__udivmoddi4+0x11a>
 8000be8:	4298      	cmp	r0, r3
 8000bea:	f200 80cd 	bhi.w	8000d88 <__udivmoddi4+0x2b4>
 8000bee:	4626      	mov	r6, r4
 8000bf0:	1a1c      	subs	r4, r3, r0
 8000bf2:	fa1f f38e 	uxth.w	r3, lr
 8000bf6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000bfa:	fb08 4410 	mls	r4, r8, r0, r4
 8000bfe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c02:	fb00 f707 	mul.w	r7, r0, r7
 8000c06:	429f      	cmp	r7, r3
 8000c08:	d908      	bls.n	8000c1c <__udivmoddi4+0x148>
 8000c0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c0e:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000c12:	d202      	bcs.n	8000c1a <__udivmoddi4+0x146>
 8000c14:	429f      	cmp	r7, r3
 8000c16:	f200 80b0 	bhi.w	8000d7a <__udivmoddi4+0x2a6>
 8000c1a:	4620      	mov	r0, r4
 8000c1c:	1bdb      	subs	r3, r3, r7
 8000c1e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c22:	e7a5      	b.n	8000b70 <__udivmoddi4+0x9c>
 8000c24:	f1c1 0620 	rsb	r6, r1, #32
 8000c28:	408b      	lsls	r3, r1
 8000c2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000c2e:	431f      	orrs	r7, r3
 8000c30:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c34:	fa04 f301 	lsl.w	r3, r4, r1
 8000c38:	ea43 030c 	orr.w	r3, r3, ip
 8000c3c:	40f4      	lsrs	r4, r6
 8000c3e:	fa00 f801 	lsl.w	r8, r0, r1
 8000c42:	0c38      	lsrs	r0, r7, #16
 8000c44:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c48:	fbb4 fef0 	udiv	lr, r4, r0
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fb00 441e 	mls	r4, r0, lr, r4
 8000c54:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c58:	fb0e f90c 	mul.w	r9, lr, ip
 8000c5c:	45a1      	cmp	r9, r4
 8000c5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x1a6>
 8000c64:	193c      	adds	r4, r7, r4
 8000c66:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000c6a:	f080 8084 	bcs.w	8000d76 <__udivmoddi4+0x2a2>
 8000c6e:	45a1      	cmp	r9, r4
 8000c70:	f240 8081 	bls.w	8000d76 <__udivmoddi4+0x2a2>
 8000c74:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c78:	443c      	add	r4, r7
 8000c7a:	eba4 0409 	sub.w	r4, r4, r9
 8000c7e:	fa1f f983 	uxth.w	r9, r3
 8000c82:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c86:	fb00 4413 	mls	r4, r0, r3, r4
 8000c8a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c8e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c92:	45a4      	cmp	ip, r4
 8000c94:	d907      	bls.n	8000ca6 <__udivmoddi4+0x1d2>
 8000c96:	193c      	adds	r4, r7, r4
 8000c98:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000c9c:	d267      	bcs.n	8000d6e <__udivmoddi4+0x29a>
 8000c9e:	45a4      	cmp	ip, r4
 8000ca0:	d965      	bls.n	8000d6e <__udivmoddi4+0x29a>
 8000ca2:	3b02      	subs	r3, #2
 8000ca4:	443c      	add	r4, r7
 8000ca6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000caa:	fba0 9302 	umull	r9, r3, r0, r2
 8000cae:	eba4 040c 	sub.w	r4, r4, ip
 8000cb2:	429c      	cmp	r4, r3
 8000cb4:	46ce      	mov	lr, r9
 8000cb6:	469c      	mov	ip, r3
 8000cb8:	d351      	bcc.n	8000d5e <__udivmoddi4+0x28a>
 8000cba:	d04e      	beq.n	8000d5a <__udivmoddi4+0x286>
 8000cbc:	b155      	cbz	r5, 8000cd4 <__udivmoddi4+0x200>
 8000cbe:	ebb8 030e 	subs.w	r3, r8, lr
 8000cc2:	eb64 040c 	sbc.w	r4, r4, ip
 8000cc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000cca:	40cb      	lsrs	r3, r1
 8000ccc:	431e      	orrs	r6, r3
 8000cce:	40cc      	lsrs	r4, r1
 8000cd0:	e9c5 6400 	strd	r6, r4, [r5]
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	e750      	b.n	8000b7a <__udivmoddi4+0xa6>
 8000cd8:	f1c2 0320 	rsb	r3, r2, #32
 8000cdc:	fa20 f103 	lsr.w	r1, r0, r3
 8000ce0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce4:	fa24 f303 	lsr.w	r3, r4, r3
 8000ce8:	4094      	lsls	r4, r2
 8000cea:	430c      	orrs	r4, r1
 8000cec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cf0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cf4:	fa1f f78c 	uxth.w	r7, ip
 8000cf8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cfc:	fb08 3110 	mls	r1, r8, r0, r3
 8000d00:	0c23      	lsrs	r3, r4, #16
 8000d02:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d06:	fb00 f107 	mul.w	r1, r0, r7
 8000d0a:	4299      	cmp	r1, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x24c>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000d16:	d22c      	bcs.n	8000d72 <__udivmoddi4+0x29e>
 8000d18:	4299      	cmp	r1, r3
 8000d1a:	d92a      	bls.n	8000d72 <__udivmoddi4+0x29e>
 8000d1c:	3802      	subs	r0, #2
 8000d1e:	4463      	add	r3, ip
 8000d20:	1a5b      	subs	r3, r3, r1
 8000d22:	b2a4      	uxth	r4, r4
 8000d24:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d28:	fb08 3311 	mls	r3, r8, r1, r3
 8000d2c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d30:	fb01 f307 	mul.w	r3, r1, r7
 8000d34:	42a3      	cmp	r3, r4
 8000d36:	d908      	bls.n	8000d4a <__udivmoddi4+0x276>
 8000d38:	eb1c 0404 	adds.w	r4, ip, r4
 8000d3c:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000d40:	d213      	bcs.n	8000d6a <__udivmoddi4+0x296>
 8000d42:	42a3      	cmp	r3, r4
 8000d44:	d911      	bls.n	8000d6a <__udivmoddi4+0x296>
 8000d46:	3902      	subs	r1, #2
 8000d48:	4464      	add	r4, ip
 8000d4a:	1ae4      	subs	r4, r4, r3
 8000d4c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d50:	e739      	b.n	8000bc6 <__udivmoddi4+0xf2>
 8000d52:	4604      	mov	r4, r0
 8000d54:	e6f0      	b.n	8000b38 <__udivmoddi4+0x64>
 8000d56:	4608      	mov	r0, r1
 8000d58:	e706      	b.n	8000b68 <__udivmoddi4+0x94>
 8000d5a:	45c8      	cmp	r8, r9
 8000d5c:	d2ae      	bcs.n	8000cbc <__udivmoddi4+0x1e8>
 8000d5e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d62:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d66:	3801      	subs	r0, #1
 8000d68:	e7a8      	b.n	8000cbc <__udivmoddi4+0x1e8>
 8000d6a:	4631      	mov	r1, r6
 8000d6c:	e7ed      	b.n	8000d4a <__udivmoddi4+0x276>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	e799      	b.n	8000ca6 <__udivmoddi4+0x1d2>
 8000d72:	4630      	mov	r0, r6
 8000d74:	e7d4      	b.n	8000d20 <__udivmoddi4+0x24c>
 8000d76:	46d6      	mov	lr, sl
 8000d78:	e77f      	b.n	8000c7a <__udivmoddi4+0x1a6>
 8000d7a:	4463      	add	r3, ip
 8000d7c:	3802      	subs	r0, #2
 8000d7e:	e74d      	b.n	8000c1c <__udivmoddi4+0x148>
 8000d80:	4606      	mov	r6, r0
 8000d82:	4623      	mov	r3, r4
 8000d84:	4608      	mov	r0, r1
 8000d86:	e70f      	b.n	8000ba8 <__udivmoddi4+0xd4>
 8000d88:	3e02      	subs	r6, #2
 8000d8a:	4463      	add	r3, ip
 8000d8c:	e730      	b.n	8000bf0 <__udivmoddi4+0x11c>
 8000d8e:	bf00      	nop

08000d90 <__aeabi_idiv0>:
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop

08000d94 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b08a      	sub	sp, #40	@ 0x28
 8000d98:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d9a:	f107 0314 	add.w	r3, r7, #20
 8000d9e:	2200      	movs	r2, #0
 8000da0:	601a      	str	r2, [r3, #0]
 8000da2:	605a      	str	r2, [r3, #4]
 8000da4:	609a      	str	r2, [r3, #8]
 8000da6:	60da      	str	r2, [r3, #12]
 8000da8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000daa:	4b4b      	ldr	r3, [pc, #300]	@ (8000ed8 <MX_GPIO_Init+0x144>)
 8000dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dae:	4a4a      	ldr	r2, [pc, #296]	@ (8000ed8 <MX_GPIO_Init+0x144>)
 8000db0:	f043 0310 	orr.w	r3, r3, #16
 8000db4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000db6:	4b48      	ldr	r3, [pc, #288]	@ (8000ed8 <MX_GPIO_Init+0x144>)
 8000db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dba:	f003 0310 	and.w	r3, r3, #16
 8000dbe:	613b      	str	r3, [r7, #16]
 8000dc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dc2:	4b45      	ldr	r3, [pc, #276]	@ (8000ed8 <MX_GPIO_Init+0x144>)
 8000dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc6:	4a44      	ldr	r2, [pc, #272]	@ (8000ed8 <MX_GPIO_Init+0x144>)
 8000dc8:	f043 0304 	orr.w	r3, r3, #4
 8000dcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dce:	4b42      	ldr	r3, [pc, #264]	@ (8000ed8 <MX_GPIO_Init+0x144>)
 8000dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dd2:	f003 0304 	and.w	r3, r3, #4
 8000dd6:	60fb      	str	r3, [r7, #12]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000dda:	4b3f      	ldr	r3, [pc, #252]	@ (8000ed8 <MX_GPIO_Init+0x144>)
 8000ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dde:	4a3e      	ldr	r2, [pc, #248]	@ (8000ed8 <MX_GPIO_Init+0x144>)
 8000de0:	f043 0320 	orr.w	r3, r3, #32
 8000de4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000de6:	4b3c      	ldr	r3, [pc, #240]	@ (8000ed8 <MX_GPIO_Init+0x144>)
 8000de8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dea:	f003 0320 	and.w	r3, r3, #32
 8000dee:	60bb      	str	r3, [r7, #8]
 8000df0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df2:	4b39      	ldr	r3, [pc, #228]	@ (8000ed8 <MX_GPIO_Init+0x144>)
 8000df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000df6:	4a38      	ldr	r2, [pc, #224]	@ (8000ed8 <MX_GPIO_Init+0x144>)
 8000df8:	f043 0301 	orr.w	r3, r3, #1
 8000dfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dfe:	4b36      	ldr	r3, [pc, #216]	@ (8000ed8 <MX_GPIO_Init+0x144>)
 8000e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e02:	f003 0301 	and.w	r3, r3, #1
 8000e06:	607b      	str	r3, [r7, #4]
 8000e08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e0a:	4b33      	ldr	r3, [pc, #204]	@ (8000ed8 <MX_GPIO_Init+0x144>)
 8000e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e0e:	4a32      	ldr	r2, [pc, #200]	@ (8000ed8 <MX_GPIO_Init+0x144>)
 8000e10:	f043 0308 	orr.w	r3, r3, #8
 8000e14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e16:	4b30      	ldr	r3, [pc, #192]	@ (8000ed8 <MX_GPIO_Init+0x144>)
 8000e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e1a:	f003 0308 	and.w	r3, r3, #8
 8000e1e:	603b      	str	r3, [r7, #0]
 8000e20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, C_IN1_Pin|C_IN2_Pin|D_IN1_Pin|LED4_Pin
 8000e22:	2200      	movs	r2, #0
 8000e24:	f246 71d8 	movw	r1, #26584	@ 0x67d8
 8000e28:	482c      	ldr	r0, [pc, #176]	@ (8000edc <MX_GPIO_Init+0x148>)
 8000e2a:	f001 fd8b 	bl	8002944 <HAL_GPIO_WritePin>
                          |LED3_Pin|LED2_Pin|LED1_Pin|D_IN2_Pin
                          |LINEAR_ACT_2_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LINEAR_ACT_2_1_Pin|LINEAR_ACT_1_2_Pin, GPIO_PIN_RESET);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f44f 7101 	mov.w	r1, #516	@ 0x204
 8000e34:	482a      	ldr	r0, [pc, #168]	@ (8000ee0 <MX_GPIO_Init+0x14c>)
 8000e36:	f001 fd85 	bl	8002944 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, A_IN2_Pin|A_IN1_Pin|B_IN1_Pin|B_IN2_Pin, GPIO_PIN_RESET);
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	f44f 6170 	mov.w	r1, #3840	@ 0xf00
 8000e40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e44:	f001 fd7e 	bl	8002944 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LINEAR_ACT_1_1_GPIO_Port, LINEAR_ACT_1_1_Pin, GPIO_PIN_RESET);
 8000e48:	2200      	movs	r2, #0
 8000e4a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e4e:	4825      	ldr	r0, [pc, #148]	@ (8000ee4 <MX_GPIO_Init+0x150>)
 8000e50:	f001 fd78 	bl	8002944 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : C_IN1_Pin C_IN2_Pin D_IN1_Pin LED4_Pin
                           LED3_Pin LED2_Pin LED1_Pin D_IN2_Pin
                           LINEAR_ACT_2_2_Pin */
  GPIO_InitStruct.Pin = C_IN1_Pin|C_IN2_Pin|D_IN1_Pin|LED4_Pin
 8000e54:	f246 73d8 	movw	r3, #26584	@ 0x67d8
 8000e58:	617b      	str	r3, [r7, #20]
                          |LED3_Pin|LED2_Pin|LED1_Pin|D_IN2_Pin
                          |LINEAR_ACT_2_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e62:	2300      	movs	r3, #0
 8000e64:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e66:	f107 0314 	add.w	r3, r7, #20
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	481b      	ldr	r0, [pc, #108]	@ (8000edc <MX_GPIO_Init+0x148>)
 8000e6e:	f001 fbe7 	bl	8002640 <HAL_GPIO_Init>

  /*Configure GPIO pins : LINEAR_ACT_2_1_Pin LINEAR_ACT_1_2_Pin */
  GPIO_InitStruct.Pin = LINEAR_ACT_2_1_Pin|LINEAR_ACT_1_2_Pin;
 8000e72:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8000e76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e80:	2300      	movs	r3, #0
 8000e82:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e84:	f107 0314 	add.w	r3, r7, #20
 8000e88:	4619      	mov	r1, r3
 8000e8a:	4815      	ldr	r0, [pc, #84]	@ (8000ee0 <MX_GPIO_Init+0x14c>)
 8000e8c:	f001 fbd8 	bl	8002640 <HAL_GPIO_Init>

  /*Configure GPIO pins : A_IN2_Pin A_IN1_Pin B_IN1_Pin B_IN2_Pin */
  GPIO_InitStruct.Pin = A_IN2_Pin|A_IN1_Pin|B_IN1_Pin|B_IN2_Pin;
 8000e90:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000e94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e96:	2301      	movs	r3, #1
 8000e98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea2:	f107 0314 	add.w	r3, r7, #20
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eac:	f001 fbc8 	bl	8002640 <HAL_GPIO_Init>

  /*Configure GPIO pin : LINEAR_ACT_1_1_Pin */
  GPIO_InitStruct.Pin = LINEAR_ACT_1_1_Pin;
 8000eb0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000eb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LINEAR_ACT_1_1_GPIO_Port, &GPIO_InitStruct);
 8000ec2:	f107 0314 	add.w	r3, r7, #20
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4806      	ldr	r0, [pc, #24]	@ (8000ee4 <MX_GPIO_Init+0x150>)
 8000eca:	f001 fbb9 	bl	8002640 <HAL_GPIO_Init>

}
 8000ece:	bf00      	nop
 8000ed0:	3728      	adds	r7, #40	@ 0x28
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	48001000 	.word	0x48001000
 8000ee0:	48001400 	.word	0x48001400
 8000ee4:	48000800 	.word	0x48000800

08000ee8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eec:	f001 fa31 	bl	8002352 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ef0:	f000 f8f4 	bl	80010dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef4:	f7ff ff4e 	bl	8000d94 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000ef8:	f000 fe70 	bl	8001bdc <MX_TIM3_Init>
  MX_TIM1_Init();
 8000efc:	f000 fdb0 	bl	8001a60 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000f00:	f000 fe08 	bl	8001b14 <MX_TIM2_Init>
  MX_TIM4_Init();
 8000f04:	f000 fed0 	bl	8001ca8 <MX_TIM4_Init>
  MX_TIM5_Init();
 8000f08:	f000 ff24 	bl	8001d54 <MX_TIM5_Init>
  MX_TIM8_Init();
 8000f0c:	f000 ff78 	bl	8001e00 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8000f10:	f001 f952 	bl	80021b8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000f14:	2108      	movs	r1, #8
 8000f16:	4865      	ldr	r0, [pc, #404]	@ (80010ac <main+0x1c4>)
 8000f18:	f002 fe46 	bl	8003ba8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000f1c:	210c      	movs	r1, #12
 8000f1e:	4863      	ldr	r0, [pc, #396]	@ (80010ac <main+0x1c4>)
 8000f20:	f002 fe42 	bl	8003ba8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000f24:	2100      	movs	r1, #0
 8000f26:	4862      	ldr	r0, [pc, #392]	@ (80010b0 <main+0x1c8>)
 8000f28:	f002 fe3e 	bl	8003ba8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000f2c:	210c      	movs	r1, #12
 8000f2e:	4860      	ldr	r0, [pc, #384]	@ (80010b0 <main+0x1c8>)
 8000f30:	f002 fe3a 	bl	8003ba8 <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start_IT(&htim1);
 8000f34:	485f      	ldr	r0, [pc, #380]	@ (80010b4 <main+0x1cc>)
 8000f36:	f002 fd67 	bl	8003a08 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL);
 8000f3a:	213c      	movs	r1, #60	@ 0x3c
 8000f3c:	485d      	ldr	r0, [pc, #372]	@ (80010b4 <main+0x1cc>)
 8000f3e:	f002 ffeb 	bl	8003f18 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 8000f42:	485d      	ldr	r0, [pc, #372]	@ (80010b8 <main+0x1d0>)
 8000f44:	f002 fd60 	bl	8003a08 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8000f48:	213c      	movs	r1, #60	@ 0x3c
 8000f4a:	485b      	ldr	r0, [pc, #364]	@ (80010b8 <main+0x1d0>)
 8000f4c:	f002 ffe4 	bl	8003f18 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);
 8000f50:	485a      	ldr	r0, [pc, #360]	@ (80010bc <main+0x1d4>)
 8000f52:	f002 fd59 	bl	8003a08 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim5, TIM_CHANNEL_ALL);
 8000f56:	213c      	movs	r1, #60	@ 0x3c
 8000f58:	4858      	ldr	r0, [pc, #352]	@ (80010bc <main+0x1d4>)
 8000f5a:	f002 ffdd 	bl	8003f18 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Base_Start_IT(&htim8);
 8000f5e:	4858      	ldr	r0, [pc, #352]	@ (80010c0 <main+0x1d8>)
 8000f60:	f002 fd52 	bl	8003a08 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim8, TIM_CHANNEL_ALL);
 8000f64:	213c      	movs	r1, #60	@ 0x3c
 8000f66:	4856      	ldr	r0, [pc, #344]	@ (80010c0 <main+0x1d8>)
 8000f68:	f002 ffd6 	bl	8003f18 <HAL_TIM_Encoder_Start_IT>

  HAL_GPIO_WritePin(C_IN1_GPIO_Port, C_IN1_Pin, GPIO_PIN_RESET);
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2108      	movs	r1, #8
 8000f70:	4854      	ldr	r0, [pc, #336]	@ (80010c4 <main+0x1dc>)
 8000f72:	f001 fce7 	bl	8002944 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(C_IN2_GPIO_Port, C_IN2_Pin, GPIO_PIN_RESET);
 8000f76:	2200      	movs	r2, #0
 8000f78:	2110      	movs	r1, #16
 8000f7a:	4852      	ldr	r0, [pc, #328]	@ (80010c4 <main+0x1dc>)
 8000f7c:	f001 fce2 	bl	8002944 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(B_IN1_GPIO_Port, B_IN1_Pin, GPIO_PIN_RESET);
 8000f80:	2200      	movs	r2, #0
 8000f82:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f8a:	f001 fcdb 	bl	8002944 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(B_IN2_GPIO_Port, B_IN2_Pin, GPIO_PIN_RESET);
 8000f8e:	2200      	movs	r2, #0
 8000f90:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000f94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f98:	f001 fcd4 	bl	8002944 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(D_IN1_GPIO_Port, D_IN1_Pin, GPIO_PIN_RESET);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	2140      	movs	r1, #64	@ 0x40
 8000fa0:	4848      	ldr	r0, [pc, #288]	@ (80010c4 <main+0x1dc>)
 8000fa2:	f001 fccf 	bl	8002944 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(D_IN2_GPIO_Port, D_IN2_Pin, GPIO_PIN_RESET);
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fac:	4845      	ldr	r0, [pc, #276]	@ (80010c4 <main+0x1dc>)
 8000fae:	f001 fcc9 	bl	8002944 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(A_IN1_GPIO_Port, A_IN1_Pin, GPIO_PIN_RESET);
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fbc:	f001 fcc2 	bl	8002944 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(A_IN2_GPIO_Port, A_IN2_Pin, GPIO_PIN_RESET);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fc6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fca:	f001 fcbb 	bl	8002944 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000fce:	2201      	movs	r2, #1
 8000fd0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fd4:	483b      	ldr	r0, [pc, #236]	@ (80010c4 <main+0x1dc>)
 8000fd6:	f001 fcb5 	bl	8002944 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8000fda:	2201      	movs	r2, #1
 8000fdc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fe0:	4838      	ldr	r0, [pc, #224]	@ (80010c4 <main+0x1dc>)
 8000fe2:	f001 fcaf 	bl	8002944 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fec:	4835      	ldr	r0, [pc, #212]	@ (80010c4 <main+0x1dc>)
 8000fee:	f001 fca9 	bl	8002944 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET);
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	2180      	movs	r1, #128	@ 0x80
 8000ff6:	4833      	ldr	r0, [pc, #204]	@ (80010c4 <main+0x1dc>)
 8000ff8:	f001 fca4 	bl	8002944 <HAL_GPIO_WritePin>

  // linear_actuator_extend(&(linear_actuator[0]));
  // linear_actuator_extend(&(linear_actuator[1]));
  // linear_actuator_retract(&(linear_actuator[0]));
  // linear_actuator_retract(&(linear_actuator[1]));
  HAL_GPIO_WritePin(LINEAR_ACT_1_1_GPIO_Port, LINEAR_ACT_1_1_Pin, GPIO_PIN_RESET);
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001002:	4831      	ldr	r0, [pc, #196]	@ (80010c8 <main+0x1e0>)
 8001004:	f001 fc9e 	bl	8002944 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LINEAR_ACT_1_2_GPIO_Port, LINEAR_ACT_1_2_Pin, GPIO_PIN_SET);
 8001008:	2201      	movs	r2, #1
 800100a:	2104      	movs	r1, #4
 800100c:	482f      	ldr	r0, [pc, #188]	@ (80010cc <main+0x1e4>)
 800100e:	f001 fc99 	bl	8002944 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LINEAR_ACT_2_1_GPIO_Port, LINEAR_ACT_2_1_Pin, GPIO_PIN_RESET);
 8001012:	2200      	movs	r2, #0
 8001014:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001018:	482c      	ldr	r0, [pc, #176]	@ (80010cc <main+0x1e4>)
 800101a:	f001 fc93 	bl	8002944 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LINEAR_ACT_2_2_GPIO_Port, LINEAR_ACT_2_2_Pin, GPIO_PIN_SET);
 800101e:	2201      	movs	r2, #1
 8001020:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001024:	4827      	ldr	r0, [pc, #156]	@ (80010c4 <main+0x1dc>)
 8001026:	f001 fc8d 	bl	8002944 <HAL_GPIO_WritePin>
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    HAL_Delay(1);
 800102a:	2001      	movs	r0, #1
 800102c:	f001 fa02 	bl	8002434 <HAL_Delay>
#if (TEST == 1)
    if (HAL_GetTick() - test_time_stamp >= 5000) {
 8001030:	f001 f9f4 	bl	800241c <HAL_GetTick>
 8001034:	4603      	mov	r3, r0
 8001036:	4a26      	ldr	r2, [pc, #152]	@ (80010d0 <main+0x1e8>)
 8001038:	6812      	ldr	r2, [r2, #0]
 800103a:	1a9b      	subs	r3, r3, r2
 800103c:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001040:	4293      	cmp	r3, r2
 8001042:	d918      	bls.n	8001076 <main+0x18e>
      test_time_stamp = HAL_GetTick();
 8001044:	f001 f9ea 	bl	800241c <HAL_GetTick>
 8001048:	4603      	mov	r3, r0
 800104a:	461a      	mov	r2, r3
 800104c:	4b20      	ldr	r3, [pc, #128]	@ (80010d0 <main+0x1e8>)
 800104e:	601a      	str	r2, [r3, #0]
      HAL_GPIO_TogglePin(LINEAR_ACT_1_1_GPIO_Port, LINEAR_ACT_1_1_Pin);
 8001050:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001054:	481c      	ldr	r0, [pc, #112]	@ (80010c8 <main+0x1e0>)
 8001056:	f001 fc8d 	bl	8002974 <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(LINEAR_ACT_1_2_GPIO_Port, LINEAR_ACT_1_2_Pin);
 800105a:	2104      	movs	r1, #4
 800105c:	481b      	ldr	r0, [pc, #108]	@ (80010cc <main+0x1e4>)
 800105e:	f001 fc89 	bl	8002974 <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(LINEAR_ACT_2_1_GPIO_Port, LINEAR_ACT_2_1_Pin);
 8001062:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001066:	4819      	ldr	r0, [pc, #100]	@ (80010cc <main+0x1e4>)
 8001068:	f001 fc84 	bl	8002974 <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(LINEAR_ACT_2_2_GPIO_Port, LINEAR_ACT_2_2_Pin);
 800106c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001070:	4814      	ldr	r0, [pc, #80]	@ (80010c4 <main+0x1dc>)
 8001072:	f001 fc7f 	bl	8002974 <HAL_GPIO_TogglePin>
    // FR_MOTOR_CCR = 13106;
    // RL_MOTOR_CCR = 13106;
    // RR_MOTOR_CCR = 13106;

    // overall movement
    test_base_vel.x_vel = 0;
 8001076:	4b17      	ldr	r3, [pc, #92]	@ (80010d4 <main+0x1ec>)
 8001078:	f04f 0200 	mov.w	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
    test_base_vel.y_vel = ROBOT_MAX_X_VELOCITY * 0.5;
 800107e:	4b15      	ldr	r3, [pc, #84]	@ (80010d4 <main+0x1ec>)
 8001080:	4a15      	ldr	r2, [pc, #84]	@ (80010d8 <main+0x1f0>)
 8001082:	605a      	str	r2, [r3, #4]
    test_base_vel.z_vel = 0;
 8001084:	4b13      	ldr	r3, [pc, #76]	@ (80010d4 <main+0x1ec>)
 8001086:	f04f 0200 	mov.w	r2, #0
 800108a:	609a      	str	r2, [r3, #8]
    movement_control(test_base_vel);
 800108c:	4b11      	ldr	r3, [pc, #68]	@ (80010d4 <main+0x1ec>)
 800108e:	edd3 6a00 	vldr	s13, [r3]
 8001092:	ed93 7a01 	vldr	s14, [r3, #4]
 8001096:	edd3 7a02 	vldr	s15, [r3, #8]
 800109a:	eeb0 0a66 	vmov.f32	s0, s13
 800109e:	eef0 0a47 	vmov.f32	s1, s14
 80010a2:	eeb0 1a67 	vmov.f32	s2, s15
 80010a6:	f000 fc1b 	bl	80018e0 <movement_control>
    HAL_Delay(1);
 80010aa:	e7be      	b.n	800102a <main+0x142>
 80010ac:	200000cc 	.word	0x200000cc
 80010b0:	20000118 	.word	0x20000118
 80010b4:	20000080 	.word	0x20000080
 80010b8:	20000164 	.word	0x20000164
 80010bc:	200001b0 	.word	0x200001b0
 80010c0:	200001fc 	.word	0x200001fc
 80010c4:	48001000 	.word	0x48001000
 80010c8:	48000800 	.word	0x48000800
 80010cc:	48001400 	.word	0x48001400
 80010d0:	20000034 	.word	0x20000034
 80010d4:	20000028 	.word	0x20000028
 80010d8:	3fbf0a3d 	.word	0x3fbf0a3d

080010dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b094      	sub	sp, #80	@ 0x50
 80010e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010e2:	f107 0318 	add.w	r3, r7, #24
 80010e6:	2238      	movs	r2, #56	@ 0x38
 80010e8:	2100      	movs	r1, #0
 80010ea:	4618      	mov	r0, r3
 80010ec:	f004 fbde 	bl	80058ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010f0:	1d3b      	adds	r3, r7, #4
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	60da      	str	r2, [r3, #12]
 80010fc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010fe:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001102:	f001 fc51 	bl	80029a8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001106:	2302      	movs	r3, #2
 8001108:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800110a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800110e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001110:	2340      	movs	r3, #64	@ 0x40
 8001112:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001114:	2300      	movs	r3, #0
 8001116:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001118:	f107 0318 	add.w	r3, r7, #24
 800111c:	4618      	mov	r0, r3
 800111e:	f001 fcf7 	bl	8002b10 <HAL_RCC_OscConfig>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001128:	f000 f818 	bl	800115c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800112c:	230f      	movs	r3, #15
 800112e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001130:	2301      	movs	r3, #1
 8001132:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001134:	2300      	movs	r3, #0
 8001136:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001138:	2300      	movs	r3, #0
 800113a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800113c:	2300      	movs	r3, #0
 800113e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001140:	1d3b      	adds	r3, r7, #4
 8001142:	2100      	movs	r1, #0
 8001144:	4618      	mov	r0, r3
 8001146:	f001 fff5 	bl	8003134 <HAL_RCC_ClockConfig>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001150:	f000 f804 	bl	800115c <Error_Handler>
  }
}
 8001154:	bf00      	nop
 8001156:	3750      	adds	r7, #80	@ 0x50
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}

0800115c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001160:	b672      	cpsid	i
}
 8001162:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8001164:	bf00      	nop
 8001166:	e7fd      	b.n	8001164 <Error_Handler+0x8>

08001168 <base2wheel>:

extern WheelVelocity test_wheel_vel;
extern WheelPWM test_wheel_pwm;
extern int test_var[10];

WheelVelocity base2wheel(BaseVelocity base_vel) {
 8001168:	b5b0      	push	{r4, r5, r7, lr}
 800116a:	b094      	sub	sp, #80	@ 0x50
 800116c:	af00      	add	r7, sp, #0
 800116e:	eef0 6a40 	vmov.f32	s13, s0
 8001172:	eeb0 7a60 	vmov.f32	s14, s1
 8001176:	eef0 7a41 	vmov.f32	s15, s2
 800117a:	edc7 6a05 	vstr	s13, [r7, #20]
 800117e:	ed87 7a06 	vstr	s14, [r7, #24]
 8001182:	edc7 7a07 	vstr	s15, [r7, #28]
  float front_left = (base_vel.x_vel - base_vel.y_vel - (LENGTH_CENTER_WHEEL_X + LENGTH_CENTER_WHEEL_Y) * base_vel.z_vel) / RADIUS_WHEEL;
 8001186:	ed97 7a05 	vldr	s14, [r7, #20]
 800118a:	edd7 7a06 	vldr	s15, [r7, #24]
 800118e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001192:	ee17 0a90 	vmov	r0, s15
 8001196:	f7ff f9a3 	bl	80004e0 <__aeabi_f2d>
 800119a:	4604      	mov	r4, r0
 800119c:	460d      	mov	r5, r1
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff f99d 	bl	80004e0 <__aeabi_f2d>
 80011a6:	a360      	add	r3, pc, #384	@ (adr r3, 8001328 <base2wheel+0x1c0>)
 80011a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ac:	f7ff f9f0 	bl	8000590 <__aeabi_dmul>
 80011b0:	4602      	mov	r2, r0
 80011b2:	460b      	mov	r3, r1
 80011b4:	4620      	mov	r0, r4
 80011b6:	4629      	mov	r1, r5
 80011b8:	f7ff f832 	bl	8000220 <__aeabi_dsub>
 80011bc:	4602      	mov	r2, r0
 80011be:	460b      	mov	r3, r1
 80011c0:	4610      	mov	r0, r2
 80011c2:	4619      	mov	r1, r3
 80011c4:	a35a      	add	r3, pc, #360	@ (adr r3, 8001330 <base2wheel+0x1c8>)
 80011c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ca:	f7ff fb0b 	bl	80007e4 <__aeabi_ddiv>
 80011ce:	4602      	mov	r2, r0
 80011d0:	460b      	mov	r3, r1
 80011d2:	4610      	mov	r0, r2
 80011d4:	4619      	mov	r1, r3
 80011d6:	f7ff fc15 	bl	8000a04 <__aeabi_d2f>
 80011da:	4603      	mov	r3, r0
 80011dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  float front_right = (base_vel.x_vel + base_vel.y_vel + (LENGTH_CENTER_WHEEL_X + LENGTH_CENTER_WHEEL_Y) * base_vel.z_vel) / RADIUS_WHEEL;
 80011de:	ed97 7a05 	vldr	s14, [r7, #20]
 80011e2:	edd7 7a06 	vldr	s15, [r7, #24]
 80011e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011ea:	ee17 0a90 	vmov	r0, s15
 80011ee:	f7ff f977 	bl	80004e0 <__aeabi_f2d>
 80011f2:	4604      	mov	r4, r0
 80011f4:	460d      	mov	r5, r1
 80011f6:	69fb      	ldr	r3, [r7, #28]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff f971 	bl	80004e0 <__aeabi_f2d>
 80011fe:	a34a      	add	r3, pc, #296	@ (adr r3, 8001328 <base2wheel+0x1c0>)
 8001200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001204:	f7ff f9c4 	bl	8000590 <__aeabi_dmul>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	4620      	mov	r0, r4
 800120e:	4629      	mov	r1, r5
 8001210:	f7ff f808 	bl	8000224 <__adddf3>
 8001214:	4602      	mov	r2, r0
 8001216:	460b      	mov	r3, r1
 8001218:	4610      	mov	r0, r2
 800121a:	4619      	mov	r1, r3
 800121c:	a344      	add	r3, pc, #272	@ (adr r3, 8001330 <base2wheel+0x1c8>)
 800121e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001222:	f7ff fadf 	bl	80007e4 <__aeabi_ddiv>
 8001226:	4602      	mov	r2, r0
 8001228:	460b      	mov	r3, r1
 800122a:	4610      	mov	r0, r2
 800122c:	4619      	mov	r1, r3
 800122e:	f7ff fbe9 	bl	8000a04 <__aeabi_d2f>
 8001232:	4603      	mov	r3, r0
 8001234:	64bb      	str	r3, [r7, #72]	@ 0x48
  float rear_left = (base_vel.x_vel + base_vel.y_vel - (LENGTH_CENTER_WHEEL_X + LENGTH_CENTER_WHEEL_Y) * base_vel.z_vel) / RADIUS_WHEEL;
 8001236:	ed97 7a05 	vldr	s14, [r7, #20]
 800123a:	edd7 7a06 	vldr	s15, [r7, #24]
 800123e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001242:	ee17 0a90 	vmov	r0, s15
 8001246:	f7ff f94b 	bl	80004e0 <__aeabi_f2d>
 800124a:	4604      	mov	r4, r0
 800124c:	460d      	mov	r5, r1
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff f945 	bl	80004e0 <__aeabi_f2d>
 8001256:	a334      	add	r3, pc, #208	@ (adr r3, 8001328 <base2wheel+0x1c0>)
 8001258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800125c:	f7ff f998 	bl	8000590 <__aeabi_dmul>
 8001260:	4602      	mov	r2, r0
 8001262:	460b      	mov	r3, r1
 8001264:	4620      	mov	r0, r4
 8001266:	4629      	mov	r1, r5
 8001268:	f7fe ffda 	bl	8000220 <__aeabi_dsub>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4610      	mov	r0, r2
 8001272:	4619      	mov	r1, r3
 8001274:	a32e      	add	r3, pc, #184	@ (adr r3, 8001330 <base2wheel+0x1c8>)
 8001276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800127a:	f7ff fab3 	bl	80007e4 <__aeabi_ddiv>
 800127e:	4602      	mov	r2, r0
 8001280:	460b      	mov	r3, r1
 8001282:	4610      	mov	r0, r2
 8001284:	4619      	mov	r1, r3
 8001286:	f7ff fbbd 	bl	8000a04 <__aeabi_d2f>
 800128a:	4603      	mov	r3, r0
 800128c:	647b      	str	r3, [r7, #68]	@ 0x44
  float rear_right = (base_vel.x_vel - base_vel.y_vel + (LENGTH_CENTER_WHEEL_X + LENGTH_CENTER_WHEEL_Y) * base_vel.z_vel) / RADIUS_WHEEL;
 800128e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001292:	edd7 7a06 	vldr	s15, [r7, #24]
 8001296:	ee77 7a67 	vsub.f32	s15, s14, s15
 800129a:	ee17 0a90 	vmov	r0, s15
 800129e:	f7ff f91f 	bl	80004e0 <__aeabi_f2d>
 80012a2:	4604      	mov	r4, r0
 80012a4:	460d      	mov	r5, r1
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff f919 	bl	80004e0 <__aeabi_f2d>
 80012ae:	a31e      	add	r3, pc, #120	@ (adr r3, 8001328 <base2wheel+0x1c0>)
 80012b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b4:	f7ff f96c 	bl	8000590 <__aeabi_dmul>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	4620      	mov	r0, r4
 80012be:	4629      	mov	r1, r5
 80012c0:	f7fe ffb0 	bl	8000224 <__adddf3>
 80012c4:	4602      	mov	r2, r0
 80012c6:	460b      	mov	r3, r1
 80012c8:	4610      	mov	r0, r2
 80012ca:	4619      	mov	r1, r3
 80012cc:	a318      	add	r3, pc, #96	@ (adr r3, 8001330 <base2wheel+0x1c8>)
 80012ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d2:	f7ff fa87 	bl	80007e4 <__aeabi_ddiv>
 80012d6:	4602      	mov	r2, r0
 80012d8:	460b      	mov	r3, r1
 80012da:	4610      	mov	r0, r2
 80012dc:	4619      	mov	r1, r3
 80012de:	f7ff fb91 	bl	8000a04 <__aeabi_d2f>
 80012e2:	4603      	mov	r3, r0
 80012e4:	643b      	str	r3, [r7, #64]	@ 0x40
  return (WheelVelocity){front_left, front_right, rear_left, rear_right};
 80012e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80012e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80012ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80012ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80012ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80012f0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80012f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80012f6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80012f8:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80012fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80012fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80012fe:	ee06 0a10 	vmov	s12, r0
 8001302:	ee06 1a90 	vmov	s13, r1
 8001306:	ee07 2a10 	vmov	s14, r2
 800130a:	ee07 3a90 	vmov	s15, r3
}
 800130e:	eeb0 0a46 	vmov.f32	s0, s12
 8001312:	eef0 0a66 	vmov.f32	s1, s13
 8001316:	eeb0 1a47 	vmov.f32	s2, s14
 800131a:	eef0 1a67 	vmov.f32	s3, s15
 800131e:	3750      	adds	r7, #80	@ 0x50
 8001320:	46bd      	mov	sp, r7
 8001322:	bdb0      	pop	{r4, r5, r7, pc}
 8001324:	f3af 8000 	nop.w
 8001328:	b22d0e56 	.word	0xb22d0e56
 800132c:	3fc7ef9d 	.word	0x3fc7ef9d
 8001330:	33333333 	.word	0x33333333
 8001334:	3fa33333 	.word	0x3fa33333

08001338 <wheel2pwm>:
  float y_vel = (-wheel_vel.front_left + wheel_vel.front_right + wheel_vel.rear_left - wheel_vel.rear_right) * RADIUS_WHEEL / 4.0;
  float z_vel = (-wheel_vel.front_left + wheel_vel.front_right - wheel_vel.rear_left + wheel_vel.rear_right) * RADIUS_WHEEL / (4.0 * (LENGTH_CENTER_WHEEL_X + LENGTH_CENTER_WHEEL_Y));
  return (BaseVelocity){x_vel, y_vel, z_vel};
}

WheelPWM wheel2pwm(WheelVelocity wheel_vel) {
 8001338:	b5b0      	push	{r4, r5, r7, lr}
 800133a:	b08e      	sub	sp, #56	@ 0x38
 800133c:	af00      	add	r7, sp, #0
 800133e:	6178      	str	r0, [r7, #20]
 8001340:	eeb0 6a40 	vmov.f32	s12, s0
 8001344:	eef0 6a60 	vmov.f32	s13, s1
 8001348:	eeb0 7a41 	vmov.f32	s14, s2
 800134c:	eef0 7a61 	vmov.f32	s15, s3
 8001350:	ed87 6a01 	vstr	s12, [r7, #4]
 8001354:	edc7 6a02 	vstr	s13, [r7, #8]
 8001358:	ed87 7a03 	vstr	s14, [r7, #12]
 800135c:	edc7 7a04 	vstr	s15, [r7, #16]
  int front_left = (int)(wheel_vel.front_left * 60.0 / (2.0 * M_PI) / (MOTOR_MAX_VELOCITY * 60.0 / (2.0 * M_PI)) * 100.0 * FL_MOTOR_ARR / 100.0);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff f8bc 	bl	80004e0 <__aeabi_f2d>
 8001368:	f04f 0200 	mov.w	r2, #0
 800136c:	4b92      	ldr	r3, [pc, #584]	@ (80015b8 <wheel2pwm+0x280>)
 800136e:	f7ff f90f 	bl	8000590 <__aeabi_dmul>
 8001372:	4602      	mov	r2, r0
 8001374:	460b      	mov	r3, r1
 8001376:	4610      	mov	r0, r2
 8001378:	4619      	mov	r1, r3
 800137a:	a38b      	add	r3, pc, #556	@ (adr r3, 80015a8 <wheel2pwm+0x270>)
 800137c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001380:	f7ff fa30 	bl	80007e4 <__aeabi_ddiv>
 8001384:	4602      	mov	r2, r0
 8001386:	460b      	mov	r3, r1
 8001388:	4610      	mov	r0, r2
 800138a:	4619      	mov	r1, r3
 800138c:	a388      	add	r3, pc, #544	@ (adr r3, 80015b0 <wheel2pwm+0x278>)
 800138e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001392:	f7ff fa27 	bl	80007e4 <__aeabi_ddiv>
 8001396:	4602      	mov	r2, r0
 8001398:	460b      	mov	r3, r1
 800139a:	4610      	mov	r0, r2
 800139c:	4619      	mov	r1, r3
 800139e:	f04f 0200 	mov.w	r2, #0
 80013a2:	4b86      	ldr	r3, [pc, #536]	@ (80015bc <wheel2pwm+0x284>)
 80013a4:	f7ff f8f4 	bl	8000590 <__aeabi_dmul>
 80013a8:	4602      	mov	r2, r0
 80013aa:	460b      	mov	r3, r1
 80013ac:	4614      	mov	r4, r2
 80013ae:	461d      	mov	r5, r3
 80013b0:	4b83      	ldr	r3, [pc, #524]	@ (80015c0 <wheel2pwm+0x288>)
 80013b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013b4:	4618      	mov	r0, r3
 80013b6:	f7ff f871 	bl	800049c <__aeabi_ui2d>
 80013ba:	4602      	mov	r2, r0
 80013bc:	460b      	mov	r3, r1
 80013be:	4620      	mov	r0, r4
 80013c0:	4629      	mov	r1, r5
 80013c2:	f7ff f8e5 	bl	8000590 <__aeabi_dmul>
 80013c6:	4602      	mov	r2, r0
 80013c8:	460b      	mov	r3, r1
 80013ca:	4610      	mov	r0, r2
 80013cc:	4619      	mov	r1, r3
 80013ce:	f04f 0200 	mov.w	r2, #0
 80013d2:	4b7a      	ldr	r3, [pc, #488]	@ (80015bc <wheel2pwm+0x284>)
 80013d4:	f7ff fa06 	bl	80007e4 <__aeabi_ddiv>
 80013d8:	4602      	mov	r2, r0
 80013da:	460b      	mov	r3, r1
 80013dc:	4610      	mov	r0, r2
 80013de:	4619      	mov	r1, r3
 80013e0:	f7ff fae8 	bl	80009b4 <__aeabi_d2iz>
 80013e4:	4603      	mov	r3, r0
 80013e6:	637b      	str	r3, [r7, #52]	@ 0x34
  int front_right = (int)(wheel_vel.front_right * 60.0 / (2.0 * M_PI) / (MOTOR_MAX_VELOCITY * 60.0 / (2.0 * M_PI)) * 100.0 * FR_MOTOR_ARR / 100.0);
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7ff f878 	bl	80004e0 <__aeabi_f2d>
 80013f0:	f04f 0200 	mov.w	r2, #0
 80013f4:	4b70      	ldr	r3, [pc, #448]	@ (80015b8 <wheel2pwm+0x280>)
 80013f6:	f7ff f8cb 	bl	8000590 <__aeabi_dmul>
 80013fa:	4602      	mov	r2, r0
 80013fc:	460b      	mov	r3, r1
 80013fe:	4610      	mov	r0, r2
 8001400:	4619      	mov	r1, r3
 8001402:	a369      	add	r3, pc, #420	@ (adr r3, 80015a8 <wheel2pwm+0x270>)
 8001404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001408:	f7ff f9ec 	bl	80007e4 <__aeabi_ddiv>
 800140c:	4602      	mov	r2, r0
 800140e:	460b      	mov	r3, r1
 8001410:	4610      	mov	r0, r2
 8001412:	4619      	mov	r1, r3
 8001414:	a366      	add	r3, pc, #408	@ (adr r3, 80015b0 <wheel2pwm+0x278>)
 8001416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800141a:	f7ff f9e3 	bl	80007e4 <__aeabi_ddiv>
 800141e:	4602      	mov	r2, r0
 8001420:	460b      	mov	r3, r1
 8001422:	4610      	mov	r0, r2
 8001424:	4619      	mov	r1, r3
 8001426:	f04f 0200 	mov.w	r2, #0
 800142a:	4b64      	ldr	r3, [pc, #400]	@ (80015bc <wheel2pwm+0x284>)
 800142c:	f7ff f8b0 	bl	8000590 <__aeabi_dmul>
 8001430:	4602      	mov	r2, r0
 8001432:	460b      	mov	r3, r1
 8001434:	4614      	mov	r4, r2
 8001436:	461d      	mov	r5, r3
 8001438:	4b61      	ldr	r3, [pc, #388]	@ (80015c0 <wheel2pwm+0x288>)
 800143a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff f82d 	bl	800049c <__aeabi_ui2d>
 8001442:	4602      	mov	r2, r0
 8001444:	460b      	mov	r3, r1
 8001446:	4620      	mov	r0, r4
 8001448:	4629      	mov	r1, r5
 800144a:	f7ff f8a1 	bl	8000590 <__aeabi_dmul>
 800144e:	4602      	mov	r2, r0
 8001450:	460b      	mov	r3, r1
 8001452:	4610      	mov	r0, r2
 8001454:	4619      	mov	r1, r3
 8001456:	f04f 0200 	mov.w	r2, #0
 800145a:	4b58      	ldr	r3, [pc, #352]	@ (80015bc <wheel2pwm+0x284>)
 800145c:	f7ff f9c2 	bl	80007e4 <__aeabi_ddiv>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	4610      	mov	r0, r2
 8001466:	4619      	mov	r1, r3
 8001468:	f7ff faa4 	bl	80009b4 <__aeabi_d2iz>
 800146c:	4603      	mov	r3, r0
 800146e:	633b      	str	r3, [r7, #48]	@ 0x30
  int rear_left = (int)(wheel_vel.rear_left * 60.0 / (2.0 * M_PI) / (MOTOR_MAX_VELOCITY * 60.0 / (2.0 * M_PI)) * 100.0 * RL_MOTOR_ARR / 100.0);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff f834 	bl	80004e0 <__aeabi_f2d>
 8001478:	f04f 0200 	mov.w	r2, #0
 800147c:	4b4e      	ldr	r3, [pc, #312]	@ (80015b8 <wheel2pwm+0x280>)
 800147e:	f7ff f887 	bl	8000590 <__aeabi_dmul>
 8001482:	4602      	mov	r2, r0
 8001484:	460b      	mov	r3, r1
 8001486:	4610      	mov	r0, r2
 8001488:	4619      	mov	r1, r3
 800148a:	a347      	add	r3, pc, #284	@ (adr r3, 80015a8 <wheel2pwm+0x270>)
 800148c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001490:	f7ff f9a8 	bl	80007e4 <__aeabi_ddiv>
 8001494:	4602      	mov	r2, r0
 8001496:	460b      	mov	r3, r1
 8001498:	4610      	mov	r0, r2
 800149a:	4619      	mov	r1, r3
 800149c:	a344      	add	r3, pc, #272	@ (adr r3, 80015b0 <wheel2pwm+0x278>)
 800149e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014a2:	f7ff f99f 	bl	80007e4 <__aeabi_ddiv>
 80014a6:	4602      	mov	r2, r0
 80014a8:	460b      	mov	r3, r1
 80014aa:	4610      	mov	r0, r2
 80014ac:	4619      	mov	r1, r3
 80014ae:	f04f 0200 	mov.w	r2, #0
 80014b2:	4b42      	ldr	r3, [pc, #264]	@ (80015bc <wheel2pwm+0x284>)
 80014b4:	f7ff f86c 	bl	8000590 <__aeabi_dmul>
 80014b8:	4602      	mov	r2, r0
 80014ba:	460b      	mov	r3, r1
 80014bc:	4614      	mov	r4, r2
 80014be:	461d      	mov	r5, r3
 80014c0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80014c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014c6:	4618      	mov	r0, r3
 80014c8:	f7fe ffe8 	bl	800049c <__aeabi_ui2d>
 80014cc:	4602      	mov	r2, r0
 80014ce:	460b      	mov	r3, r1
 80014d0:	4620      	mov	r0, r4
 80014d2:	4629      	mov	r1, r5
 80014d4:	f7ff f85c 	bl	8000590 <__aeabi_dmul>
 80014d8:	4602      	mov	r2, r0
 80014da:	460b      	mov	r3, r1
 80014dc:	4610      	mov	r0, r2
 80014de:	4619      	mov	r1, r3
 80014e0:	f04f 0200 	mov.w	r2, #0
 80014e4:	4b35      	ldr	r3, [pc, #212]	@ (80015bc <wheel2pwm+0x284>)
 80014e6:	f7ff f97d 	bl	80007e4 <__aeabi_ddiv>
 80014ea:	4602      	mov	r2, r0
 80014ec:	460b      	mov	r3, r1
 80014ee:	4610      	mov	r0, r2
 80014f0:	4619      	mov	r1, r3
 80014f2:	f7ff fa5f 	bl	80009b4 <__aeabi_d2iz>
 80014f6:	4603      	mov	r3, r0
 80014f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  int rear_right = (int)(wheel_vel.rear_right * 60.0 / (2.0 * M_PI) / (MOTOR_MAX_VELOCITY * 60.0 / (2.0 * M_PI)) * 100.0 * RR_MOTOR_ARR / 100.0);
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7fe ffef 	bl	80004e0 <__aeabi_f2d>
 8001502:	f04f 0200 	mov.w	r2, #0
 8001506:	4b2c      	ldr	r3, [pc, #176]	@ (80015b8 <wheel2pwm+0x280>)
 8001508:	f7ff f842 	bl	8000590 <__aeabi_dmul>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
 8001510:	4610      	mov	r0, r2
 8001512:	4619      	mov	r1, r3
 8001514:	a324      	add	r3, pc, #144	@ (adr r3, 80015a8 <wheel2pwm+0x270>)
 8001516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800151a:	f7ff f963 	bl	80007e4 <__aeabi_ddiv>
 800151e:	4602      	mov	r2, r0
 8001520:	460b      	mov	r3, r1
 8001522:	4610      	mov	r0, r2
 8001524:	4619      	mov	r1, r3
 8001526:	a322      	add	r3, pc, #136	@ (adr r3, 80015b0 <wheel2pwm+0x278>)
 8001528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800152c:	f7ff f95a 	bl	80007e4 <__aeabi_ddiv>
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	4610      	mov	r0, r2
 8001536:	4619      	mov	r1, r3
 8001538:	f04f 0200 	mov.w	r2, #0
 800153c:	4b1f      	ldr	r3, [pc, #124]	@ (80015bc <wheel2pwm+0x284>)
 800153e:	f7ff f827 	bl	8000590 <__aeabi_dmul>
 8001542:	4602      	mov	r2, r0
 8001544:	460b      	mov	r3, r1
 8001546:	4614      	mov	r4, r2
 8001548:	461d      	mov	r5, r3
 800154a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800154e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001550:	4618      	mov	r0, r3
 8001552:	f7fe ffa3 	bl	800049c <__aeabi_ui2d>
 8001556:	4602      	mov	r2, r0
 8001558:	460b      	mov	r3, r1
 800155a:	4620      	mov	r0, r4
 800155c:	4629      	mov	r1, r5
 800155e:	f7ff f817 	bl	8000590 <__aeabi_dmul>
 8001562:	4602      	mov	r2, r0
 8001564:	460b      	mov	r3, r1
 8001566:	4610      	mov	r0, r2
 8001568:	4619      	mov	r1, r3
 800156a:	f04f 0200 	mov.w	r2, #0
 800156e:	4b13      	ldr	r3, [pc, #76]	@ (80015bc <wheel2pwm+0x284>)
 8001570:	f7ff f938 	bl	80007e4 <__aeabi_ddiv>
 8001574:	4602      	mov	r2, r0
 8001576:	460b      	mov	r3, r1
 8001578:	4610      	mov	r0, r2
 800157a:	4619      	mov	r1, r3
 800157c:	f7ff fa1a 	bl	80009b4 <__aeabi_d2iz>
 8001580:	4603      	mov	r3, r0
 8001582:	62bb      	str	r3, [r7, #40]	@ 0x28
  return (WheelPWM){front_left, front_right, rear_left, rear_right};
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800158e:	605a      	str	r2, [r3, #4]
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001594:	609a      	str	r2, [r3, #8]
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800159a:	60da      	str	r2, [r3, #12]
}
 800159c:	6978      	ldr	r0, [r7, #20]
 800159e:	3738      	adds	r7, #56	@ 0x38
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bdb0      	pop	{r4, r5, r7, pc}
 80015a4:	f3af 8000 	nop.w
 80015a8:	54442d18 	.word	0x54442d18
 80015ac:	401921fb 	.word	0x401921fb
 80015b0:	7604ba60 	.word	0x7604ba60
 80015b4:	409db13d 	.word	0x409db13d
 80015b8:	404e0000 	.word	0x404e0000
 80015bc:	40590000 	.word	0x40590000
 80015c0:	40000400 	.word	0x40000400

080015c4 <wheel_control>:

void wheel_control(MecanumWheel wheel, int speed) {
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	4603      	mov	r3, r0
 80015cc:	6039      	str	r1, [r7, #0]
 80015ce:	71fb      	strb	r3, [r7, #7]
  if (speed > 65535)
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015d6:	db03      	blt.n	80015e0 <wheel_control+0x1c>
    speed = 65535;
 80015d8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015dc:	603b      	str	r3, [r7, #0]
 80015de:	e005      	b.n	80015ec <wheel_control+0x28>
  else if (speed < -65535)
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80015e6:	dc01      	bgt.n	80015ec <wheel_control+0x28>
    speed = -65535;
 80015e8:	4ba9      	ldr	r3, [pc, #676]	@ (8001890 <wheel_control+0x2cc>)
 80015ea:	603b      	str	r3, [r7, #0]

  switch (wheel) {
 80015ec:	79fb      	ldrb	r3, [r7, #7]
 80015ee:	2b03      	cmp	r3, #3
 80015f0:	f200 811b 	bhi.w	800182a <wheel_control+0x266>
 80015f4:	a201      	add	r2, pc, #4	@ (adr r2, 80015fc <wheel_control+0x38>)
 80015f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015fa:	bf00      	nop
 80015fc:	0800160d 	.word	0x0800160d
 8001600:	08001685 	.word	0x08001685
 8001604:	08001715 	.word	0x08001715
 8001608:	08001797 	.word	0x08001797
    case FRONT_LEFT:
      if (speed > 0) {
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	2b00      	cmp	r3, #0
 8001610:	dd0d      	ble.n	800162e <wheel_control+0x6a>
        // FL_MOTOR_A_CCR = 0;
        // FL_MOTOR_B_CCR = speed;
        HAL_GPIO_WritePin(C_IN1_GPIO_Port, C_IN1_Pin, GPIO_PIN_SET);
 8001612:	2201      	movs	r2, #1
 8001614:	2108      	movs	r1, #8
 8001616:	489f      	ldr	r0, [pc, #636]	@ (8001894 <wheel_control+0x2d0>)
 8001618:	f001 f994 	bl	8002944 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(C_IN2_GPIO_Port, C_IN2_Pin, GPIO_PIN_RESET);
 800161c:	2200      	movs	r2, #0
 800161e:	2110      	movs	r1, #16
 8001620:	489c      	ldr	r0, [pc, #624]	@ (8001894 <wheel_control+0x2d0>)
 8001622:	f001 f98f 	bl	8002944 <HAL_GPIO_WritePin>
        test_var[0] = 1;
 8001626:	4b9c      	ldr	r3, [pc, #624]	@ (8001898 <wheel_control+0x2d4>)
 8001628:	2201      	movs	r2, #1
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	e01d      	b.n	800166a <wheel_control+0xa6>
      } else if (speed < 0) {
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	2b00      	cmp	r3, #0
 8001632:	da0d      	bge.n	8001650 <wheel_control+0x8c>
        // FL_MOTOR_A_CCR = -speed;
        // FL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(C_IN1_GPIO_Port, C_IN1_Pin, GPIO_PIN_RESET);
 8001634:	2200      	movs	r2, #0
 8001636:	2108      	movs	r1, #8
 8001638:	4896      	ldr	r0, [pc, #600]	@ (8001894 <wheel_control+0x2d0>)
 800163a:	f001 f983 	bl	8002944 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(C_IN2_GPIO_Port, C_IN2_Pin, GPIO_PIN_SET);
 800163e:	2201      	movs	r2, #1
 8001640:	2110      	movs	r1, #16
 8001642:	4894      	ldr	r0, [pc, #592]	@ (8001894 <wheel_control+0x2d0>)
 8001644:	f001 f97e 	bl	8002944 <HAL_GPIO_WritePin>
        test_var[0] = 2;
 8001648:	4b93      	ldr	r3, [pc, #588]	@ (8001898 <wheel_control+0x2d4>)
 800164a:	2202      	movs	r2, #2
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	e00c      	b.n	800166a <wheel_control+0xa6>
      } else {
        // FL_MOTOR_A_CCR = 0;
        // FL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(C_IN1_GPIO_Port, C_IN1_Pin, GPIO_PIN_RESET);
 8001650:	2200      	movs	r2, #0
 8001652:	2108      	movs	r1, #8
 8001654:	488f      	ldr	r0, [pc, #572]	@ (8001894 <wheel_control+0x2d0>)
 8001656:	f001 f975 	bl	8002944 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(C_IN2_GPIO_Port, C_IN2_Pin, GPIO_PIN_RESET);
 800165a:	2200      	movs	r2, #0
 800165c:	2110      	movs	r1, #16
 800165e:	488d      	ldr	r0, [pc, #564]	@ (8001894 <wheel_control+0x2d0>)
 8001660:	f001 f970 	bl	8002944 <HAL_GPIO_WritePin>
        test_var[0] = 3;
 8001664:	4b8c      	ldr	r3, [pc, #560]	@ (8001898 <wheel_control+0x2d4>)
 8001666:	2203      	movs	r2, #3
 8001668:	601a      	str	r2, [r3, #0]
      }
      FL_MOTOR_CCR = abs(speed);
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001670:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001674:	4b89      	ldr	r3, [pc, #548]	@ (800189c <wheel_control+0x2d8>)
 8001676:	641a      	str	r2, [r3, #64]	@ 0x40
      test_wheel_pwm.front_left = FL_MOTOR_CCR;
 8001678:	4b88      	ldr	r3, [pc, #544]	@ (800189c <wheel_control+0x2d8>)
 800167a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800167c:	461a      	mov	r2, r3
 800167e:	4b88      	ldr	r3, [pc, #544]	@ (80018a0 <wheel_control+0x2dc>)
 8001680:	601a      	str	r2, [r3, #0]
      break;
 8001682:	e100      	b.n	8001886 <wheel_control+0x2c2>
    case FRONT_RIGHT:
      if (speed < 0) {
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	2b00      	cmp	r3, #0
 8001688:	da11      	bge.n	80016ae <wheel_control+0xea>
        // FR_MOTOR_B_CCR = speed;
        // FR_MOTOR_A_CCR = 0;
        HAL_GPIO_WritePin(B_IN1_GPIO_Port, B_IN1_Pin, GPIO_PIN_SET);
 800168a:	2201      	movs	r2, #1
 800168c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001690:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001694:	f001 f956 	bl	8002944 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(B_IN2_GPIO_Port, B_IN2_Pin, GPIO_PIN_RESET);
 8001698:	2200      	movs	r2, #0
 800169a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800169e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016a2:	f001 f94f 	bl	8002944 <HAL_GPIO_WritePin>
        test_var[1] = 1;
 80016a6:	4b7c      	ldr	r3, [pc, #496]	@ (8001898 <wheel_control+0x2d4>)
 80016a8:	2201      	movs	r2, #1
 80016aa:	605a      	str	r2, [r3, #4]
 80016ac:	e025      	b.n	80016fa <wheel_control+0x136>
      } else if (speed > 0) {
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	dd11      	ble.n	80016d8 <wheel_control+0x114>
        // FR_MOTOR_B_CCR = 0;
        // FR_MOTOR_A_CCR = -speed;
        HAL_GPIO_WritePin(B_IN1_GPIO_Port, B_IN1_Pin, GPIO_PIN_RESET);
 80016b4:	2200      	movs	r2, #0
 80016b6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016be:	f001 f941 	bl	8002944 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(B_IN2_GPIO_Port, B_IN2_Pin, GPIO_PIN_SET);
 80016c2:	2201      	movs	r2, #1
 80016c4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80016c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016cc:	f001 f93a 	bl	8002944 <HAL_GPIO_WritePin>
        test_var[1] = 2;
 80016d0:	4b71      	ldr	r3, [pc, #452]	@ (8001898 <wheel_control+0x2d4>)
 80016d2:	2202      	movs	r2, #2
 80016d4:	605a      	str	r2, [r3, #4]
 80016d6:	e010      	b.n	80016fa <wheel_control+0x136>
      } else {
        // FR_MOTOR_A_CCR = 0;
        // FR_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(B_IN1_GPIO_Port, B_IN1_Pin, GPIO_PIN_RESET);
 80016d8:	2200      	movs	r2, #0
 80016da:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016e2:	f001 f92f 	bl	8002944 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(B_IN2_GPIO_Port, B_IN2_Pin, GPIO_PIN_RESET);
 80016e6:	2200      	movs	r2, #0
 80016e8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80016ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016f0:	f001 f928 	bl	8002944 <HAL_GPIO_WritePin>
        test_var[1] = 3;
 80016f4:	4b68      	ldr	r3, [pc, #416]	@ (8001898 <wheel_control+0x2d4>)
 80016f6:	2203      	movs	r2, #3
 80016f8:	605a      	str	r2, [r3, #4]
      }
      FR_MOTOR_CCR = abs(speed);
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001700:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001704:	4b65      	ldr	r3, [pc, #404]	@ (800189c <wheel_control+0x2d8>)
 8001706:	635a      	str	r2, [r3, #52]	@ 0x34
      test_wheel_pwm.front_right = FR_MOTOR_CCR;
 8001708:	4b64      	ldr	r3, [pc, #400]	@ (800189c <wheel_control+0x2d8>)
 800170a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800170c:	461a      	mov	r2, r3
 800170e:	4b64      	ldr	r3, [pc, #400]	@ (80018a0 <wheel_control+0x2dc>)
 8001710:	605a      	str	r2, [r3, #4]
      break;
 8001712:	e0b8      	b.n	8001886 <wheel_control+0x2c2>
    case REAR_LEFT:
      if (speed < 0) {
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	2b00      	cmp	r3, #0
 8001718:	da0e      	bge.n	8001738 <wheel_control+0x174>
        // RL_MOTOR_B_CCR = 0;
        // RL_MOTOR_A_CCR = speed;
        HAL_GPIO_WritePin(D_IN1_GPIO_Port, D_IN1_Pin, GPIO_PIN_SET);
 800171a:	2201      	movs	r2, #1
 800171c:	2140      	movs	r1, #64	@ 0x40
 800171e:	485d      	ldr	r0, [pc, #372]	@ (8001894 <wheel_control+0x2d0>)
 8001720:	f001 f910 	bl	8002944 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(D_IN2_GPIO_Port, D_IN2_Pin, GPIO_PIN_RESET);
 8001724:	2200      	movs	r2, #0
 8001726:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800172a:	485a      	ldr	r0, [pc, #360]	@ (8001894 <wheel_control+0x2d0>)
 800172c:	f001 f90a 	bl	8002944 <HAL_GPIO_WritePin>
        test_var[2] = 1;
 8001730:	4b59      	ldr	r3, [pc, #356]	@ (8001898 <wheel_control+0x2d4>)
 8001732:	2201      	movs	r2, #1
 8001734:	609a      	str	r2, [r3, #8]
 8001736:	e01f      	b.n	8001778 <wheel_control+0x1b4>
      } else if (speed > 0) {
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	2b00      	cmp	r3, #0
 800173c:	dd0e      	ble.n	800175c <wheel_control+0x198>
        // RL_MOTOR_B_CCR = -speed;
        // RL_MOTOR_A_CCR = 0;
        HAL_GPIO_WritePin(D_IN1_GPIO_Port, D_IN1_Pin, GPIO_PIN_RESET);
 800173e:	2200      	movs	r2, #0
 8001740:	2140      	movs	r1, #64	@ 0x40
 8001742:	4854      	ldr	r0, [pc, #336]	@ (8001894 <wheel_control+0x2d0>)
 8001744:	f001 f8fe 	bl	8002944 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(D_IN2_GPIO_Port, D_IN2_Pin, GPIO_PIN_SET);
 8001748:	2201      	movs	r2, #1
 800174a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800174e:	4851      	ldr	r0, [pc, #324]	@ (8001894 <wheel_control+0x2d0>)
 8001750:	f001 f8f8 	bl	8002944 <HAL_GPIO_WritePin>
        test_var[2] = 2;
 8001754:	4b50      	ldr	r3, [pc, #320]	@ (8001898 <wheel_control+0x2d4>)
 8001756:	2202      	movs	r2, #2
 8001758:	609a      	str	r2, [r3, #8]
 800175a:	e00d      	b.n	8001778 <wheel_control+0x1b4>
      } else {
        // RL_MOTOR_A_CCR = 0;
        // RL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(D_IN1_GPIO_Port, D_IN1_Pin, GPIO_PIN_RESET);
 800175c:	2200      	movs	r2, #0
 800175e:	2140      	movs	r1, #64	@ 0x40
 8001760:	484c      	ldr	r0, [pc, #304]	@ (8001894 <wheel_control+0x2d0>)
 8001762:	f001 f8ef 	bl	8002944 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(D_IN2_GPIO_Port, D_IN2_Pin, GPIO_PIN_RESET);
 8001766:	2200      	movs	r2, #0
 8001768:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800176c:	4849      	ldr	r0, [pc, #292]	@ (8001894 <wheel_control+0x2d0>)
 800176e:	f001 f8e9 	bl	8002944 <HAL_GPIO_WritePin>
        test_var[2] = 3;
 8001772:	4b49      	ldr	r3, [pc, #292]	@ (8001898 <wheel_control+0x2d4>)
 8001774:	2203      	movs	r2, #3
 8001776:	609a      	str	r2, [r3, #8]
      }
      RL_MOTOR_CCR = abs(speed);
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800177e:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001782:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001786:	641a      	str	r2, [r3, #64]	@ 0x40
      test_wheel_pwm.rear_left = RL_MOTOR_CCR;
 8001788:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800178c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178e:	461a      	mov	r2, r3
 8001790:	4b43      	ldr	r3, [pc, #268]	@ (80018a0 <wheel_control+0x2dc>)
 8001792:	609a      	str	r2, [r3, #8]
      break;
 8001794:	e077      	b.n	8001886 <wheel_control+0x2c2>
    case REAR_RIGHT:
      if (speed < 0) {
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	2b00      	cmp	r3, #0
 800179a:	da11      	bge.n	80017c0 <wheel_control+0x1fc>
        // RR_MOTOR_A_CCR = speed;
        // RR_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(A_IN1_GPIO_Port, A_IN1_Pin, GPIO_PIN_SET);
 800179c:	2201      	movs	r2, #1
 800179e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017a6:	f001 f8cd 	bl	8002944 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(A_IN2_GPIO_Port, A_IN2_Pin, GPIO_PIN_RESET);
 80017aa:	2200      	movs	r2, #0
 80017ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017b4:	f001 f8c6 	bl	8002944 <HAL_GPIO_WritePin>
        test_var[3] = 1;
 80017b8:	4b37      	ldr	r3, [pc, #220]	@ (8001898 <wheel_control+0x2d4>)
 80017ba:	2201      	movs	r2, #1
 80017bc:	60da      	str	r2, [r3, #12]
 80017be:	e025      	b.n	800180c <wheel_control+0x248>
      } else if (speed > 0) {
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	dd11      	ble.n	80017ea <wheel_control+0x226>
        // RR_MOTOR_A_CCR = 0;
        // RR_MOTOR_B_CCR = -speed;
        HAL_GPIO_WritePin(A_IN1_GPIO_Port, A_IN1_Pin, GPIO_PIN_RESET);
 80017c6:	2200      	movs	r2, #0
 80017c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017d0:	f001 f8b8 	bl	8002944 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(A_IN2_GPIO_Port, A_IN2_Pin, GPIO_PIN_SET);
 80017d4:	2201      	movs	r2, #1
 80017d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017de:	f001 f8b1 	bl	8002944 <HAL_GPIO_WritePin>
        test_var[3] = 2;
 80017e2:	4b2d      	ldr	r3, [pc, #180]	@ (8001898 <wheel_control+0x2d4>)
 80017e4:	2202      	movs	r2, #2
 80017e6:	60da      	str	r2, [r3, #12]
 80017e8:	e010      	b.n	800180c <wheel_control+0x248>
      } else {
        // RR_MOTOR_A_CCR = 0;
        // RR_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(A_IN1_GPIO_Port, A_IN1_Pin, GPIO_PIN_RESET);
 80017ea:	2200      	movs	r2, #0
 80017ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017f4:	f001 f8a6 	bl	8002944 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(A_IN2_GPIO_Port, A_IN2_Pin, GPIO_PIN_RESET);
 80017f8:	2200      	movs	r2, #0
 80017fa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001802:	f001 f89f 	bl	8002944 <HAL_GPIO_WritePin>
        test_var[3] = 3;
 8001806:	4b24      	ldr	r3, [pc, #144]	@ (8001898 <wheel_control+0x2d4>)
 8001808:	2203      	movs	r2, #3
 800180a:	60da      	str	r2, [r3, #12]
      }
      RR_MOTOR_CCR = abs(speed);
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001812:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001816:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800181a:	63da      	str	r2, [r3, #60]	@ 0x3c
      test_wheel_pwm.rear_right = RR_MOTOR_CCR;
 800181c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001820:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001822:	461a      	mov	r2, r3
 8001824:	4b1e      	ldr	r3, [pc, #120]	@ (80018a0 <wheel_control+0x2dc>)
 8001826:	60da      	str	r2, [r3, #12]
      break;
 8001828:	e02d      	b.n	8001886 <wheel_control+0x2c2>
    default:
      if (speed > 0) {
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	2b00      	cmp	r3, #0
 800182e:	dd0a      	ble.n	8001846 <wheel_control+0x282>
        // FL_MOTOR_A_CCR = 0;
        // FL_MOTOR_B_CCR = speed;
        HAL_GPIO_WritePin(C_IN1_GPIO_Port, C_IN1_Pin, GPIO_PIN_SET);
 8001830:	2201      	movs	r2, #1
 8001832:	2108      	movs	r1, #8
 8001834:	4817      	ldr	r0, [pc, #92]	@ (8001894 <wheel_control+0x2d0>)
 8001836:	f001 f885 	bl	8002944 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(C_IN2_GPIO_Port, C_IN2_Pin, GPIO_PIN_RESET);
 800183a:	2200      	movs	r2, #0
 800183c:	2110      	movs	r1, #16
 800183e:	4815      	ldr	r0, [pc, #84]	@ (8001894 <wheel_control+0x2d0>)
 8001840:	f001 f880 	bl	8002944 <HAL_GPIO_WritePin>
 8001844:	e017      	b.n	8001876 <wheel_control+0x2b2>
      } else if (speed < 0) {
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	2b00      	cmp	r3, #0
 800184a:	da0a      	bge.n	8001862 <wheel_control+0x29e>
        // FL_MOTOR_A_CCR = -speed;
        // FL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(C_IN1_GPIO_Port, C_IN1_Pin, GPIO_PIN_RESET);
 800184c:	2200      	movs	r2, #0
 800184e:	2108      	movs	r1, #8
 8001850:	4810      	ldr	r0, [pc, #64]	@ (8001894 <wheel_control+0x2d0>)
 8001852:	f001 f877 	bl	8002944 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(C_IN2_GPIO_Port, C_IN2_Pin, GPIO_PIN_SET);
 8001856:	2201      	movs	r2, #1
 8001858:	2110      	movs	r1, #16
 800185a:	480e      	ldr	r0, [pc, #56]	@ (8001894 <wheel_control+0x2d0>)
 800185c:	f001 f872 	bl	8002944 <HAL_GPIO_WritePin>
 8001860:	e009      	b.n	8001876 <wheel_control+0x2b2>
      } else {
        // FL_MOTOR_A_CCR = 0;
        // FL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(C_IN1_GPIO_Port, C_IN1_Pin, GPIO_PIN_RESET);
 8001862:	2200      	movs	r2, #0
 8001864:	2108      	movs	r1, #8
 8001866:	480b      	ldr	r0, [pc, #44]	@ (8001894 <wheel_control+0x2d0>)
 8001868:	f001 f86c 	bl	8002944 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(C_IN2_GPIO_Port, C_IN2_Pin, GPIO_PIN_RESET);
 800186c:	2200      	movs	r2, #0
 800186e:	2110      	movs	r1, #16
 8001870:	4808      	ldr	r0, [pc, #32]	@ (8001894 <wheel_control+0x2d0>)
 8001872:	f001 f867 	bl	8002944 <HAL_GPIO_WritePin>
      }
      FL_MOTOR_CCR = abs(speed);
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800187c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001880:	4b06      	ldr	r3, [pc, #24]	@ (800189c <wheel_control+0x2d8>)
 8001882:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8001884:	bf00      	nop
  }
}
 8001886:	bf00      	nop
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	ffff0001 	.word	0xffff0001
 8001894:	48001000 	.word	0x48001000
 8001898:	20000058 	.word	0x20000058
 800189c:	40000400 	.word	0x40000400
 80018a0:	20000048 	.word	0x20000048

080018a4 <wheels_control>:

void wheels_control(WheelPWM pwm) {
 80018a4:	b590      	push	{r4, r7, lr}
 80018a6:	b085      	sub	sp, #20
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	463c      	mov	r4, r7
 80018ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  wheel_control(FRONT_LEFT, pwm.front_left);
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	4619      	mov	r1, r3
 80018b4:	2000      	movs	r0, #0
 80018b6:	f7ff fe85 	bl	80015c4 <wheel_control>
  wheel_control(FRONT_RIGHT, pwm.front_right);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4619      	mov	r1, r3
 80018be:	2001      	movs	r0, #1
 80018c0:	f7ff fe80 	bl	80015c4 <wheel_control>
  wheel_control(REAR_LEFT, pwm.rear_left);
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	4619      	mov	r1, r3
 80018c8:	2002      	movs	r0, #2
 80018ca:	f7ff fe7b 	bl	80015c4 <wheel_control>
  wheel_control(REAR_RIGHT, pwm.rear_right);
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	4619      	mov	r1, r3
 80018d2:	2003      	movs	r0, #3
 80018d4:	f7ff fe76 	bl	80015c4 <wheel_control>
}
 80018d8:	bf00      	nop
 80018da:	3714      	adds	r7, #20
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd90      	pop	{r4, r7, pc}

080018e0 <movement_control>:

void movement_control(BaseVelocity base_vel) {
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b08c      	sub	sp, #48	@ 0x30
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	eef0 6a40 	vmov.f32	s13, s0
 80018ea:	eeb0 7a60 	vmov.f32	s14, s1
 80018ee:	eef0 7a41 	vmov.f32	s15, s2
 80018f2:	edc7 6a01 	vstr	s13, [r7, #4]
 80018f6:	ed87 7a02 	vstr	s14, [r7, #8]
 80018fa:	edc7 7a03 	vstr	s15, [r7, #12]
  WheelVelocity target_vel = base2wheel(base_vel);
 80018fe:	edd7 6a01 	vldr	s13, [r7, #4]
 8001902:	ed97 7a02 	vldr	s14, [r7, #8]
 8001906:	edd7 7a03 	vldr	s15, [r7, #12]
 800190a:	eeb0 0a66 	vmov.f32	s0, s13
 800190e:	eef0 0a47 	vmov.f32	s1, s14
 8001912:	eeb0 1a67 	vmov.f32	s2, s15
 8001916:	f7ff fc27 	bl	8001168 <base2wheel>
 800191a:	eeb0 6a40 	vmov.f32	s12, s0
 800191e:	eef0 6a60 	vmov.f32	s13, s1
 8001922:	eeb0 7a41 	vmov.f32	s14, s2
 8001926:	eef0 7a61 	vmov.f32	s15, s3
 800192a:	ed87 6a08 	vstr	s12, [r7, #32]
 800192e:	edc7 6a09 	vstr	s13, [r7, #36]	@ 0x24
 8001932:	ed87 7a0a 	vstr	s14, [r7, #40]	@ 0x28
 8001936:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
  test_wheel_vel.front_left = target_vel.front_left;
 800193a:	6a3b      	ldr	r3, [r7, #32]
 800193c:	4a14      	ldr	r2, [pc, #80]	@ (8001990 <movement_control+0xb0>)
 800193e:	6013      	str	r3, [r2, #0]
  test_wheel_vel.front_right = target_vel.front_right;
 8001940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001942:	4a13      	ldr	r2, [pc, #76]	@ (8001990 <movement_control+0xb0>)
 8001944:	6053      	str	r3, [r2, #4]
  test_wheel_vel.rear_left = target_vel.rear_left;
 8001946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001948:	4a11      	ldr	r2, [pc, #68]	@ (8001990 <movement_control+0xb0>)
 800194a:	6093      	str	r3, [r2, #8]
  test_wheel_vel.rear_right = target_vel.rear_right;
 800194c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800194e:	4a10      	ldr	r2, [pc, #64]	@ (8001990 <movement_control+0xb0>)
 8001950:	60d3      	str	r3, [r2, #12]
#if (PID_MODE == 1)
  WheelVelocity current_vel = read_current_velocity(encoders);
  WheelVelocity result_vel = pid_system(target_vel, current_vel);
  WheelPWM target_pwm = wheel2pwm(result_vel);
#else
  WheelPWM target_pwm = wheel2pwm(target_vel);
 8001952:	f107 0310 	add.w	r3, r7, #16
 8001956:	ed97 6a08 	vldr	s12, [r7, #32]
 800195a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800195e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001962:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001966:	eeb0 0a46 	vmov.f32	s0, s12
 800196a:	eef0 0a66 	vmov.f32	s1, s13
 800196e:	eeb0 1a47 	vmov.f32	s2, s14
 8001972:	eef0 1a67 	vmov.f32	s3, s15
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff fcde 	bl	8001338 <wheel2pwm>
#endif
  wheels_control(target_pwm);
 800197c:	f107 0310 	add.w	r3, r7, #16
 8001980:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001982:	f7ff ff8f 	bl	80018a4 <wheels_control>
}
 8001986:	bf00      	nop
 8001988:	3730      	adds	r7, #48	@ 0x30
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20000038 	.word	0x20000038

08001994 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800199a:	4b0f      	ldr	r3, [pc, #60]	@ (80019d8 <HAL_MspInit+0x44>)
 800199c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800199e:	4a0e      	ldr	r2, [pc, #56]	@ (80019d8 <HAL_MspInit+0x44>)
 80019a0:	f043 0301 	orr.w	r3, r3, #1
 80019a4:	6613      	str	r3, [r2, #96]	@ 0x60
 80019a6:	4b0c      	ldr	r3, [pc, #48]	@ (80019d8 <HAL_MspInit+0x44>)
 80019a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019aa:	f003 0301 	and.w	r3, r3, #1
 80019ae:	607b      	str	r3, [r7, #4]
 80019b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019b2:	4b09      	ldr	r3, [pc, #36]	@ (80019d8 <HAL_MspInit+0x44>)
 80019b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019b6:	4a08      	ldr	r2, [pc, #32]	@ (80019d8 <HAL_MspInit+0x44>)
 80019b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80019be:	4b06      	ldr	r3, [pc, #24]	@ (80019d8 <HAL_MspInit+0x44>)
 80019c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019c6:	603b      	str	r3, [r7, #0]
 80019c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80019ca:	f001 f891 	bl	8002af0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ce:	bf00      	nop
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40021000 	.word	0x40021000

080019dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019e0:	bf00      	nop
 80019e2:	e7fd      	b.n	80019e0 <NMI_Handler+0x4>

080019e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019e8:	bf00      	nop
 80019ea:	e7fd      	b.n	80019e8 <HardFault_Handler+0x4>

080019ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019f0:	bf00      	nop
 80019f2:	e7fd      	b.n	80019f0 <MemManage_Handler+0x4>

080019f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019f8:	bf00      	nop
 80019fa:	e7fd      	b.n	80019f8 <BusFault_Handler+0x4>

080019fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a00:	bf00      	nop
 8001a02:	e7fd      	b.n	8001a00 <UsageFault_Handler+0x4>

08001a04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a08:	bf00      	nop
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr

08001a12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a12:	b480      	push	{r7}
 8001a14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a16:	bf00      	nop
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr

08001a20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a24:	bf00      	nop
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr

08001a2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a32:	f000 fce1 	bl	80023f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a36:	bf00      	nop
 8001a38:	bd80      	pop	{r7, pc}
	...

08001a3c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001a40:	4b06      	ldr	r3, [pc, #24]	@ (8001a5c <SystemInit+0x20>)
 8001a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a46:	4a05      	ldr	r2, [pc, #20]	@ (8001a5c <SystemInit+0x20>)
 8001a48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a50:	bf00      	nop
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	e000ed00 	.word	0xe000ed00

08001a60 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b08c      	sub	sp, #48	@ 0x30
 8001a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a66:	f107 030c 	add.w	r3, r7, #12
 8001a6a:	2224      	movs	r2, #36	@ 0x24
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f003 ff1c 	bl	80058ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a74:	463b      	mov	r3, r7
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	605a      	str	r2, [r3, #4]
 8001a7c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a7e:	4b23      	ldr	r3, [pc, #140]	@ (8001b0c <MX_TIM1_Init+0xac>)
 8001a80:	4a23      	ldr	r2, [pc, #140]	@ (8001b10 <MX_TIM1_Init+0xb0>)
 8001a82:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001a84:	4b21      	ldr	r3, [pc, #132]	@ (8001b0c <MX_TIM1_Init+0xac>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a8a:	4b20      	ldr	r3, [pc, #128]	@ (8001b0c <MX_TIM1_Init+0xac>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001a90:	4b1e      	ldr	r3, [pc, #120]	@ (8001b0c <MX_TIM1_Init+0xac>)
 8001a92:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a96:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a98:	4b1c      	ldr	r3, [pc, #112]	@ (8001b0c <MX_TIM1_Init+0xac>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a9e:	4b1b      	ldr	r3, [pc, #108]	@ (8001b0c <MX_TIM1_Init+0xac>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aa4:	4b19      	ldr	r3, [pc, #100]	@ (8001b0c <MX_TIM1_Init+0xac>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001aba:	2300      	movs	r3, #0
 8001abc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001aca:	2300      	movs	r3, #0
 8001acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001ace:	f107 030c 	add.w	r3, r7, #12
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	480d      	ldr	r0, [pc, #52]	@ (8001b0c <MX_TIM1_Init+0xac>)
 8001ad6:	f002 f979 	bl	8003dcc <HAL_TIM_Encoder_Init>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8001ae0:	f7ff fb3c 	bl	800115c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aec:	2300      	movs	r3, #0
 8001aee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001af0:	463b      	mov	r3, r7
 8001af2:	4619      	mov	r1, r3
 8001af4:	4805      	ldr	r0, [pc, #20]	@ (8001b0c <MX_TIM1_Init+0xac>)
 8001af6:	f002 ffd5 	bl	8004aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001b00:	f7ff fb2c 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001b04:	bf00      	nop
 8001b06:	3730      	adds	r7, #48	@ 0x30
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	20000080 	.word	0x20000080
 8001b10:	40012c00 	.word	0x40012c00

08001b14 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b08a      	sub	sp, #40	@ 0x28
 8001b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b1a:	f107 031c 	add.w	r3, r7, #28
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	605a      	str	r2, [r3, #4]
 8001b24:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b26:	463b      	mov	r3, r7
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	605a      	str	r2, [r3, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	60da      	str	r2, [r3, #12]
 8001b32:	611a      	str	r2, [r3, #16]
 8001b34:	615a      	str	r2, [r3, #20]
 8001b36:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b38:	4b27      	ldr	r3, [pc, #156]	@ (8001bd8 <MX_TIM2_Init+0xc4>)
 8001b3a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b3e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001b40:	4b25      	ldr	r3, [pc, #148]	@ (8001bd8 <MX_TIM2_Init+0xc4>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b46:	4b24      	ldr	r3, [pc, #144]	@ (8001bd8 <MX_TIM2_Init+0xc4>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001b4c:	4b22      	ldr	r3, [pc, #136]	@ (8001bd8 <MX_TIM2_Init+0xc4>)
 8001b4e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b52:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b54:	4b20      	ldr	r3, [pc, #128]	@ (8001bd8 <MX_TIM2_Init+0xc4>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b5a:	4b1f      	ldr	r3, [pc, #124]	@ (8001bd8 <MX_TIM2_Init+0xc4>)
 8001b5c:	2280      	movs	r2, #128	@ 0x80
 8001b5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001b60:	481d      	ldr	r0, [pc, #116]	@ (8001bd8 <MX_TIM2_Init+0xc4>)
 8001b62:	f001 ffc9 	bl	8003af8 <HAL_TIM_PWM_Init>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001b6c:	f7ff faf6 	bl	800115c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b70:	2300      	movs	r3, #0
 8001b72:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b74:	2300      	movs	r3, #0
 8001b76:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b78:	f107 031c 	add.w	r3, r7, #28
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4816      	ldr	r0, [pc, #88]	@ (8001bd8 <MX_TIM2_Init+0xc4>)
 8001b80:	f002 ff90 	bl	8004aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001b8a:	f7ff fae7 	bl	800115c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b8e:	2360      	movs	r3, #96	@ 0x60
 8001b90:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001b92:	2300      	movs	r3, #0
 8001b94:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b96:	2300      	movs	r3, #0
 8001b98:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001b9e:	463b      	mov	r3, r7
 8001ba0:	2208      	movs	r2, #8
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	480c      	ldr	r0, [pc, #48]	@ (8001bd8 <MX_TIM2_Init+0xc4>)
 8001ba6:	f002 fa65 	bl	8004074 <HAL_TIM_PWM_ConfigChannel>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001bb0:	f7ff fad4 	bl	800115c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001bb4:	463b      	mov	r3, r7
 8001bb6:	220c      	movs	r2, #12
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4807      	ldr	r0, [pc, #28]	@ (8001bd8 <MX_TIM2_Init+0xc4>)
 8001bbc:	f002 fa5a 	bl	8004074 <HAL_TIM_PWM_ConfigChannel>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8001bc6:	f7ff fac9 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001bca:	4803      	ldr	r0, [pc, #12]	@ (8001bd8 <MX_TIM2_Init+0xc4>)
 8001bcc:	f000 fa7c 	bl	80020c8 <HAL_TIM_MspPostInit>

}
 8001bd0:	bf00      	nop
 8001bd2:	3728      	adds	r7, #40	@ 0x28
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	200000cc 	.word	0x200000cc

08001bdc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08a      	sub	sp, #40	@ 0x28
 8001be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001be2:	f107 031c 	add.w	r3, r7, #28
 8001be6:	2200      	movs	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	605a      	str	r2, [r3, #4]
 8001bec:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bee:	463b      	mov	r3, r7
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	605a      	str	r2, [r3, #4]
 8001bf6:	609a      	str	r2, [r3, #8]
 8001bf8:	60da      	str	r2, [r3, #12]
 8001bfa:	611a      	str	r2, [r3, #16]
 8001bfc:	615a      	str	r2, [r3, #20]
 8001bfe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c00:	4b27      	ldr	r3, [pc, #156]	@ (8001ca0 <MX_TIM3_Init+0xc4>)
 8001c02:	4a28      	ldr	r2, [pc, #160]	@ (8001ca4 <MX_TIM3_Init+0xc8>)
 8001c04:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c06:	4b26      	ldr	r3, [pc, #152]	@ (8001ca0 <MX_TIM3_Init+0xc4>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c0c:	4b24      	ldr	r3, [pc, #144]	@ (8001ca0 <MX_TIM3_Init+0xc4>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001c12:	4b23      	ldr	r3, [pc, #140]	@ (8001ca0 <MX_TIM3_Init+0xc4>)
 8001c14:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c18:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c1a:	4b21      	ldr	r3, [pc, #132]	@ (8001ca0 <MX_TIM3_Init+0xc4>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c20:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca0 <MX_TIM3_Init+0xc4>)
 8001c22:	2280      	movs	r2, #128	@ 0x80
 8001c24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001c26:	481e      	ldr	r0, [pc, #120]	@ (8001ca0 <MX_TIM3_Init+0xc4>)
 8001c28:	f001 ff66 	bl	8003af8 <HAL_TIM_PWM_Init>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001c32:	f7ff fa93 	bl	800115c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c36:	2300      	movs	r3, #0
 8001c38:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c3e:	f107 031c 	add.w	r3, r7, #28
 8001c42:	4619      	mov	r1, r3
 8001c44:	4816      	ldr	r0, [pc, #88]	@ (8001ca0 <MX_TIM3_Init+0xc4>)
 8001c46:	f002 ff2d 	bl	8004aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d001      	beq.n	8001c54 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001c50:	f7ff fa84 	bl	800115c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c54:	2360      	movs	r3, #96	@ 0x60
 8001c56:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c60:	2300      	movs	r3, #0
 8001c62:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c64:	463b      	mov	r3, r7
 8001c66:	2200      	movs	r2, #0
 8001c68:	4619      	mov	r1, r3
 8001c6a:	480d      	ldr	r0, [pc, #52]	@ (8001ca0 <MX_TIM3_Init+0xc4>)
 8001c6c:	f002 fa02 	bl	8004074 <HAL_TIM_PWM_ConfigChannel>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001c76:	f7ff fa71 	bl	800115c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c7a:	463b      	mov	r3, r7
 8001c7c:	220c      	movs	r2, #12
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4807      	ldr	r0, [pc, #28]	@ (8001ca0 <MX_TIM3_Init+0xc4>)
 8001c82:	f002 f9f7 	bl	8004074 <HAL_TIM_PWM_ConfigChannel>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001c8c:	f7ff fa66 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001c90:	4803      	ldr	r0, [pc, #12]	@ (8001ca0 <MX_TIM3_Init+0xc4>)
 8001c92:	f000 fa19 	bl	80020c8 <HAL_TIM_MspPostInit>

}
 8001c96:	bf00      	nop
 8001c98:	3728      	adds	r7, #40	@ 0x28
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	20000118 	.word	0x20000118
 8001ca4:	40000400 	.word	0x40000400

08001ca8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b08c      	sub	sp, #48	@ 0x30
 8001cac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001cae:	f107 030c 	add.w	r3, r7, #12
 8001cb2:	2224      	movs	r2, #36	@ 0x24
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f003 fdf8 	bl	80058ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cbc:	463b      	mov	r3, r7
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	601a      	str	r2, [r3, #0]
 8001cc2:	605a      	str	r2, [r3, #4]
 8001cc4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001cc6:	4b21      	ldr	r3, [pc, #132]	@ (8001d4c <MX_TIM4_Init+0xa4>)
 8001cc8:	4a21      	ldr	r2, [pc, #132]	@ (8001d50 <MX_TIM4_Init+0xa8>)
 8001cca:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001ccc:	4b1f      	ldr	r3, [pc, #124]	@ (8001d4c <MX_TIM4_Init+0xa4>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cd2:	4b1e      	ldr	r3, [pc, #120]	@ (8001d4c <MX_TIM4_Init+0xa4>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001cd8:	4b1c      	ldr	r3, [pc, #112]	@ (8001d4c <MX_TIM4_Init+0xa4>)
 8001cda:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cde:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d4c <MX_TIM4_Init+0xa4>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ce6:	4b19      	ldr	r3, [pc, #100]	@ (8001d4c <MX_TIM4_Init+0xa4>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001cec:	2301      	movs	r3, #1
 8001cee:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d00:	2300      	movs	r3, #0
 8001d02:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d04:	2301      	movs	r3, #1
 8001d06:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001d10:	f107 030c 	add.w	r3, r7, #12
 8001d14:	4619      	mov	r1, r3
 8001d16:	480d      	ldr	r0, [pc, #52]	@ (8001d4c <MX_TIM4_Init+0xa4>)
 8001d18:	f002 f858 	bl	8003dcc <HAL_TIM_Encoder_Init>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001d22:	f7ff fa1b 	bl	800115c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d26:	2300      	movs	r3, #0
 8001d28:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001d2e:	463b      	mov	r3, r7
 8001d30:	4619      	mov	r1, r3
 8001d32:	4806      	ldr	r0, [pc, #24]	@ (8001d4c <MX_TIM4_Init+0xa4>)
 8001d34:	f002 feb6 	bl	8004aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001d3e:	f7ff fa0d 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001d42:	bf00      	nop
 8001d44:	3730      	adds	r7, #48	@ 0x30
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	20000164 	.word	0x20000164
 8001d50:	40000800 	.word	0x40000800

08001d54 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b08c      	sub	sp, #48	@ 0x30
 8001d58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d5a:	f107 030c 	add.w	r3, r7, #12
 8001d5e:	2224      	movs	r2, #36	@ 0x24
 8001d60:	2100      	movs	r1, #0
 8001d62:	4618      	mov	r0, r3
 8001d64:	f003 fda2 	bl	80058ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d68:	463b      	mov	r3, r7
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	601a      	str	r2, [r3, #0]
 8001d6e:	605a      	str	r2, [r3, #4]
 8001d70:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001d72:	4b21      	ldr	r3, [pc, #132]	@ (8001df8 <MX_TIM5_Init+0xa4>)
 8001d74:	4a21      	ldr	r2, [pc, #132]	@ (8001dfc <MX_TIM5_Init+0xa8>)
 8001d76:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001d78:	4b1f      	ldr	r3, [pc, #124]	@ (8001df8 <MX_TIM5_Init+0xa4>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d7e:	4b1e      	ldr	r3, [pc, #120]	@ (8001df8 <MX_TIM5_Init+0xa4>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001d84:	4b1c      	ldr	r3, [pc, #112]	@ (8001df8 <MX_TIM5_Init+0xa4>)
 8001d86:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001d8a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d8c:	4b1a      	ldr	r3, [pc, #104]	@ (8001df8 <MX_TIM5_Init+0xa4>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d92:	4b19      	ldr	r3, [pc, #100]	@ (8001df8 <MX_TIM5_Init+0xa4>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001da0:	2301      	movs	r3, #1
 8001da2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001da4:	2300      	movs	r3, #0
 8001da6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001da8:	2300      	movs	r3, #0
 8001daa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001dac:	2300      	movs	r3, #0
 8001dae:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001db0:	2301      	movs	r3, #1
 8001db2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001db4:	2300      	movs	r3, #0
 8001db6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001db8:	2300      	movs	r3, #0
 8001dba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001dbc:	f107 030c 	add.w	r3, r7, #12
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	480d      	ldr	r0, [pc, #52]	@ (8001df8 <MX_TIM5_Init+0xa4>)
 8001dc4:	f002 f802 	bl	8003dcc <HAL_TIM_Encoder_Init>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8001dce:	f7ff f9c5 	bl	800115c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001dda:	463b      	mov	r3, r7
 8001ddc:	4619      	mov	r1, r3
 8001dde:	4806      	ldr	r0, [pc, #24]	@ (8001df8 <MX_TIM5_Init+0xa4>)
 8001de0:	f002 fe60 	bl	8004aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8001dea:	f7ff f9b7 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001dee:	bf00      	nop
 8001df0:	3730      	adds	r7, #48	@ 0x30
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	200001b0 	.word	0x200001b0
 8001dfc:	40000c00 	.word	0x40000c00

08001e00 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b08c      	sub	sp, #48	@ 0x30
 8001e04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e06:	f107 030c 	add.w	r3, r7, #12
 8001e0a:	2224      	movs	r2, #36	@ 0x24
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f003 fd4c 	bl	80058ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e14:	463b      	mov	r3, r7
 8001e16:	2200      	movs	r2, #0
 8001e18:	601a      	str	r2, [r3, #0]
 8001e1a:	605a      	str	r2, [r3, #4]
 8001e1c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001e1e:	4b23      	ldr	r3, [pc, #140]	@ (8001eac <MX_TIM8_Init+0xac>)
 8001e20:	4a23      	ldr	r2, [pc, #140]	@ (8001eb0 <MX_TIM8_Init+0xb0>)
 8001e22:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001e24:	4b21      	ldr	r3, [pc, #132]	@ (8001eac <MX_TIM8_Init+0xac>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e2a:	4b20      	ldr	r3, [pc, #128]	@ (8001eac <MX_TIM8_Init+0xac>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001e30:	4b1e      	ldr	r3, [pc, #120]	@ (8001eac <MX_TIM8_Init+0xac>)
 8001e32:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e36:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e38:	4b1c      	ldr	r3, [pc, #112]	@ (8001eac <MX_TIM8_Init+0xac>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001e3e:	4b1b      	ldr	r3, [pc, #108]	@ (8001eac <MX_TIM8_Init+0xac>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e44:	4b19      	ldr	r3, [pc, #100]	@ (8001eac <MX_TIM8_Init+0xac>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e52:	2301      	movs	r3, #1
 8001e54:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001e56:	2300      	movs	r3, #0
 8001e58:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001e62:	2301      	movs	r3, #1
 8001e64:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e66:	2300      	movs	r3, #0
 8001e68:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001e6e:	f107 030c 	add.w	r3, r7, #12
 8001e72:	4619      	mov	r1, r3
 8001e74:	480d      	ldr	r0, [pc, #52]	@ (8001eac <MX_TIM8_Init+0xac>)
 8001e76:	f001 ffa9 	bl	8003dcc <HAL_TIM_Encoder_Init>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8001e80:	f7ff f96c 	bl	800115c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e84:	2300      	movs	r3, #0
 8001e86:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001e90:	463b      	mov	r3, r7
 8001e92:	4619      	mov	r1, r3
 8001e94:	4805      	ldr	r0, [pc, #20]	@ (8001eac <MX_TIM8_Init+0xac>)
 8001e96:	f002 fe05 	bl	8004aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001ea0:	f7ff f95c 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001ea4:	bf00      	nop
 8001ea6:	3730      	adds	r7, #48	@ 0x30
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	200001fc 	.word	0x200001fc
 8001eb0:	40013400 	.word	0x40013400

08001eb4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b090      	sub	sp, #64	@ 0x40
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ebc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	605a      	str	r2, [r3, #4]
 8001ec6:	609a      	str	r2, [r3, #8]
 8001ec8:	60da      	str	r2, [r3, #12]
 8001eca:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a5d      	ldr	r2, [pc, #372]	@ (8002048 <HAL_TIM_Encoder_MspInit+0x194>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d128      	bne.n	8001f28 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ed6:	4b5d      	ldr	r3, [pc, #372]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001ed8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eda:	4a5c      	ldr	r2, [pc, #368]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001edc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001ee0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ee2:	4b5a      	ldr	r3, [pc, #360]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001ee4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ee6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001eea:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eee:	4b57      	ldr	r3, [pc, #348]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ef2:	4a56      	ldr	r2, [pc, #344]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001ef4:	f043 0304 	orr.w	r3, r3, #4
 8001ef8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001efa:	4b54      	ldr	r3, [pc, #336]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001efc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001efe:	f003 0304 	and.w	r3, r3, #4
 8001f02:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f06:	2303      	movs	r3, #3
 8001f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f0a:	2302      	movs	r3, #2
 8001f0c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f12:	2300      	movs	r3, #0
 8001f14:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001f16:	2302      	movs	r3, #2
 8001f18:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f1a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f1e:	4619      	mov	r1, r3
 8001f20:	484b      	ldr	r0, [pc, #300]	@ (8002050 <HAL_TIM_Encoder_MspInit+0x19c>)
 8001f22:	f000 fb8d 	bl	8002640 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001f26:	e08a      	b.n	800203e <HAL_TIM_Encoder_MspInit+0x18a>
  else if(tim_encoderHandle->Instance==TIM4)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a49      	ldr	r2, [pc, #292]	@ (8002054 <HAL_TIM_Encoder_MspInit+0x1a0>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d129      	bne.n	8001f86 <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f32:	4b46      	ldr	r3, [pc, #280]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f36:	4a45      	ldr	r2, [pc, #276]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001f38:	f043 0304 	orr.w	r3, r3, #4
 8001f3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f3e:	4b43      	ldr	r3, [pc, #268]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f42:	f003 0304 	and.w	r3, r3, #4
 8001f46:	623b      	str	r3, [r7, #32]
 8001f48:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f4a:	4b40      	ldr	r3, [pc, #256]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001f4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f4e:	4a3f      	ldr	r2, [pc, #252]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001f50:	f043 0308 	orr.w	r3, r3, #8
 8001f54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f56:	4b3d      	ldr	r3, [pc, #244]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f5a:	f003 0308 	and.w	r3, r3, #8
 8001f5e:	61fb      	str	r3, [r7, #28]
 8001f60:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001f62:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f68:	2302      	movs	r3, #2
 8001f6a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f70:	2300      	movs	r3, #0
 8001f72:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001f74:	2302      	movs	r3, #2
 8001f76:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f78:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	4836      	ldr	r0, [pc, #216]	@ (8002058 <HAL_TIM_Encoder_MspInit+0x1a4>)
 8001f80:	f000 fb5e 	bl	8002640 <HAL_GPIO_Init>
}
 8001f84:	e05b      	b.n	800203e <HAL_TIM_Encoder_MspInit+0x18a>
  else if(tim_encoderHandle->Instance==TIM5)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a34      	ldr	r2, [pc, #208]	@ (800205c <HAL_TIM_Encoder_MspInit+0x1a8>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d129      	bne.n	8001fe4 <HAL_TIM_Encoder_MspInit+0x130>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001f90:	4b2e      	ldr	r3, [pc, #184]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001f92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f94:	4a2d      	ldr	r2, [pc, #180]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001f96:	f043 0308 	orr.w	r3, r3, #8
 8001f9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f9c:	4b2b      	ldr	r3, [pc, #172]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001f9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fa0:	f003 0308 	and.w	r3, r3, #8
 8001fa4:	61bb      	str	r3, [r7, #24]
 8001fa6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fa8:	4b28      	ldr	r3, [pc, #160]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001faa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fac:	4a27      	ldr	r2, [pc, #156]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001fae:	f043 0301 	orr.w	r3, r3, #1
 8001fb2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fb4:	4b25      	ldr	r3, [pc, #148]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001fb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fb8:	f003 0301 	and.w	r3, r3, #1
 8001fbc:	617b      	str	r3, [r7, #20]
 8001fbe:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001fd8:	4619      	mov	r1, r3
 8001fda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fde:	f000 fb2f 	bl	8002640 <HAL_GPIO_Init>
}
 8001fe2:	e02c      	b.n	800203e <HAL_TIM_Encoder_MspInit+0x18a>
  else if(tim_encoderHandle->Instance==TIM8)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a1d      	ldr	r2, [pc, #116]	@ (8002060 <HAL_TIM_Encoder_MspInit+0x1ac>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d127      	bne.n	800203e <HAL_TIM_Encoder_MspInit+0x18a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001fee:	4b17      	ldr	r3, [pc, #92]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001ff0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ff2:	4a16      	ldr	r2, [pc, #88]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001ff4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001ff8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ffa:	4b14      	ldr	r3, [pc, #80]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8001ffc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ffe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002002:	613b      	str	r3, [r7, #16]
 8002004:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002006:	4b11      	ldr	r3, [pc, #68]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8002008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800200a:	4a10      	ldr	r2, [pc, #64]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 800200c:	f043 0304 	orr.w	r3, r3, #4
 8002010:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002012:	4b0e      	ldr	r3, [pc, #56]	@ (800204c <HAL_TIM_Encoder_MspInit+0x198>)
 8002014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002016:	f003 0304 	and.w	r3, r3, #4
 800201a:	60fb      	str	r3, [r7, #12]
 800201c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800201e:	23c0      	movs	r3, #192	@ 0xc0
 8002020:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002022:	2302      	movs	r3, #2
 8002024:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002026:	2300      	movs	r3, #0
 8002028:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800202a:	2300      	movs	r3, #0
 800202c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800202e:	2304      	movs	r3, #4
 8002030:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002032:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002036:	4619      	mov	r1, r3
 8002038:	4805      	ldr	r0, [pc, #20]	@ (8002050 <HAL_TIM_Encoder_MspInit+0x19c>)
 800203a:	f000 fb01 	bl	8002640 <HAL_GPIO_Init>
}
 800203e:	bf00      	nop
 8002040:	3740      	adds	r7, #64	@ 0x40
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40012c00 	.word	0x40012c00
 800204c:	40021000 	.word	0x40021000
 8002050:	48000800 	.word	0x48000800
 8002054:	40000800 	.word	0x40000800
 8002058:	48000c00 	.word	0x48000c00
 800205c:	40000c00 	.word	0x40000c00
 8002060:	40013400 	.word	0x40013400

08002064 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002074:	d10c      	bne.n	8002090 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002076:	4b12      	ldr	r3, [pc, #72]	@ (80020c0 <HAL_TIM_PWM_MspInit+0x5c>)
 8002078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800207a:	4a11      	ldr	r2, [pc, #68]	@ (80020c0 <HAL_TIM_PWM_MspInit+0x5c>)
 800207c:	f043 0301 	orr.w	r3, r3, #1
 8002080:	6593      	str	r3, [r2, #88]	@ 0x58
 8002082:	4b0f      	ldr	r3, [pc, #60]	@ (80020c0 <HAL_TIM_PWM_MspInit+0x5c>)
 8002084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	60fb      	str	r3, [r7, #12]
 800208c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800208e:	e010      	b.n	80020b2 <HAL_TIM_PWM_MspInit+0x4e>
  else if(tim_pwmHandle->Instance==TIM3)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a0b      	ldr	r2, [pc, #44]	@ (80020c4 <HAL_TIM_PWM_MspInit+0x60>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d10b      	bne.n	80020b2 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800209a:	4b09      	ldr	r3, [pc, #36]	@ (80020c0 <HAL_TIM_PWM_MspInit+0x5c>)
 800209c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800209e:	4a08      	ldr	r2, [pc, #32]	@ (80020c0 <HAL_TIM_PWM_MspInit+0x5c>)
 80020a0:	f043 0302 	orr.w	r3, r3, #2
 80020a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80020a6:	4b06      	ldr	r3, [pc, #24]	@ (80020c0 <HAL_TIM_PWM_MspInit+0x5c>)
 80020a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020aa:	f003 0302 	and.w	r3, r3, #2
 80020ae:	60bb      	str	r3, [r7, #8]
 80020b0:	68bb      	ldr	r3, [r7, #8]
}
 80020b2:	bf00      	nop
 80020b4:	3714      	adds	r7, #20
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
 80020be:	bf00      	nop
 80020c0:	40021000 	.word	0x40021000
 80020c4:	40000400 	.word	0x40000400

080020c8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b08a      	sub	sp, #40	@ 0x28
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d0:	f107 0314 	add.w	r3, r7, #20
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	605a      	str	r2, [r3, #4]
 80020da:	609a      	str	r2, [r3, #8]
 80020dc:	60da      	str	r2, [r3, #12]
 80020de:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020e8:	d139      	bne.n	800215e <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ea:	4b2f      	ldr	r3, [pc, #188]	@ (80021a8 <HAL_TIM_MspPostInit+0xe0>)
 80020ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ee:	4a2e      	ldr	r2, [pc, #184]	@ (80021a8 <HAL_TIM_MspPostInit+0xe0>)
 80020f0:	f043 0301 	orr.w	r3, r3, #1
 80020f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020f6:	4b2c      	ldr	r3, [pc, #176]	@ (80021a8 <HAL_TIM_MspPostInit+0xe0>)
 80020f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020fa:	f003 0301 	and.w	r3, r3, #1
 80020fe:	613b      	str	r3, [r7, #16]
 8002100:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002102:	4b29      	ldr	r3, [pc, #164]	@ (80021a8 <HAL_TIM_MspPostInit+0xe0>)
 8002104:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002106:	4a28      	ldr	r2, [pc, #160]	@ (80021a8 <HAL_TIM_MspPostInit+0xe0>)
 8002108:	f043 0308 	orr.w	r3, r3, #8
 800210c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800210e:	4b26      	ldr	r3, [pc, #152]	@ (80021a8 <HAL_TIM_MspPostInit+0xe0>)
 8002110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002112:	f003 0308 	and.w	r3, r3, #8
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    PD7     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = RL_PWM_Pin;
 800211a:	2308      	movs	r3, #8
 800211c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211e:	2302      	movs	r3, #2
 8002120:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002122:	2300      	movs	r3, #0
 8002124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002126:	2300      	movs	r3, #0
 8002128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800212a:	2301      	movs	r3, #1
 800212c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(RL_PWM_GPIO_Port, &GPIO_InitStruct);
 800212e:	f107 0314 	add.w	r3, r7, #20
 8002132:	4619      	mov	r1, r3
 8002134:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002138:	f000 fa82 	bl	8002640 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RR_PWM_Pin;
 800213c:	2380      	movs	r3, #128	@ 0x80
 800213e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002140:	2302      	movs	r3, #2
 8002142:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002144:	2300      	movs	r3, #0
 8002146:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002148:	2300      	movs	r3, #0
 800214a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800214c:	2302      	movs	r3, #2
 800214e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(RR_PWM_GPIO_Port, &GPIO_InitStruct);
 8002150:	f107 0314 	add.w	r3, r7, #20
 8002154:	4619      	mov	r1, r3
 8002156:	4815      	ldr	r0, [pc, #84]	@ (80021ac <HAL_TIM_MspPostInit+0xe4>)
 8002158:	f000 fa72 	bl	8002640 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800215c:	e020      	b.n	80021a0 <HAL_TIM_MspPostInit+0xd8>
  else if(timHandle->Instance==TIM3)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a13      	ldr	r2, [pc, #76]	@ (80021b0 <HAL_TIM_MspPostInit+0xe8>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d11b      	bne.n	80021a0 <HAL_TIM_MspPostInit+0xd8>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002168:	4b0f      	ldr	r3, [pc, #60]	@ (80021a8 <HAL_TIM_MspPostInit+0xe0>)
 800216a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800216c:	4a0e      	ldr	r2, [pc, #56]	@ (80021a8 <HAL_TIM_MspPostInit+0xe0>)
 800216e:	f043 0310 	orr.w	r3, r3, #16
 8002172:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002174:	4b0c      	ldr	r3, [pc, #48]	@ (80021a8 <HAL_TIM_MspPostInit+0xe0>)
 8002176:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002178:	f003 0310 	and.w	r3, r3, #16
 800217c:	60bb      	str	r3, [r7, #8]
 800217e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = FR_PWM_Pin|FL_PWM_Pin;
 8002180:	2324      	movs	r3, #36	@ 0x24
 8002182:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002184:	2302      	movs	r3, #2
 8002186:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002188:	2300      	movs	r3, #0
 800218a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800218c:	2300      	movs	r3, #0
 800218e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002190:	2302      	movs	r3, #2
 8002192:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002194:	f107 0314 	add.w	r3, r7, #20
 8002198:	4619      	mov	r1, r3
 800219a:	4806      	ldr	r0, [pc, #24]	@ (80021b4 <HAL_TIM_MspPostInit+0xec>)
 800219c:	f000 fa50 	bl	8002640 <HAL_GPIO_Init>
}
 80021a0:	bf00      	nop
 80021a2:	3728      	adds	r7, #40	@ 0x28
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	40021000 	.word	0x40021000
 80021ac:	48000c00 	.word	0x48000c00
 80021b0:	40000400 	.word	0x40000400
 80021b4:	48001000 	.word	0x48001000

080021b8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021bc:	4b22      	ldr	r3, [pc, #136]	@ (8002248 <MX_USART1_UART_Init+0x90>)
 80021be:	4a23      	ldr	r2, [pc, #140]	@ (800224c <MX_USART1_UART_Init+0x94>)
 80021c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80021c2:	4b21      	ldr	r3, [pc, #132]	@ (8002248 <MX_USART1_UART_Init+0x90>)
 80021c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80021c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021ca:	4b1f      	ldr	r3, [pc, #124]	@ (8002248 <MX_USART1_UART_Init+0x90>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002248 <MX_USART1_UART_Init+0x90>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002248 <MX_USART1_UART_Init+0x90>)
 80021d8:	2200      	movs	r2, #0
 80021da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002248 <MX_USART1_UART_Init+0x90>)
 80021de:	220c      	movs	r2, #12
 80021e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021e2:	4b19      	ldr	r3, [pc, #100]	@ (8002248 <MX_USART1_UART_Init+0x90>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021e8:	4b17      	ldr	r3, [pc, #92]	@ (8002248 <MX_USART1_UART_Init+0x90>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021ee:	4b16      	ldr	r3, [pc, #88]	@ (8002248 <MX_USART1_UART_Init+0x90>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80021f4:	4b14      	ldr	r3, [pc, #80]	@ (8002248 <MX_USART1_UART_Init+0x90>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021fa:	4b13      	ldr	r3, [pc, #76]	@ (8002248 <MX_USART1_UART_Init+0x90>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002200:	4811      	ldr	r0, [pc, #68]	@ (8002248 <MX_USART1_UART_Init+0x90>)
 8002202:	f002 fce5 	bl	8004bd0 <HAL_UART_Init>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800220c:	f7fe ffa6 	bl	800115c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002210:	2100      	movs	r1, #0
 8002212:	480d      	ldr	r0, [pc, #52]	@ (8002248 <MX_USART1_UART_Init+0x90>)
 8002214:	f003 fa80 	bl	8005718 <HAL_UARTEx_SetTxFifoThreshold>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800221e:	f7fe ff9d 	bl	800115c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002222:	2100      	movs	r1, #0
 8002224:	4808      	ldr	r0, [pc, #32]	@ (8002248 <MX_USART1_UART_Init+0x90>)
 8002226:	f003 fab5 	bl	8005794 <HAL_UARTEx_SetRxFifoThreshold>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002230:	f7fe ff94 	bl	800115c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002234:	4804      	ldr	r0, [pc, #16]	@ (8002248 <MX_USART1_UART_Init+0x90>)
 8002236:	f003 fa36 	bl	80056a6 <HAL_UARTEx_DisableFifoMode>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d001      	beq.n	8002244 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002240:	f7fe ff8c 	bl	800115c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002244:	bf00      	nop
 8002246:	bd80      	pop	{r7, pc}
 8002248:	20000248 	.word	0x20000248
 800224c:	40013800 	.word	0x40013800

08002250 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b09e      	sub	sp, #120	@ 0x78
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002258:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800225c:	2200      	movs	r2, #0
 800225e:	601a      	str	r2, [r3, #0]
 8002260:	605a      	str	r2, [r3, #4]
 8002262:	609a      	str	r2, [r3, #8]
 8002264:	60da      	str	r2, [r3, #12]
 8002266:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002268:	f107 0310 	add.w	r3, r7, #16
 800226c:	2254      	movs	r2, #84	@ 0x54
 800226e:	2100      	movs	r1, #0
 8002270:	4618      	mov	r0, r3
 8002272:	f003 fb1b 	bl	80058ac <memset>
  if(uartHandle->Instance==USART1)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a1e      	ldr	r2, [pc, #120]	@ (80022f4 <HAL_UART_MspInit+0xa4>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d135      	bne.n	80022ec <HAL_UART_MspInit+0x9c>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002280:	2301      	movs	r3, #1
 8002282:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002284:	2300      	movs	r3, #0
 8002286:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002288:	f107 0310 	add.w	r3, r7, #16
 800228c:	4618      	mov	r0, r3
 800228e:	f001 f96d 	bl	800356c <HAL_RCCEx_PeriphCLKConfig>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002298:	f7fe ff60 	bl	800115c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800229c:	4b16      	ldr	r3, [pc, #88]	@ (80022f8 <HAL_UART_MspInit+0xa8>)
 800229e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022a0:	4a15      	ldr	r2, [pc, #84]	@ (80022f8 <HAL_UART_MspInit+0xa8>)
 80022a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022a6:	6613      	str	r3, [r2, #96]	@ 0x60
 80022a8:	4b13      	ldr	r3, [pc, #76]	@ (80022f8 <HAL_UART_MspInit+0xa8>)
 80022aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022b0:	60fb      	str	r3, [r7, #12]
 80022b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022b4:	4b10      	ldr	r3, [pc, #64]	@ (80022f8 <HAL_UART_MspInit+0xa8>)
 80022b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b8:	4a0f      	ldr	r2, [pc, #60]	@ (80022f8 <HAL_UART_MspInit+0xa8>)
 80022ba:	f043 0304 	orr.w	r3, r3, #4
 80022be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022c0:	4b0d      	ldr	r3, [pc, #52]	@ (80022f8 <HAL_UART_MspInit+0xa8>)
 80022c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022c4:	f003 0304 	and.w	r3, r3, #4
 80022c8:	60bb      	str	r3, [r7, #8]
 80022ca:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80022cc:	2330      	movs	r3, #48	@ 0x30
 80022ce:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d0:	2302      	movs	r3, #2
 80022d2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d4:	2300      	movs	r3, #0
 80022d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d8:	2300      	movs	r3, #0
 80022da:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80022dc:	2307      	movs	r3, #7
 80022de:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022e0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80022e4:	4619      	mov	r1, r3
 80022e6:	4805      	ldr	r0, [pc, #20]	@ (80022fc <HAL_UART_MspInit+0xac>)
 80022e8:	f000 f9aa 	bl	8002640 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80022ec:	bf00      	nop
 80022ee:	3778      	adds	r7, #120	@ 0x78
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	40013800 	.word	0x40013800
 80022f8:	40021000 	.word	0x40021000
 80022fc:	48000800 	.word	0x48000800

08002300 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002300:	480d      	ldr	r0, [pc, #52]	@ (8002338 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002302:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002304:	f7ff fb9a 	bl	8001a3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002308:	480c      	ldr	r0, [pc, #48]	@ (800233c <LoopForever+0x6>)
  ldr r1, =_edata
 800230a:	490d      	ldr	r1, [pc, #52]	@ (8002340 <LoopForever+0xa>)
  ldr r2, =_sidata
 800230c:	4a0d      	ldr	r2, [pc, #52]	@ (8002344 <LoopForever+0xe>)
  movs r3, #0
 800230e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002310:	e002      	b.n	8002318 <LoopCopyDataInit>

08002312 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002312:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002314:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002316:	3304      	adds	r3, #4

08002318 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002318:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800231a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800231c:	d3f9      	bcc.n	8002312 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800231e:	4a0a      	ldr	r2, [pc, #40]	@ (8002348 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002320:	4c0a      	ldr	r4, [pc, #40]	@ (800234c <LoopForever+0x16>)
  movs r3, #0
 8002322:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002324:	e001      	b.n	800232a <LoopFillZerobss>

08002326 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002326:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002328:	3204      	adds	r2, #4

0800232a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800232a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800232c:	d3fb      	bcc.n	8002326 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800232e:	f003 fac5 	bl	80058bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002332:	f7fe fdd9 	bl	8000ee8 <main>

08002336 <LoopForever>:

LoopForever:
    b LoopForever
 8002336:	e7fe      	b.n	8002336 <LoopForever>
  ldr   r0, =_estack
 8002338:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800233c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002340:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002344:	0800596c 	.word	0x0800596c
  ldr r2, =_sbss
 8002348:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800234c:	200002e0 	.word	0x200002e0

08002350 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002350:	e7fe      	b.n	8002350 <ADC1_2_IRQHandler>

08002352 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002352:	b580      	push	{r7, lr}
 8002354:	b082      	sub	sp, #8
 8002356:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002358:	2300      	movs	r3, #0
 800235a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800235c:	2003      	movs	r0, #3
 800235e:	f000 f93d 	bl	80025dc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002362:	200f      	movs	r0, #15
 8002364:	f000 f80e 	bl	8002384 <HAL_InitTick>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d002      	beq.n	8002374 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	71fb      	strb	r3, [r7, #7]
 8002372:	e001      	b.n	8002378 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002374:	f7ff fb0e 	bl	8001994 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002378:	79fb      	ldrb	r3, [r7, #7]

}
 800237a:	4618      	mov	r0, r3
 800237c:	3708      	adds	r7, #8
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
	...

08002384 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800238c:	2300      	movs	r3, #0
 800238e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002390:	4b16      	ldr	r3, [pc, #88]	@ (80023ec <HAL_InitTick+0x68>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d022      	beq.n	80023de <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002398:	4b15      	ldr	r3, [pc, #84]	@ (80023f0 <HAL_InitTick+0x6c>)
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	4b13      	ldr	r3, [pc, #76]	@ (80023ec <HAL_InitTick+0x68>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80023a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80023a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ac:	4618      	mov	r0, r3
 80023ae:	f000 f93a 	bl	8002626 <HAL_SYSTICK_Config>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d10f      	bne.n	80023d8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2b0f      	cmp	r3, #15
 80023bc:	d809      	bhi.n	80023d2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023be:	2200      	movs	r2, #0
 80023c0:	6879      	ldr	r1, [r7, #4]
 80023c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80023c6:	f000 f914 	bl	80025f2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80023ca:	4a0a      	ldr	r2, [pc, #40]	@ (80023f4 <HAL_InitTick+0x70>)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6013      	str	r3, [r2, #0]
 80023d0:	e007      	b.n	80023e2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	73fb      	strb	r3, [r7, #15]
 80023d6:	e004      	b.n	80023e2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	73fb      	strb	r3, [r7, #15]
 80023dc:	e001      	b.n	80023e2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80023e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3710      	adds	r7, #16
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	20000008 	.word	0x20000008
 80023f0:	20000000 	.word	0x20000000
 80023f4:	20000004 	.word	0x20000004

080023f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023fc:	4b05      	ldr	r3, [pc, #20]	@ (8002414 <HAL_IncTick+0x1c>)
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	4b05      	ldr	r3, [pc, #20]	@ (8002418 <HAL_IncTick+0x20>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4413      	add	r3, r2
 8002406:	4a03      	ldr	r2, [pc, #12]	@ (8002414 <HAL_IncTick+0x1c>)
 8002408:	6013      	str	r3, [r2, #0]
}
 800240a:	bf00      	nop
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr
 8002414:	200002dc 	.word	0x200002dc
 8002418:	20000008 	.word	0x20000008

0800241c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  return uwTick;
 8002420:	4b03      	ldr	r3, [pc, #12]	@ (8002430 <HAL_GetTick+0x14>)
 8002422:	681b      	ldr	r3, [r3, #0]
}
 8002424:	4618      	mov	r0, r3
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	200002dc 	.word	0x200002dc

08002434 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800243c:	f7ff ffee 	bl	800241c <HAL_GetTick>
 8002440:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800244c:	d004      	beq.n	8002458 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800244e:	4b09      	ldr	r3, [pc, #36]	@ (8002474 <HAL_Delay+0x40>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	68fa      	ldr	r2, [r7, #12]
 8002454:	4413      	add	r3, r2
 8002456:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002458:	bf00      	nop
 800245a:	f7ff ffdf 	bl	800241c <HAL_GetTick>
 800245e:	4602      	mov	r2, r0
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	68fa      	ldr	r2, [r7, #12]
 8002466:	429a      	cmp	r2, r3
 8002468:	d8f7      	bhi.n	800245a <HAL_Delay+0x26>
  {
  }
}
 800246a:	bf00      	nop
 800246c:	bf00      	nop
 800246e:	3710      	adds	r7, #16
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	20000008 	.word	0x20000008

08002478 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002478:	b480      	push	{r7}
 800247a:	b085      	sub	sp, #20
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f003 0307 	and.w	r3, r3, #7
 8002486:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002488:	4b0c      	ldr	r3, [pc, #48]	@ (80024bc <__NVIC_SetPriorityGrouping+0x44>)
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800248e:	68ba      	ldr	r2, [r7, #8]
 8002490:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002494:	4013      	ands	r3, r2
 8002496:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024aa:	4a04      	ldr	r2, [pc, #16]	@ (80024bc <__NVIC_SetPriorityGrouping+0x44>)
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	60d3      	str	r3, [r2, #12]
}
 80024b0:	bf00      	nop
 80024b2:	3714      	adds	r7, #20
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr
 80024bc:	e000ed00 	.word	0xe000ed00

080024c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024c4:	4b04      	ldr	r3, [pc, #16]	@ (80024d8 <__NVIC_GetPriorityGrouping+0x18>)
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	0a1b      	lsrs	r3, r3, #8
 80024ca:	f003 0307 	and.w	r3, r3, #7
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr
 80024d8:	e000ed00 	.word	0xe000ed00

080024dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	4603      	mov	r3, r0
 80024e4:	6039      	str	r1, [r7, #0]
 80024e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	db0a      	blt.n	8002506 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	b2da      	uxtb	r2, r3
 80024f4:	490c      	ldr	r1, [pc, #48]	@ (8002528 <__NVIC_SetPriority+0x4c>)
 80024f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fa:	0112      	lsls	r2, r2, #4
 80024fc:	b2d2      	uxtb	r2, r2
 80024fe:	440b      	add	r3, r1
 8002500:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002504:	e00a      	b.n	800251c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	b2da      	uxtb	r2, r3
 800250a:	4908      	ldr	r1, [pc, #32]	@ (800252c <__NVIC_SetPriority+0x50>)
 800250c:	79fb      	ldrb	r3, [r7, #7]
 800250e:	f003 030f 	and.w	r3, r3, #15
 8002512:	3b04      	subs	r3, #4
 8002514:	0112      	lsls	r2, r2, #4
 8002516:	b2d2      	uxtb	r2, r2
 8002518:	440b      	add	r3, r1
 800251a:	761a      	strb	r2, [r3, #24]
}
 800251c:	bf00      	nop
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr
 8002528:	e000e100 	.word	0xe000e100
 800252c:	e000ed00 	.word	0xe000ed00

08002530 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002530:	b480      	push	{r7}
 8002532:	b089      	sub	sp, #36	@ 0x24
 8002534:	af00      	add	r7, sp, #0
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	60b9      	str	r1, [r7, #8]
 800253a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	f003 0307 	and.w	r3, r3, #7
 8002542:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	f1c3 0307 	rsb	r3, r3, #7
 800254a:	2b04      	cmp	r3, #4
 800254c:	bf28      	it	cs
 800254e:	2304      	movcs	r3, #4
 8002550:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	3304      	adds	r3, #4
 8002556:	2b06      	cmp	r3, #6
 8002558:	d902      	bls.n	8002560 <NVIC_EncodePriority+0x30>
 800255a:	69fb      	ldr	r3, [r7, #28]
 800255c:	3b03      	subs	r3, #3
 800255e:	e000      	b.n	8002562 <NVIC_EncodePriority+0x32>
 8002560:	2300      	movs	r3, #0
 8002562:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002564:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002568:	69bb      	ldr	r3, [r7, #24]
 800256a:	fa02 f303 	lsl.w	r3, r2, r3
 800256e:	43da      	mvns	r2, r3
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	401a      	ands	r2, r3
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002578:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	fa01 f303 	lsl.w	r3, r1, r3
 8002582:	43d9      	mvns	r1, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002588:	4313      	orrs	r3, r2
         );
}
 800258a:	4618      	mov	r0, r3
 800258c:	3724      	adds	r7, #36	@ 0x24
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
	...

08002598 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	3b01      	subs	r3, #1
 80025a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025a8:	d301      	bcc.n	80025ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025aa:	2301      	movs	r3, #1
 80025ac:	e00f      	b.n	80025ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025ae:	4a0a      	ldr	r2, [pc, #40]	@ (80025d8 <SysTick_Config+0x40>)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	3b01      	subs	r3, #1
 80025b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025b6:	210f      	movs	r1, #15
 80025b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80025bc:	f7ff ff8e 	bl	80024dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025c0:	4b05      	ldr	r3, [pc, #20]	@ (80025d8 <SysTick_Config+0x40>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025c6:	4b04      	ldr	r3, [pc, #16]	@ (80025d8 <SysTick_Config+0x40>)
 80025c8:	2207      	movs	r2, #7
 80025ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025cc:	2300      	movs	r3, #0
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3708      	adds	r7, #8
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	e000e010 	.word	0xe000e010

080025dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f7ff ff47 	bl	8002478 <__NVIC_SetPriorityGrouping>
}
 80025ea:	bf00      	nop
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b086      	sub	sp, #24
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	4603      	mov	r3, r0
 80025fa:	60b9      	str	r1, [r7, #8]
 80025fc:	607a      	str	r2, [r7, #4]
 80025fe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002600:	f7ff ff5e 	bl	80024c0 <__NVIC_GetPriorityGrouping>
 8002604:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	68b9      	ldr	r1, [r7, #8]
 800260a:	6978      	ldr	r0, [r7, #20]
 800260c:	f7ff ff90 	bl	8002530 <NVIC_EncodePriority>
 8002610:	4602      	mov	r2, r0
 8002612:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002616:	4611      	mov	r1, r2
 8002618:	4618      	mov	r0, r3
 800261a:	f7ff ff5f 	bl	80024dc <__NVIC_SetPriority>
}
 800261e:	bf00      	nop
 8002620:	3718      	adds	r7, #24
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}

08002626 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002626:	b580      	push	{r7, lr}
 8002628:	b082      	sub	sp, #8
 800262a:	af00      	add	r7, sp, #0
 800262c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f7ff ffb2 	bl	8002598 <SysTick_Config>
 8002634:	4603      	mov	r3, r0
}
 8002636:	4618      	mov	r0, r3
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
	...

08002640 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002640:	b480      	push	{r7}
 8002642:	b087      	sub	sp, #28
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800264a:	2300      	movs	r3, #0
 800264c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800264e:	e15a      	b.n	8002906 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	2101      	movs	r1, #1
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	fa01 f303 	lsl.w	r3, r1, r3
 800265c:	4013      	ands	r3, r2
 800265e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2b00      	cmp	r3, #0
 8002664:	f000 814c 	beq.w	8002900 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f003 0303 	and.w	r3, r3, #3
 8002670:	2b01      	cmp	r3, #1
 8002672:	d005      	beq.n	8002680 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800267c:	2b02      	cmp	r3, #2
 800267e:	d130      	bne.n	80026e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	005b      	lsls	r3, r3, #1
 800268a:	2203      	movs	r2, #3
 800268c:	fa02 f303 	lsl.w	r3, r2, r3
 8002690:	43db      	mvns	r3, r3
 8002692:	693a      	ldr	r2, [r7, #16]
 8002694:	4013      	ands	r3, r2
 8002696:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	68da      	ldr	r2, [r3, #12]
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	005b      	lsls	r3, r3, #1
 80026a0:	fa02 f303 	lsl.w	r3, r2, r3
 80026a4:	693a      	ldr	r2, [r7, #16]
 80026a6:	4313      	orrs	r3, r2
 80026a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	693a      	ldr	r2, [r7, #16]
 80026ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80026b6:	2201      	movs	r2, #1
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	fa02 f303 	lsl.w	r3, r2, r3
 80026be:	43db      	mvns	r3, r3
 80026c0:	693a      	ldr	r2, [r7, #16]
 80026c2:	4013      	ands	r3, r2
 80026c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	091b      	lsrs	r3, r3, #4
 80026cc:	f003 0201 	and.w	r2, r3, #1
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	fa02 f303 	lsl.w	r3, r2, r3
 80026d6:	693a      	ldr	r2, [r7, #16]
 80026d8:	4313      	orrs	r3, r2
 80026da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	693a      	ldr	r2, [r7, #16]
 80026e0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	f003 0303 	and.w	r3, r3, #3
 80026ea:	2b03      	cmp	r3, #3
 80026ec:	d017      	beq.n	800271e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	005b      	lsls	r3, r3, #1
 80026f8:	2203      	movs	r2, #3
 80026fa:	fa02 f303 	lsl.w	r3, r2, r3
 80026fe:	43db      	mvns	r3, r3
 8002700:	693a      	ldr	r2, [r7, #16]
 8002702:	4013      	ands	r3, r2
 8002704:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	689a      	ldr	r2, [r3, #8]
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	005b      	lsls	r3, r3, #1
 800270e:	fa02 f303 	lsl.w	r3, r2, r3
 8002712:	693a      	ldr	r2, [r7, #16]
 8002714:	4313      	orrs	r3, r2
 8002716:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	693a      	ldr	r2, [r7, #16]
 800271c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	f003 0303 	and.w	r3, r3, #3
 8002726:	2b02      	cmp	r3, #2
 8002728:	d123      	bne.n	8002772 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	08da      	lsrs	r2, r3, #3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	3208      	adds	r2, #8
 8002732:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002736:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	f003 0307 	and.w	r3, r3, #7
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	220f      	movs	r2, #15
 8002742:	fa02 f303 	lsl.w	r3, r2, r3
 8002746:	43db      	mvns	r3, r3
 8002748:	693a      	ldr	r2, [r7, #16]
 800274a:	4013      	ands	r3, r2
 800274c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	691a      	ldr	r2, [r3, #16]
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	f003 0307 	and.w	r3, r3, #7
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	fa02 f303 	lsl.w	r3, r2, r3
 800275e:	693a      	ldr	r2, [r7, #16]
 8002760:	4313      	orrs	r3, r2
 8002762:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	08da      	lsrs	r2, r3, #3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	3208      	adds	r2, #8
 800276c:	6939      	ldr	r1, [r7, #16]
 800276e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	005b      	lsls	r3, r3, #1
 800277c:	2203      	movs	r2, #3
 800277e:	fa02 f303 	lsl.w	r3, r2, r3
 8002782:	43db      	mvns	r3, r3
 8002784:	693a      	ldr	r2, [r7, #16]
 8002786:	4013      	ands	r3, r2
 8002788:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f003 0203 	and.w	r2, r3, #3
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	fa02 f303 	lsl.w	r3, r2, r3
 800279a:	693a      	ldr	r2, [r7, #16]
 800279c:	4313      	orrs	r3, r2
 800279e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	693a      	ldr	r2, [r7, #16]
 80027a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	f000 80a6 	beq.w	8002900 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027b4:	4b5b      	ldr	r3, [pc, #364]	@ (8002924 <HAL_GPIO_Init+0x2e4>)
 80027b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027b8:	4a5a      	ldr	r2, [pc, #360]	@ (8002924 <HAL_GPIO_Init+0x2e4>)
 80027ba:	f043 0301 	orr.w	r3, r3, #1
 80027be:	6613      	str	r3, [r2, #96]	@ 0x60
 80027c0:	4b58      	ldr	r3, [pc, #352]	@ (8002924 <HAL_GPIO_Init+0x2e4>)
 80027c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027c4:	f003 0301 	and.w	r3, r3, #1
 80027c8:	60bb      	str	r3, [r7, #8]
 80027ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027cc:	4a56      	ldr	r2, [pc, #344]	@ (8002928 <HAL_GPIO_Init+0x2e8>)
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	089b      	lsrs	r3, r3, #2
 80027d2:	3302      	adds	r3, #2
 80027d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	f003 0303 	and.w	r3, r3, #3
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	220f      	movs	r2, #15
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	43db      	mvns	r3, r3
 80027ea:	693a      	ldr	r2, [r7, #16]
 80027ec:	4013      	ands	r3, r2
 80027ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80027f6:	d01f      	beq.n	8002838 <HAL_GPIO_Init+0x1f8>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	4a4c      	ldr	r2, [pc, #304]	@ (800292c <HAL_GPIO_Init+0x2ec>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d019      	beq.n	8002834 <HAL_GPIO_Init+0x1f4>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	4a4b      	ldr	r2, [pc, #300]	@ (8002930 <HAL_GPIO_Init+0x2f0>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d013      	beq.n	8002830 <HAL_GPIO_Init+0x1f0>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	4a4a      	ldr	r2, [pc, #296]	@ (8002934 <HAL_GPIO_Init+0x2f4>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d00d      	beq.n	800282c <HAL_GPIO_Init+0x1ec>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	4a49      	ldr	r2, [pc, #292]	@ (8002938 <HAL_GPIO_Init+0x2f8>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d007      	beq.n	8002828 <HAL_GPIO_Init+0x1e8>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	4a48      	ldr	r2, [pc, #288]	@ (800293c <HAL_GPIO_Init+0x2fc>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d101      	bne.n	8002824 <HAL_GPIO_Init+0x1e4>
 8002820:	2305      	movs	r3, #5
 8002822:	e00a      	b.n	800283a <HAL_GPIO_Init+0x1fa>
 8002824:	2306      	movs	r3, #6
 8002826:	e008      	b.n	800283a <HAL_GPIO_Init+0x1fa>
 8002828:	2304      	movs	r3, #4
 800282a:	e006      	b.n	800283a <HAL_GPIO_Init+0x1fa>
 800282c:	2303      	movs	r3, #3
 800282e:	e004      	b.n	800283a <HAL_GPIO_Init+0x1fa>
 8002830:	2302      	movs	r3, #2
 8002832:	e002      	b.n	800283a <HAL_GPIO_Init+0x1fa>
 8002834:	2301      	movs	r3, #1
 8002836:	e000      	b.n	800283a <HAL_GPIO_Init+0x1fa>
 8002838:	2300      	movs	r3, #0
 800283a:	697a      	ldr	r2, [r7, #20]
 800283c:	f002 0203 	and.w	r2, r2, #3
 8002840:	0092      	lsls	r2, r2, #2
 8002842:	4093      	lsls	r3, r2
 8002844:	693a      	ldr	r2, [r7, #16]
 8002846:	4313      	orrs	r3, r2
 8002848:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800284a:	4937      	ldr	r1, [pc, #220]	@ (8002928 <HAL_GPIO_Init+0x2e8>)
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	089b      	lsrs	r3, r3, #2
 8002850:	3302      	adds	r3, #2
 8002852:	693a      	ldr	r2, [r7, #16]
 8002854:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002858:	4b39      	ldr	r3, [pc, #228]	@ (8002940 <HAL_GPIO_Init+0x300>)
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	43db      	mvns	r3, r3
 8002862:	693a      	ldr	r2, [r7, #16]
 8002864:	4013      	ands	r3, r2
 8002866:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d003      	beq.n	800287c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002874:	693a      	ldr	r2, [r7, #16]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	4313      	orrs	r3, r2
 800287a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800287c:	4a30      	ldr	r2, [pc, #192]	@ (8002940 <HAL_GPIO_Init+0x300>)
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002882:	4b2f      	ldr	r3, [pc, #188]	@ (8002940 <HAL_GPIO_Init+0x300>)
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	43db      	mvns	r3, r3
 800288c:	693a      	ldr	r2, [r7, #16]
 800288e:	4013      	ands	r3, r2
 8002890:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d003      	beq.n	80028a6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800289e:	693a      	ldr	r2, [r7, #16]
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80028a6:	4a26      	ldr	r2, [pc, #152]	@ (8002940 <HAL_GPIO_Init+0x300>)
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80028ac:	4b24      	ldr	r3, [pc, #144]	@ (8002940 <HAL_GPIO_Init+0x300>)
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	43db      	mvns	r3, r3
 80028b6:	693a      	ldr	r2, [r7, #16]
 80028b8:	4013      	ands	r3, r2
 80028ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d003      	beq.n	80028d0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80028c8:	693a      	ldr	r2, [r7, #16]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	4313      	orrs	r3, r2
 80028ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80028d0:	4a1b      	ldr	r2, [pc, #108]	@ (8002940 <HAL_GPIO_Init+0x300>)
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80028d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002940 <HAL_GPIO_Init+0x300>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	43db      	mvns	r3, r3
 80028e0:	693a      	ldr	r2, [r7, #16]
 80028e2:	4013      	ands	r3, r2
 80028e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d003      	beq.n	80028fa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	4313      	orrs	r3, r2
 80028f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80028fa:	4a11      	ldr	r2, [pc, #68]	@ (8002940 <HAL_GPIO_Init+0x300>)
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	3301      	adds	r3, #1
 8002904:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	fa22 f303 	lsr.w	r3, r2, r3
 8002910:	2b00      	cmp	r3, #0
 8002912:	f47f ae9d 	bne.w	8002650 <HAL_GPIO_Init+0x10>
  }
}
 8002916:	bf00      	nop
 8002918:	bf00      	nop
 800291a:	371c      	adds	r7, #28
 800291c:	46bd      	mov	sp, r7
 800291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002922:	4770      	bx	lr
 8002924:	40021000 	.word	0x40021000
 8002928:	40010000 	.word	0x40010000
 800292c:	48000400 	.word	0x48000400
 8002930:	48000800 	.word	0x48000800
 8002934:	48000c00 	.word	0x48000c00
 8002938:	48001000 	.word	0x48001000
 800293c:	48001400 	.word	0x48001400
 8002940:	40010400 	.word	0x40010400

08002944 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	460b      	mov	r3, r1
 800294e:	807b      	strh	r3, [r7, #2]
 8002950:	4613      	mov	r3, r2
 8002952:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002954:	787b      	ldrb	r3, [r7, #1]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d003      	beq.n	8002962 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800295a:	887a      	ldrh	r2, [r7, #2]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002960:	e002      	b.n	8002968 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002962:	887a      	ldrh	r2, [r7, #2]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002968:	bf00      	nop
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr

08002974 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002974:	b480      	push	{r7}
 8002976:	b085      	sub	sp, #20
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	460b      	mov	r3, r1
 800297e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	695b      	ldr	r3, [r3, #20]
 8002984:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002986:	887a      	ldrh	r2, [r7, #2]
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	4013      	ands	r3, r2
 800298c:	041a      	lsls	r2, r3, #16
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	43d9      	mvns	r1, r3
 8002992:	887b      	ldrh	r3, [r7, #2]
 8002994:	400b      	ands	r3, r1
 8002996:	431a      	orrs	r2, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	619a      	str	r2, [r3, #24]
}
 800299c:	bf00      	nop
 800299e:	3714      	adds	r7, #20
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b085      	sub	sp, #20
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d141      	bne.n	8002a3a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80029b6:	4b4b      	ldr	r3, [pc, #300]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80029be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029c2:	d131      	bne.n	8002a28 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80029c4:	4b47      	ldr	r3, [pc, #284]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80029ca:	4a46      	ldr	r2, [pc, #280]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80029d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80029d4:	4b43      	ldr	r3, [pc, #268]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80029dc:	4a41      	ldr	r2, [pc, #260]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80029e2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80029e4:	4b40      	ldr	r3, [pc, #256]	@ (8002ae8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2232      	movs	r2, #50	@ 0x32
 80029ea:	fb02 f303 	mul.w	r3, r2, r3
 80029ee:	4a3f      	ldr	r2, [pc, #252]	@ (8002aec <HAL_PWREx_ControlVoltageScaling+0x144>)
 80029f0:	fba2 2303 	umull	r2, r3, r2, r3
 80029f4:	0c9b      	lsrs	r3, r3, #18
 80029f6:	3301      	adds	r3, #1
 80029f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029fa:	e002      	b.n	8002a02 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	3b01      	subs	r3, #1
 8002a00:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a02:	4b38      	ldr	r3, [pc, #224]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a04:	695b      	ldr	r3, [r3, #20]
 8002a06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a0e:	d102      	bne.n	8002a16 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1f2      	bne.n	80029fc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a16:	4b33      	ldr	r3, [pc, #204]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a18:	695b      	ldr	r3, [r3, #20]
 8002a1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a22:	d158      	bne.n	8002ad6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	e057      	b.n	8002ad8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002a28:	4b2e      	ldr	r3, [pc, #184]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a2e:	4a2d      	ldr	r2, [pc, #180]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a34:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002a38:	e04d      	b.n	8002ad6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a40:	d141      	bne.n	8002ac6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002a42:	4b28      	ldr	r3, [pc, #160]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a4e:	d131      	bne.n	8002ab4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002a50:	4b24      	ldr	r3, [pc, #144]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a56:	4a23      	ldr	r2, [pc, #140]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a5c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a60:	4b20      	ldr	r3, [pc, #128]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a68:	4a1e      	ldr	r2, [pc, #120]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a6a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a6e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002a70:	4b1d      	ldr	r3, [pc, #116]	@ (8002ae8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2232      	movs	r2, #50	@ 0x32
 8002a76:	fb02 f303 	mul.w	r3, r2, r3
 8002a7a:	4a1c      	ldr	r2, [pc, #112]	@ (8002aec <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002a7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a80:	0c9b      	lsrs	r3, r3, #18
 8002a82:	3301      	adds	r3, #1
 8002a84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a86:	e002      	b.n	8002a8e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a8e:	4b15      	ldr	r3, [pc, #84]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a90:	695b      	ldr	r3, [r3, #20]
 8002a92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a9a:	d102      	bne.n	8002aa2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d1f2      	bne.n	8002a88 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002aa2:	4b10      	ldr	r3, [pc, #64]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002aa4:	695b      	ldr	r3, [r3, #20]
 8002aa6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002aaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002aae:	d112      	bne.n	8002ad6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e011      	b.n	8002ad8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ab6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002aba:	4a0a      	ldr	r2, [pc, #40]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002abc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ac0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002ac4:	e007      	b.n	8002ad6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002ac6:	4b07      	ldr	r3, [pc, #28]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002ace:	4a05      	ldr	r2, [pc, #20]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ad0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002ad4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002ad6:	2300      	movs	r3, #0
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3714      	adds	r7, #20
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr
 8002ae4:	40007000 	.word	0x40007000
 8002ae8:	20000000 	.word	0x20000000
 8002aec:	431bde83 	.word	0x431bde83

08002af0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002af4:	4b05      	ldr	r3, [pc, #20]	@ (8002b0c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	4a04      	ldr	r2, [pc, #16]	@ (8002b0c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002afa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002afe:	6093      	str	r3, [r2, #8]
}
 8002b00:	bf00      	nop
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	40007000 	.word	0x40007000

08002b10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b088      	sub	sp, #32
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d101      	bne.n	8002b22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e2fe      	b.n	8003120 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0301 	and.w	r3, r3, #1
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d075      	beq.n	8002c1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b2e:	4b97      	ldr	r3, [pc, #604]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	f003 030c 	and.w	r3, r3, #12
 8002b36:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b38:	4b94      	ldr	r3, [pc, #592]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	f003 0303 	and.w	r3, r3, #3
 8002b40:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	2b0c      	cmp	r3, #12
 8002b46:	d102      	bne.n	8002b4e <HAL_RCC_OscConfig+0x3e>
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	2b03      	cmp	r3, #3
 8002b4c:	d002      	beq.n	8002b54 <HAL_RCC_OscConfig+0x44>
 8002b4e:	69bb      	ldr	r3, [r7, #24]
 8002b50:	2b08      	cmp	r3, #8
 8002b52:	d10b      	bne.n	8002b6c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b54:	4b8d      	ldr	r3, [pc, #564]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d05b      	beq.n	8002c18 <HAL_RCC_OscConfig+0x108>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d157      	bne.n	8002c18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e2d9      	b.n	8003120 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b74:	d106      	bne.n	8002b84 <HAL_RCC_OscConfig+0x74>
 8002b76:	4b85      	ldr	r3, [pc, #532]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a84      	ldr	r2, [pc, #528]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002b7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b80:	6013      	str	r3, [r2, #0]
 8002b82:	e01d      	b.n	8002bc0 <HAL_RCC_OscConfig+0xb0>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b8c:	d10c      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x98>
 8002b8e:	4b7f      	ldr	r3, [pc, #508]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a7e      	ldr	r2, [pc, #504]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002b94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b98:	6013      	str	r3, [r2, #0]
 8002b9a:	4b7c      	ldr	r3, [pc, #496]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a7b      	ldr	r2, [pc, #492]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002ba0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ba4:	6013      	str	r3, [r2, #0]
 8002ba6:	e00b      	b.n	8002bc0 <HAL_RCC_OscConfig+0xb0>
 8002ba8:	4b78      	ldr	r3, [pc, #480]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a77      	ldr	r2, [pc, #476]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002bae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bb2:	6013      	str	r3, [r2, #0]
 8002bb4:	4b75      	ldr	r3, [pc, #468]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a74      	ldr	r2, [pc, #464]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002bba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d013      	beq.n	8002bf0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc8:	f7ff fc28 	bl	800241c <HAL_GetTick>
 8002bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bce:	e008      	b.n	8002be2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bd0:	f7ff fc24 	bl	800241c <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b64      	cmp	r3, #100	@ 0x64
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e29e      	b.n	8003120 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002be2:	4b6a      	ldr	r3, [pc, #424]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d0f0      	beq.n	8002bd0 <HAL_RCC_OscConfig+0xc0>
 8002bee:	e014      	b.n	8002c1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf0:	f7ff fc14 	bl	800241c <HAL_GetTick>
 8002bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002bf6:	e008      	b.n	8002c0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bf8:	f7ff fc10 	bl	800241c <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	2b64      	cmp	r3, #100	@ 0x64
 8002c04:	d901      	bls.n	8002c0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e28a      	b.n	8003120 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c0a:	4b60      	ldr	r3, [pc, #384]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d1f0      	bne.n	8002bf8 <HAL_RCC_OscConfig+0xe8>
 8002c16:	e000      	b.n	8002c1a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d075      	beq.n	8002d12 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c26:	4b59      	ldr	r3, [pc, #356]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	f003 030c 	and.w	r3, r3, #12
 8002c2e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c30:	4b56      	ldr	r3, [pc, #344]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	f003 0303 	and.w	r3, r3, #3
 8002c38:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	2b0c      	cmp	r3, #12
 8002c3e:	d102      	bne.n	8002c46 <HAL_RCC_OscConfig+0x136>
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	2b02      	cmp	r3, #2
 8002c44:	d002      	beq.n	8002c4c <HAL_RCC_OscConfig+0x13c>
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	2b04      	cmp	r3, #4
 8002c4a:	d11f      	bne.n	8002c8c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c4c:	4b4f      	ldr	r3, [pc, #316]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d005      	beq.n	8002c64 <HAL_RCC_OscConfig+0x154>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d101      	bne.n	8002c64 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	e25d      	b.n	8003120 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c64:	4b49      	ldr	r3, [pc, #292]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	691b      	ldr	r3, [r3, #16]
 8002c70:	061b      	lsls	r3, r3, #24
 8002c72:	4946      	ldr	r1, [pc, #280]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002c74:	4313      	orrs	r3, r2
 8002c76:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002c78:	4b45      	ldr	r3, [pc, #276]	@ (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7ff fb81 	bl	8002384 <HAL_InitTick>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d043      	beq.n	8002d10 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e249      	b.n	8003120 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d023      	beq.n	8002cdc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c94:	4b3d      	ldr	r3, [pc, #244]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a3c      	ldr	r2, [pc, #240]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002c9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca0:	f7ff fbbc 	bl	800241c <HAL_GetTick>
 8002ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ca6:	e008      	b.n	8002cba <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ca8:	f7ff fbb8 	bl	800241c <HAL_GetTick>
 8002cac:	4602      	mov	r2, r0
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d901      	bls.n	8002cba <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	e232      	b.n	8003120 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cba:	4b34      	ldr	r3, [pc, #208]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d0f0      	beq.n	8002ca8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cc6:	4b31      	ldr	r3, [pc, #196]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	691b      	ldr	r3, [r3, #16]
 8002cd2:	061b      	lsls	r3, r3, #24
 8002cd4:	492d      	ldr	r1, [pc, #180]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	604b      	str	r3, [r1, #4]
 8002cda:	e01a      	b.n	8002d12 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cdc:	4b2b      	ldr	r3, [pc, #172]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a2a      	ldr	r2, [pc, #168]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002ce2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ce6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ce8:	f7ff fb98 	bl	800241c <HAL_GetTick>
 8002cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002cee:	e008      	b.n	8002d02 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cf0:	f7ff fb94 	bl	800241c <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d901      	bls.n	8002d02 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e20e      	b.n	8003120 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d02:	4b22      	ldr	r3, [pc, #136]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d1f0      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x1e0>
 8002d0e:	e000      	b.n	8002d12 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d10:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0308 	and.w	r3, r3, #8
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d041      	beq.n	8002da2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	695b      	ldr	r3, [r3, #20]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d01c      	beq.n	8002d60 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d26:	4b19      	ldr	r3, [pc, #100]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002d28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d2c:	4a17      	ldr	r2, [pc, #92]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002d2e:	f043 0301 	orr.w	r3, r3, #1
 8002d32:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d36:	f7ff fb71 	bl	800241c <HAL_GetTick>
 8002d3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d3c:	e008      	b.n	8002d50 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d3e:	f7ff fb6d 	bl	800241c <HAL_GetTick>
 8002d42:	4602      	mov	r2, r0
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d901      	bls.n	8002d50 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e1e7      	b.n	8003120 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d50:	4b0e      	ldr	r3, [pc, #56]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002d52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d0ef      	beq.n	8002d3e <HAL_RCC_OscConfig+0x22e>
 8002d5e:	e020      	b.n	8002da2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d60:	4b0a      	ldr	r3, [pc, #40]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002d62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d66:	4a09      	ldr	r2, [pc, #36]	@ (8002d8c <HAL_RCC_OscConfig+0x27c>)
 8002d68:	f023 0301 	bic.w	r3, r3, #1
 8002d6c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d70:	f7ff fb54 	bl	800241c <HAL_GetTick>
 8002d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d76:	e00d      	b.n	8002d94 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d78:	f7ff fb50 	bl	800241c <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d906      	bls.n	8002d94 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e1ca      	b.n	8003120 <HAL_RCC_OscConfig+0x610>
 8002d8a:	bf00      	nop
 8002d8c:	40021000 	.word	0x40021000
 8002d90:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d94:	4b8c      	ldr	r3, [pc, #560]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002d96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d9a:	f003 0302 	and.w	r3, r3, #2
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d1ea      	bne.n	8002d78 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 0304 	and.w	r3, r3, #4
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	f000 80a6 	beq.w	8002efc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002db0:	2300      	movs	r3, #0
 8002db2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002db4:	4b84      	ldr	r3, [pc, #528]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002db6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002db8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d101      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x2b4>
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e000      	b.n	8002dc6 <HAL_RCC_OscConfig+0x2b6>
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00d      	beq.n	8002de6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dca:	4b7f      	ldr	r3, [pc, #508]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dce:	4a7e      	ldr	r2, [pc, #504]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002dd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002dd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002dd6:	4b7c      	ldr	r3, [pc, #496]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002dd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dde:	60fb      	str	r3, [r7, #12]
 8002de0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002de2:	2301      	movs	r3, #1
 8002de4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002de6:	4b79      	ldr	r3, [pc, #484]	@ (8002fcc <HAL_RCC_OscConfig+0x4bc>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d118      	bne.n	8002e24 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002df2:	4b76      	ldr	r3, [pc, #472]	@ (8002fcc <HAL_RCC_OscConfig+0x4bc>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a75      	ldr	r2, [pc, #468]	@ (8002fcc <HAL_RCC_OscConfig+0x4bc>)
 8002df8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dfc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dfe:	f7ff fb0d 	bl	800241c <HAL_GetTick>
 8002e02:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e04:	e008      	b.n	8002e18 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e06:	f7ff fb09 	bl	800241c <HAL_GetTick>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d901      	bls.n	8002e18 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002e14:	2303      	movs	r3, #3
 8002e16:	e183      	b.n	8003120 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e18:	4b6c      	ldr	r3, [pc, #432]	@ (8002fcc <HAL_RCC_OscConfig+0x4bc>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d0f0      	beq.n	8002e06 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d108      	bne.n	8002e3e <HAL_RCC_OscConfig+0x32e>
 8002e2c:	4b66      	ldr	r3, [pc, #408]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e32:	4a65      	ldr	r2, [pc, #404]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002e34:	f043 0301 	orr.w	r3, r3, #1
 8002e38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e3c:	e024      	b.n	8002e88 <HAL_RCC_OscConfig+0x378>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	2b05      	cmp	r3, #5
 8002e44:	d110      	bne.n	8002e68 <HAL_RCC_OscConfig+0x358>
 8002e46:	4b60      	ldr	r3, [pc, #384]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002e48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e4c:	4a5e      	ldr	r2, [pc, #376]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002e4e:	f043 0304 	orr.w	r3, r3, #4
 8002e52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e56:	4b5c      	ldr	r3, [pc, #368]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e5c:	4a5a      	ldr	r2, [pc, #360]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002e5e:	f043 0301 	orr.w	r3, r3, #1
 8002e62:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e66:	e00f      	b.n	8002e88 <HAL_RCC_OscConfig+0x378>
 8002e68:	4b57      	ldr	r3, [pc, #348]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002e6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e6e:	4a56      	ldr	r2, [pc, #344]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002e70:	f023 0301 	bic.w	r3, r3, #1
 8002e74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e78:	4b53      	ldr	r3, [pc, #332]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e7e:	4a52      	ldr	r2, [pc, #328]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002e80:	f023 0304 	bic.w	r3, r3, #4
 8002e84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d016      	beq.n	8002ebe <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e90:	f7ff fac4 	bl	800241c <HAL_GetTick>
 8002e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e96:	e00a      	b.n	8002eae <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e98:	f7ff fac0 	bl	800241c <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d901      	bls.n	8002eae <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	e138      	b.n	8003120 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002eae:	4b46      	ldr	r3, [pc, #280]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eb4:	f003 0302 	and.w	r3, r3, #2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d0ed      	beq.n	8002e98 <HAL_RCC_OscConfig+0x388>
 8002ebc:	e015      	b.n	8002eea <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ebe:	f7ff faad 	bl	800241c <HAL_GetTick>
 8002ec2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ec4:	e00a      	b.n	8002edc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ec6:	f7ff faa9 	bl	800241c <HAL_GetTick>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d901      	bls.n	8002edc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	e121      	b.n	8003120 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002edc:	4b3a      	ldr	r3, [pc, #232]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ee2:	f003 0302 	and.w	r3, r3, #2
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d1ed      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002eea:	7ffb      	ldrb	r3, [r7, #31]
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d105      	bne.n	8002efc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ef0:	4b35      	ldr	r3, [pc, #212]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002ef2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef4:	4a34      	ldr	r2, [pc, #208]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002ef6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002efa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0320 	and.w	r3, r3, #32
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d03c      	beq.n	8002f82 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	699b      	ldr	r3, [r3, #24]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d01c      	beq.n	8002f4a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002f10:	4b2d      	ldr	r3, [pc, #180]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002f12:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002f16:	4a2c      	ldr	r2, [pc, #176]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002f18:	f043 0301 	orr.w	r3, r3, #1
 8002f1c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f20:	f7ff fa7c 	bl	800241c <HAL_GetTick>
 8002f24:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002f26:	e008      	b.n	8002f3a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002f28:	f7ff fa78 	bl	800241c <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d901      	bls.n	8002f3a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e0f2      	b.n	8003120 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002f3a:	4b23      	ldr	r3, [pc, #140]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002f3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002f40:	f003 0302 	and.w	r3, r3, #2
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d0ef      	beq.n	8002f28 <HAL_RCC_OscConfig+0x418>
 8002f48:	e01b      	b.n	8002f82 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002f4a:	4b1f      	ldr	r3, [pc, #124]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002f4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002f50:	4a1d      	ldr	r2, [pc, #116]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002f52:	f023 0301 	bic.w	r3, r3, #1
 8002f56:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f5a:	f7ff fa5f 	bl	800241c <HAL_GetTick>
 8002f5e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002f60:	e008      	b.n	8002f74 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002f62:	f7ff fa5b 	bl	800241c <HAL_GetTick>
 8002f66:	4602      	mov	r2, r0
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d901      	bls.n	8002f74 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e0d5      	b.n	8003120 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002f74:	4b14      	ldr	r3, [pc, #80]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002f76:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002f7a:	f003 0302 	and.w	r3, r3, #2
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d1ef      	bne.n	8002f62 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	69db      	ldr	r3, [r3, #28]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	f000 80c9 	beq.w	800311e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f8c:	4b0e      	ldr	r3, [pc, #56]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	f003 030c 	and.w	r3, r3, #12
 8002f94:	2b0c      	cmp	r3, #12
 8002f96:	f000 8083 	beq.w	80030a0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	69db      	ldr	r3, [r3, #28]
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d15e      	bne.n	8003060 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fa2:	4b09      	ldr	r3, [pc, #36]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a08      	ldr	r2, [pc, #32]	@ (8002fc8 <HAL_RCC_OscConfig+0x4b8>)
 8002fa8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002fac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fae:	f7ff fa35 	bl	800241c <HAL_GetTick>
 8002fb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fb4:	e00c      	b.n	8002fd0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fb6:	f7ff fa31 	bl	800241c <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d905      	bls.n	8002fd0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002fc4:	2303      	movs	r3, #3
 8002fc6:	e0ab      	b.n	8003120 <HAL_RCC_OscConfig+0x610>
 8002fc8:	40021000 	.word	0x40021000
 8002fcc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fd0:	4b55      	ldr	r3, [pc, #340]	@ (8003128 <HAL_RCC_OscConfig+0x618>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d1ec      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fdc:	4b52      	ldr	r3, [pc, #328]	@ (8003128 <HAL_RCC_OscConfig+0x618>)
 8002fde:	68da      	ldr	r2, [r3, #12]
 8002fe0:	4b52      	ldr	r3, [pc, #328]	@ (800312c <HAL_RCC_OscConfig+0x61c>)
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	6a11      	ldr	r1, [r2, #32]
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002fec:	3a01      	subs	r2, #1
 8002fee:	0112      	lsls	r2, r2, #4
 8002ff0:	4311      	orrs	r1, r2
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002ff6:	0212      	lsls	r2, r2, #8
 8002ff8:	4311      	orrs	r1, r2
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002ffe:	0852      	lsrs	r2, r2, #1
 8003000:	3a01      	subs	r2, #1
 8003002:	0552      	lsls	r2, r2, #21
 8003004:	4311      	orrs	r1, r2
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800300a:	0852      	lsrs	r2, r2, #1
 800300c:	3a01      	subs	r2, #1
 800300e:	0652      	lsls	r2, r2, #25
 8003010:	4311      	orrs	r1, r2
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003016:	06d2      	lsls	r2, r2, #27
 8003018:	430a      	orrs	r2, r1
 800301a:	4943      	ldr	r1, [pc, #268]	@ (8003128 <HAL_RCC_OscConfig+0x618>)
 800301c:	4313      	orrs	r3, r2
 800301e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003020:	4b41      	ldr	r3, [pc, #260]	@ (8003128 <HAL_RCC_OscConfig+0x618>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a40      	ldr	r2, [pc, #256]	@ (8003128 <HAL_RCC_OscConfig+0x618>)
 8003026:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800302a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800302c:	4b3e      	ldr	r3, [pc, #248]	@ (8003128 <HAL_RCC_OscConfig+0x618>)
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	4a3d      	ldr	r2, [pc, #244]	@ (8003128 <HAL_RCC_OscConfig+0x618>)
 8003032:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003036:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003038:	f7ff f9f0 	bl	800241c <HAL_GetTick>
 800303c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800303e:	e008      	b.n	8003052 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003040:	f7ff f9ec 	bl	800241c <HAL_GetTick>
 8003044:	4602      	mov	r2, r0
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	2b02      	cmp	r3, #2
 800304c:	d901      	bls.n	8003052 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800304e:	2303      	movs	r3, #3
 8003050:	e066      	b.n	8003120 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003052:	4b35      	ldr	r3, [pc, #212]	@ (8003128 <HAL_RCC_OscConfig+0x618>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d0f0      	beq.n	8003040 <HAL_RCC_OscConfig+0x530>
 800305e:	e05e      	b.n	800311e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003060:	4b31      	ldr	r3, [pc, #196]	@ (8003128 <HAL_RCC_OscConfig+0x618>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a30      	ldr	r2, [pc, #192]	@ (8003128 <HAL_RCC_OscConfig+0x618>)
 8003066:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800306a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800306c:	f7ff f9d6 	bl	800241c <HAL_GetTick>
 8003070:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003072:	e008      	b.n	8003086 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003074:	f7ff f9d2 	bl	800241c <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	2b02      	cmp	r3, #2
 8003080:	d901      	bls.n	8003086 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e04c      	b.n	8003120 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003086:	4b28      	ldr	r3, [pc, #160]	@ (8003128 <HAL_RCC_OscConfig+0x618>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d1f0      	bne.n	8003074 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003092:	4b25      	ldr	r3, [pc, #148]	@ (8003128 <HAL_RCC_OscConfig+0x618>)
 8003094:	68da      	ldr	r2, [r3, #12]
 8003096:	4924      	ldr	r1, [pc, #144]	@ (8003128 <HAL_RCC_OscConfig+0x618>)
 8003098:	4b25      	ldr	r3, [pc, #148]	@ (8003130 <HAL_RCC_OscConfig+0x620>)
 800309a:	4013      	ands	r3, r2
 800309c:	60cb      	str	r3, [r1, #12]
 800309e:	e03e      	b.n	800311e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	69db      	ldr	r3, [r3, #28]
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d101      	bne.n	80030ac <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e039      	b.n	8003120 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80030ac:	4b1e      	ldr	r3, [pc, #120]	@ (8003128 <HAL_RCC_OscConfig+0x618>)
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	f003 0203 	and.w	r2, r3, #3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a1b      	ldr	r3, [r3, #32]
 80030bc:	429a      	cmp	r2, r3
 80030be:	d12c      	bne.n	800311a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ca:	3b01      	subs	r3, #1
 80030cc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d123      	bne.n	800311a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030dc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80030de:	429a      	cmp	r2, r3
 80030e0:	d11b      	bne.n	800311a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ec:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d113      	bne.n	800311a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030fc:	085b      	lsrs	r3, r3, #1
 80030fe:	3b01      	subs	r3, #1
 8003100:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003102:	429a      	cmp	r2, r3
 8003104:	d109      	bne.n	800311a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003110:	085b      	lsrs	r3, r3, #1
 8003112:	3b01      	subs	r3, #1
 8003114:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003116:	429a      	cmp	r2, r3
 8003118:	d001      	beq.n	800311e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e000      	b.n	8003120 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800311e:	2300      	movs	r3, #0
}
 8003120:	4618      	mov	r0, r3
 8003122:	3720      	adds	r7, #32
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	40021000 	.word	0x40021000
 800312c:	019f800c 	.word	0x019f800c
 8003130:	feeefffc 	.word	0xfeeefffc

08003134 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b086      	sub	sp, #24
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800313e:	2300      	movs	r3, #0
 8003140:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d101      	bne.n	800314c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e11e      	b.n	800338a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800314c:	4b91      	ldr	r3, [pc, #580]	@ (8003394 <HAL_RCC_ClockConfig+0x260>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 030f 	and.w	r3, r3, #15
 8003154:	683a      	ldr	r2, [r7, #0]
 8003156:	429a      	cmp	r2, r3
 8003158:	d910      	bls.n	800317c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800315a:	4b8e      	ldr	r3, [pc, #568]	@ (8003394 <HAL_RCC_ClockConfig+0x260>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f023 020f 	bic.w	r2, r3, #15
 8003162:	498c      	ldr	r1, [pc, #560]	@ (8003394 <HAL_RCC_ClockConfig+0x260>)
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	4313      	orrs	r3, r2
 8003168:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800316a:	4b8a      	ldr	r3, [pc, #552]	@ (8003394 <HAL_RCC_ClockConfig+0x260>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 030f 	and.w	r3, r3, #15
 8003172:	683a      	ldr	r2, [r7, #0]
 8003174:	429a      	cmp	r2, r3
 8003176:	d001      	beq.n	800317c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e106      	b.n	800338a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0301 	and.w	r3, r3, #1
 8003184:	2b00      	cmp	r3, #0
 8003186:	d073      	beq.n	8003270 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	2b03      	cmp	r3, #3
 800318e:	d129      	bne.n	80031e4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003190:	4b81      	ldr	r3, [pc, #516]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d101      	bne.n	80031a0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e0f4      	b.n	800338a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80031a0:	f000 f99e 	bl	80034e0 <RCC_GetSysClockFreqFromPLLSource>
 80031a4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	4a7c      	ldr	r2, [pc, #496]	@ (800339c <HAL_RCC_ClockConfig+0x268>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d93f      	bls.n	800322e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80031ae:	4b7a      	ldr	r3, [pc, #488]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d009      	beq.n	80031ce <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d033      	beq.n	800322e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d12f      	bne.n	800322e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80031ce:	4b72      	ldr	r3, [pc, #456]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80031d6:	4a70      	ldr	r2, [pc, #448]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 80031d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80031dc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80031de:	2380      	movs	r3, #128	@ 0x80
 80031e0:	617b      	str	r3, [r7, #20]
 80031e2:	e024      	b.n	800322e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	2b02      	cmp	r3, #2
 80031ea:	d107      	bne.n	80031fc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031ec:	4b6a      	ldr	r3, [pc, #424]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d109      	bne.n	800320c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e0c6      	b.n	800338a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031fc:	4b66      	ldr	r3, [pc, #408]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003204:	2b00      	cmp	r3, #0
 8003206:	d101      	bne.n	800320c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e0be      	b.n	800338a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800320c:	f000 f8ce 	bl	80033ac <HAL_RCC_GetSysClockFreq>
 8003210:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	4a61      	ldr	r2, [pc, #388]	@ (800339c <HAL_RCC_ClockConfig+0x268>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d909      	bls.n	800322e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800321a:	4b5f      	ldr	r3, [pc, #380]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003222:	4a5d      	ldr	r2, [pc, #372]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 8003224:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003228:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800322a:	2380      	movs	r3, #128	@ 0x80
 800322c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800322e:	4b5a      	ldr	r3, [pc, #360]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	f023 0203 	bic.w	r2, r3, #3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	4957      	ldr	r1, [pc, #348]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 800323c:	4313      	orrs	r3, r2
 800323e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003240:	f7ff f8ec 	bl	800241c <HAL_GetTick>
 8003244:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003246:	e00a      	b.n	800325e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003248:	f7ff f8e8 	bl	800241c <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003256:	4293      	cmp	r3, r2
 8003258:	d901      	bls.n	800325e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800325a:	2303      	movs	r3, #3
 800325c:	e095      	b.n	800338a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800325e:	4b4e      	ldr	r3, [pc, #312]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	f003 020c 	and.w	r2, r3, #12
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	429a      	cmp	r2, r3
 800326e:	d1eb      	bne.n	8003248 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0302 	and.w	r3, r3, #2
 8003278:	2b00      	cmp	r3, #0
 800327a:	d023      	beq.n	80032c4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0304 	and.w	r3, r3, #4
 8003284:	2b00      	cmp	r3, #0
 8003286:	d005      	beq.n	8003294 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003288:	4b43      	ldr	r3, [pc, #268]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	4a42      	ldr	r2, [pc, #264]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 800328e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003292:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0308 	and.w	r3, r3, #8
 800329c:	2b00      	cmp	r3, #0
 800329e:	d007      	beq.n	80032b0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80032a0:	4b3d      	ldr	r3, [pc, #244]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80032a8:	4a3b      	ldr	r2, [pc, #236]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 80032aa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80032ae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032b0:	4b39      	ldr	r3, [pc, #228]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	4936      	ldr	r1, [pc, #216]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 80032be:	4313      	orrs	r3, r2
 80032c0:	608b      	str	r3, [r1, #8]
 80032c2:	e008      	b.n	80032d6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	2b80      	cmp	r3, #128	@ 0x80
 80032c8:	d105      	bne.n	80032d6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80032ca:	4b33      	ldr	r3, [pc, #204]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	4a32      	ldr	r2, [pc, #200]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 80032d0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80032d4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032d6:	4b2f      	ldr	r3, [pc, #188]	@ (8003394 <HAL_RCC_ClockConfig+0x260>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 030f 	and.w	r3, r3, #15
 80032de:	683a      	ldr	r2, [r7, #0]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d21d      	bcs.n	8003320 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032e4:	4b2b      	ldr	r3, [pc, #172]	@ (8003394 <HAL_RCC_ClockConfig+0x260>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f023 020f 	bic.w	r2, r3, #15
 80032ec:	4929      	ldr	r1, [pc, #164]	@ (8003394 <HAL_RCC_ClockConfig+0x260>)
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	4313      	orrs	r3, r2
 80032f2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80032f4:	f7ff f892 	bl	800241c <HAL_GetTick>
 80032f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032fa:	e00a      	b.n	8003312 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032fc:	f7ff f88e 	bl	800241c <HAL_GetTick>
 8003300:	4602      	mov	r2, r0
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	f241 3288 	movw	r2, #5000	@ 0x1388
 800330a:	4293      	cmp	r3, r2
 800330c:	d901      	bls.n	8003312 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800330e:	2303      	movs	r3, #3
 8003310:	e03b      	b.n	800338a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003312:	4b20      	ldr	r3, [pc, #128]	@ (8003394 <HAL_RCC_ClockConfig+0x260>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 030f 	and.w	r3, r3, #15
 800331a:	683a      	ldr	r2, [r7, #0]
 800331c:	429a      	cmp	r2, r3
 800331e:	d1ed      	bne.n	80032fc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0304 	and.w	r3, r3, #4
 8003328:	2b00      	cmp	r3, #0
 800332a:	d008      	beq.n	800333e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800332c:	4b1a      	ldr	r3, [pc, #104]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	4917      	ldr	r1, [pc, #92]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 800333a:	4313      	orrs	r3, r2
 800333c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0308 	and.w	r3, r3, #8
 8003346:	2b00      	cmp	r3, #0
 8003348:	d009      	beq.n	800335e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800334a:	4b13      	ldr	r3, [pc, #76]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	691b      	ldr	r3, [r3, #16]
 8003356:	00db      	lsls	r3, r3, #3
 8003358:	490f      	ldr	r1, [pc, #60]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 800335a:	4313      	orrs	r3, r2
 800335c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800335e:	f000 f825 	bl	80033ac <HAL_RCC_GetSysClockFreq>
 8003362:	4602      	mov	r2, r0
 8003364:	4b0c      	ldr	r3, [pc, #48]	@ (8003398 <HAL_RCC_ClockConfig+0x264>)
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	091b      	lsrs	r3, r3, #4
 800336a:	f003 030f 	and.w	r3, r3, #15
 800336e:	490c      	ldr	r1, [pc, #48]	@ (80033a0 <HAL_RCC_ClockConfig+0x26c>)
 8003370:	5ccb      	ldrb	r3, [r1, r3]
 8003372:	f003 031f 	and.w	r3, r3, #31
 8003376:	fa22 f303 	lsr.w	r3, r2, r3
 800337a:	4a0a      	ldr	r2, [pc, #40]	@ (80033a4 <HAL_RCC_ClockConfig+0x270>)
 800337c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800337e:	4b0a      	ldr	r3, [pc, #40]	@ (80033a8 <HAL_RCC_ClockConfig+0x274>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4618      	mov	r0, r3
 8003384:	f7fe fffe 	bl	8002384 <HAL_InitTick>
 8003388:	4603      	mov	r3, r0
}
 800338a:	4618      	mov	r0, r3
 800338c:	3718      	adds	r7, #24
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	40022000 	.word	0x40022000
 8003398:	40021000 	.word	0x40021000
 800339c:	04c4b400 	.word	0x04c4b400
 80033a0:	0800591c 	.word	0x0800591c
 80033a4:	20000000 	.word	0x20000000
 80033a8:	20000004 	.word	0x20000004

080033ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b087      	sub	sp, #28
 80033b0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80033b2:	4b2c      	ldr	r3, [pc, #176]	@ (8003464 <HAL_RCC_GetSysClockFreq+0xb8>)
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	f003 030c 	and.w	r3, r3, #12
 80033ba:	2b04      	cmp	r3, #4
 80033bc:	d102      	bne.n	80033c4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80033be:	4b2a      	ldr	r3, [pc, #168]	@ (8003468 <HAL_RCC_GetSysClockFreq+0xbc>)
 80033c0:	613b      	str	r3, [r7, #16]
 80033c2:	e047      	b.n	8003454 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80033c4:	4b27      	ldr	r3, [pc, #156]	@ (8003464 <HAL_RCC_GetSysClockFreq+0xb8>)
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	f003 030c 	and.w	r3, r3, #12
 80033cc:	2b08      	cmp	r3, #8
 80033ce:	d102      	bne.n	80033d6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80033d0:	4b26      	ldr	r3, [pc, #152]	@ (800346c <HAL_RCC_GetSysClockFreq+0xc0>)
 80033d2:	613b      	str	r3, [r7, #16]
 80033d4:	e03e      	b.n	8003454 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80033d6:	4b23      	ldr	r3, [pc, #140]	@ (8003464 <HAL_RCC_GetSysClockFreq+0xb8>)
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f003 030c 	and.w	r3, r3, #12
 80033de:	2b0c      	cmp	r3, #12
 80033e0:	d136      	bne.n	8003450 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80033e2:	4b20      	ldr	r3, [pc, #128]	@ (8003464 <HAL_RCC_GetSysClockFreq+0xb8>)
 80033e4:	68db      	ldr	r3, [r3, #12]
 80033e6:	f003 0303 	and.w	r3, r3, #3
 80033ea:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80033ec:	4b1d      	ldr	r3, [pc, #116]	@ (8003464 <HAL_RCC_GetSysClockFreq+0xb8>)
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	091b      	lsrs	r3, r3, #4
 80033f2:	f003 030f 	and.w	r3, r3, #15
 80033f6:	3301      	adds	r3, #1
 80033f8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2b03      	cmp	r3, #3
 80033fe:	d10c      	bne.n	800341a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003400:	4a1a      	ldr	r2, [pc, #104]	@ (800346c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	fbb2 f3f3 	udiv	r3, r2, r3
 8003408:	4a16      	ldr	r2, [pc, #88]	@ (8003464 <HAL_RCC_GetSysClockFreq+0xb8>)
 800340a:	68d2      	ldr	r2, [r2, #12]
 800340c:	0a12      	lsrs	r2, r2, #8
 800340e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003412:	fb02 f303 	mul.w	r3, r2, r3
 8003416:	617b      	str	r3, [r7, #20]
      break;
 8003418:	e00c      	b.n	8003434 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800341a:	4a13      	ldr	r2, [pc, #76]	@ (8003468 <HAL_RCC_GetSysClockFreq+0xbc>)
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003422:	4a10      	ldr	r2, [pc, #64]	@ (8003464 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003424:	68d2      	ldr	r2, [r2, #12]
 8003426:	0a12      	lsrs	r2, r2, #8
 8003428:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800342c:	fb02 f303 	mul.w	r3, r2, r3
 8003430:	617b      	str	r3, [r7, #20]
      break;
 8003432:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003434:	4b0b      	ldr	r3, [pc, #44]	@ (8003464 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	0e5b      	lsrs	r3, r3, #25
 800343a:	f003 0303 	and.w	r3, r3, #3
 800343e:	3301      	adds	r3, #1
 8003440:	005b      	lsls	r3, r3, #1
 8003442:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003444:	697a      	ldr	r2, [r7, #20]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	fbb2 f3f3 	udiv	r3, r2, r3
 800344c:	613b      	str	r3, [r7, #16]
 800344e:	e001      	b.n	8003454 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003450:	2300      	movs	r3, #0
 8003452:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003454:	693b      	ldr	r3, [r7, #16]
}
 8003456:	4618      	mov	r0, r3
 8003458:	371c      	adds	r7, #28
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	40021000 	.word	0x40021000
 8003468:	00f42400 	.word	0x00f42400
 800346c:	007a1200 	.word	0x007a1200

08003470 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003470:	b480      	push	{r7}
 8003472:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003474:	4b03      	ldr	r3, [pc, #12]	@ (8003484 <HAL_RCC_GetHCLKFreq+0x14>)
 8003476:	681b      	ldr	r3, [r3, #0]
}
 8003478:	4618      	mov	r0, r3
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	20000000 	.word	0x20000000

08003488 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800348c:	f7ff fff0 	bl	8003470 <HAL_RCC_GetHCLKFreq>
 8003490:	4602      	mov	r2, r0
 8003492:	4b06      	ldr	r3, [pc, #24]	@ (80034ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	0a1b      	lsrs	r3, r3, #8
 8003498:	f003 0307 	and.w	r3, r3, #7
 800349c:	4904      	ldr	r1, [pc, #16]	@ (80034b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800349e:	5ccb      	ldrb	r3, [r1, r3]
 80034a0:	f003 031f 	and.w	r3, r3, #31
 80034a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	40021000 	.word	0x40021000
 80034b0:	0800592c 	.word	0x0800592c

080034b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80034b8:	f7ff ffda 	bl	8003470 <HAL_RCC_GetHCLKFreq>
 80034bc:	4602      	mov	r2, r0
 80034be:	4b06      	ldr	r3, [pc, #24]	@ (80034d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	0adb      	lsrs	r3, r3, #11
 80034c4:	f003 0307 	and.w	r3, r3, #7
 80034c8:	4904      	ldr	r1, [pc, #16]	@ (80034dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80034ca:	5ccb      	ldrb	r3, [r1, r3]
 80034cc:	f003 031f 	and.w	r3, r3, #31
 80034d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	40021000 	.word	0x40021000
 80034dc:	0800592c 	.word	0x0800592c

080034e0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b087      	sub	sp, #28
 80034e4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80034e6:	4b1e      	ldr	r3, [pc, #120]	@ (8003560 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	f003 0303 	and.w	r3, r3, #3
 80034ee:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80034f0:	4b1b      	ldr	r3, [pc, #108]	@ (8003560 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	091b      	lsrs	r3, r3, #4
 80034f6:	f003 030f 	and.w	r3, r3, #15
 80034fa:	3301      	adds	r3, #1
 80034fc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	2b03      	cmp	r3, #3
 8003502:	d10c      	bne.n	800351e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003504:	4a17      	ldr	r2, [pc, #92]	@ (8003564 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	fbb2 f3f3 	udiv	r3, r2, r3
 800350c:	4a14      	ldr	r2, [pc, #80]	@ (8003560 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800350e:	68d2      	ldr	r2, [r2, #12]
 8003510:	0a12      	lsrs	r2, r2, #8
 8003512:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003516:	fb02 f303 	mul.w	r3, r2, r3
 800351a:	617b      	str	r3, [r7, #20]
    break;
 800351c:	e00c      	b.n	8003538 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800351e:	4a12      	ldr	r2, [pc, #72]	@ (8003568 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	fbb2 f3f3 	udiv	r3, r2, r3
 8003526:	4a0e      	ldr	r2, [pc, #56]	@ (8003560 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003528:	68d2      	ldr	r2, [r2, #12]
 800352a:	0a12      	lsrs	r2, r2, #8
 800352c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003530:	fb02 f303 	mul.w	r3, r2, r3
 8003534:	617b      	str	r3, [r7, #20]
    break;
 8003536:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003538:	4b09      	ldr	r3, [pc, #36]	@ (8003560 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	0e5b      	lsrs	r3, r3, #25
 800353e:	f003 0303 	and.w	r3, r3, #3
 8003542:	3301      	adds	r3, #1
 8003544:	005b      	lsls	r3, r3, #1
 8003546:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003548:	697a      	ldr	r2, [r7, #20]
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003550:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003552:	687b      	ldr	r3, [r7, #4]
}
 8003554:	4618      	mov	r0, r3
 8003556:	371c      	adds	r7, #28
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr
 8003560:	40021000 	.word	0x40021000
 8003564:	007a1200 	.word	0x007a1200
 8003568:	00f42400 	.word	0x00f42400

0800356c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b086      	sub	sp, #24
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003574:	2300      	movs	r3, #0
 8003576:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003578:	2300      	movs	r3, #0
 800357a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003584:	2b00      	cmp	r3, #0
 8003586:	f000 8098 	beq.w	80036ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800358a:	2300      	movs	r3, #0
 800358c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800358e:	4b43      	ldr	r3, [pc, #268]	@ (800369c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003592:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d10d      	bne.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800359a:	4b40      	ldr	r3, [pc, #256]	@ (800369c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800359c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800359e:	4a3f      	ldr	r2, [pc, #252]	@ (800369c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80035a6:	4b3d      	ldr	r3, [pc, #244]	@ (800369c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035ae:	60bb      	str	r3, [r7, #8]
 80035b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035b2:	2301      	movs	r3, #1
 80035b4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035b6:	4b3a      	ldr	r3, [pc, #232]	@ (80036a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a39      	ldr	r2, [pc, #228]	@ (80036a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80035bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80035c2:	f7fe ff2b 	bl	800241c <HAL_GetTick>
 80035c6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80035c8:	e009      	b.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035ca:	f7fe ff27 	bl	800241c <HAL_GetTick>
 80035ce:	4602      	mov	r2, r0
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	1ad3      	subs	r3, r2, r3
 80035d4:	2b02      	cmp	r3, #2
 80035d6:	d902      	bls.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80035d8:	2303      	movs	r3, #3
 80035da:	74fb      	strb	r3, [r7, #19]
        break;
 80035dc:	e005      	b.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80035de:	4b30      	ldr	r3, [pc, #192]	@ (80036a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d0ef      	beq.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80035ea:	7cfb      	ldrb	r3, [r7, #19]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d159      	bne.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80035f0:	4b2a      	ldr	r3, [pc, #168]	@ (800369c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035fa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d01e      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003606:	697a      	ldr	r2, [r7, #20]
 8003608:	429a      	cmp	r2, r3
 800360a:	d019      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800360c:	4b23      	ldr	r3, [pc, #140]	@ (800369c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800360e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003612:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003616:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003618:	4b20      	ldr	r3, [pc, #128]	@ (800369c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800361a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800361e:	4a1f      	ldr	r2, [pc, #124]	@ (800369c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003620:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003624:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003628:	4b1c      	ldr	r3, [pc, #112]	@ (800369c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800362a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800362e:	4a1b      	ldr	r2, [pc, #108]	@ (800369c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003630:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003634:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003638:	4a18      	ldr	r2, [pc, #96]	@ (800369c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	2b00      	cmp	r3, #0
 8003648:	d016      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800364a:	f7fe fee7 	bl	800241c <HAL_GetTick>
 800364e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003650:	e00b      	b.n	800366a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003652:	f7fe fee3 	bl	800241c <HAL_GetTick>
 8003656:	4602      	mov	r2, r0
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003660:	4293      	cmp	r3, r2
 8003662:	d902      	bls.n	800366a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003664:	2303      	movs	r3, #3
 8003666:	74fb      	strb	r3, [r7, #19]
            break;
 8003668:	e006      	b.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800366a:	4b0c      	ldr	r3, [pc, #48]	@ (800369c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800366c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003670:	f003 0302 	and.w	r3, r3, #2
 8003674:	2b00      	cmp	r3, #0
 8003676:	d0ec      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003678:	7cfb      	ldrb	r3, [r7, #19]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d10b      	bne.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800367e:	4b07      	ldr	r3, [pc, #28]	@ (800369c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003680:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003684:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800368c:	4903      	ldr	r1, [pc, #12]	@ (800369c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800368e:	4313      	orrs	r3, r2
 8003690:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003694:	e008      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003696:	7cfb      	ldrb	r3, [r7, #19]
 8003698:	74bb      	strb	r3, [r7, #18]
 800369a:	e005      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800369c:	40021000 	.word	0x40021000
 80036a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036a4:	7cfb      	ldrb	r3, [r7, #19]
 80036a6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80036a8:	7c7b      	ldrb	r3, [r7, #17]
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d105      	bne.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036ae:	4ba7      	ldr	r3, [pc, #668]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036b2:	4aa6      	ldr	r2, [pc, #664]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036b8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0301 	and.w	r3, r3, #1
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d00a      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80036c6:	4ba1      	ldr	r3, [pc, #644]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036cc:	f023 0203 	bic.w	r2, r3, #3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	499d      	ldr	r1, [pc, #628]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0302 	and.w	r3, r3, #2
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d00a      	beq.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80036e8:	4b98      	ldr	r3, [pc, #608]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ee:	f023 020c 	bic.w	r2, r3, #12
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	4995      	ldr	r1, [pc, #596]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036f8:	4313      	orrs	r3, r2
 80036fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0304 	and.w	r3, r3, #4
 8003706:	2b00      	cmp	r3, #0
 8003708:	d00a      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800370a:	4b90      	ldr	r3, [pc, #576]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800370c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003710:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	68db      	ldr	r3, [r3, #12]
 8003718:	498c      	ldr	r1, [pc, #560]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800371a:	4313      	orrs	r3, r2
 800371c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0308 	and.w	r3, r3, #8
 8003728:	2b00      	cmp	r3, #0
 800372a:	d00a      	beq.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800372c:	4b87      	ldr	r3, [pc, #540]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800372e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003732:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	4984      	ldr	r1, [pc, #528]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800373c:	4313      	orrs	r3, r2
 800373e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0310 	and.w	r3, r3, #16
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00a      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800374e:	4b7f      	ldr	r3, [pc, #508]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003750:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003754:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	695b      	ldr	r3, [r3, #20]
 800375c:	497b      	ldr	r1, [pc, #492]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800375e:	4313      	orrs	r3, r2
 8003760:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0320 	and.w	r3, r3, #32
 800376c:	2b00      	cmp	r3, #0
 800376e:	d00a      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003770:	4b76      	ldr	r3, [pc, #472]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003776:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	699b      	ldr	r3, [r3, #24]
 800377e:	4973      	ldr	r1, [pc, #460]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003780:	4313      	orrs	r3, r2
 8003782:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800378e:	2b00      	cmp	r3, #0
 8003790:	d00a      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003792:	4b6e      	ldr	r3, [pc, #440]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003794:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003798:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	69db      	ldr	r3, [r3, #28]
 80037a0:	496a      	ldr	r1, [pc, #424]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037a2:	4313      	orrs	r3, r2
 80037a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d00a      	beq.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80037b4:	4b65      	ldr	r3, [pc, #404]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037ba:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6a1b      	ldr	r3, [r3, #32]
 80037c2:	4962      	ldr	r1, [pc, #392]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037c4:	4313      	orrs	r3, r2
 80037c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d00a      	beq.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80037d6:	4b5d      	ldr	r3, [pc, #372]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e4:	4959      	ldr	r1, [pc, #356]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037e6:	4313      	orrs	r3, r2
 80037e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d00a      	beq.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80037f8:	4b54      	ldr	r3, [pc, #336]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80037fe:	f023 0203 	bic.w	r2, r3, #3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003806:	4951      	ldr	r1, [pc, #324]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003808:	4313      	orrs	r3, r2
 800380a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00a      	beq.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800381a:	4b4c      	ldr	r3, [pc, #304]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800381c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003820:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003828:	4948      	ldr	r1, [pc, #288]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800382a:	4313      	orrs	r3, r2
 800382c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003838:	2b00      	cmp	r3, #0
 800383a:	d015      	beq.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800383c:	4b43      	ldr	r3, [pc, #268]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800383e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003842:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800384a:	4940      	ldr	r1, [pc, #256]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800384c:	4313      	orrs	r3, r2
 800384e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003856:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800385a:	d105      	bne.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800385c:	4b3b      	ldr	r3, [pc, #236]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	4a3a      	ldr	r2, [pc, #232]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003862:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003866:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003870:	2b00      	cmp	r3, #0
 8003872:	d015      	beq.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003874:	4b35      	ldr	r3, [pc, #212]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003876:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800387a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003882:	4932      	ldr	r1, [pc, #200]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003884:	4313      	orrs	r3, r2
 8003886:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800388e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003892:	d105      	bne.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003894:	4b2d      	ldr	r3, [pc, #180]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	4a2c      	ldr	r2, [pc, #176]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800389a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800389e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d015      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80038ac:	4b27      	ldr	r3, [pc, #156]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038b2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038ba:	4924      	ldr	r1, [pc, #144]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038bc:	4313      	orrs	r3, r2
 80038be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80038ca:	d105      	bne.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038cc:	4b1f      	ldr	r3, [pc, #124]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	4a1e      	ldr	r2, [pc, #120]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80038d6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d015      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80038e4:	4b19      	ldr	r3, [pc, #100]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038f2:	4916      	ldr	r1, [pc, #88]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038f4:	4313      	orrs	r3, r2
 80038f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003902:	d105      	bne.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003904:	4b11      	ldr	r3, [pc, #68]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	4a10      	ldr	r2, [pc, #64]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800390a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800390e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d019      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800391c:	4b0b      	ldr	r3, [pc, #44]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800391e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003922:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392a:	4908      	ldr	r1, [pc, #32]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800392c:	4313      	orrs	r3, r2
 800392e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003936:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800393a:	d109      	bne.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800393c:	4b03      	ldr	r3, [pc, #12]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	4a02      	ldr	r2, [pc, #8]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003942:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003946:	60d3      	str	r3, [r2, #12]
 8003948:	e002      	b.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800394a:	bf00      	nop
 800394c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003958:	2b00      	cmp	r3, #0
 800395a:	d015      	beq.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800395c:	4b29      	ldr	r3, [pc, #164]	@ (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800395e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003962:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800396a:	4926      	ldr	r1, [pc, #152]	@ (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800396c:	4313      	orrs	r3, r2
 800396e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003976:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800397a:	d105      	bne.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800397c:	4b21      	ldr	r3, [pc, #132]	@ (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	4a20      	ldr	r2, [pc, #128]	@ (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003982:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003986:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003990:	2b00      	cmp	r3, #0
 8003992:	d015      	beq.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003994:	4b1b      	ldr	r3, [pc, #108]	@ (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800399a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039a2:	4918      	ldr	r1, [pc, #96]	@ (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039b2:	d105      	bne.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80039b4:	4b13      	ldr	r3, [pc, #76]	@ (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	4a12      	ldr	r2, [pc, #72]	@ (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80039ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039be:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d015      	beq.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80039cc:	4b0d      	ldr	r3, [pc, #52]	@ (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80039ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80039d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039da:	490a      	ldr	r1, [pc, #40]	@ (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80039dc:	4313      	orrs	r3, r2
 80039de:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80039ea:	d105      	bne.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039ec:	4b05      	ldr	r3, [pc, #20]	@ (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	4a04      	ldr	r2, [pc, #16]	@ (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80039f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039f6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80039f8:	7cbb      	ldrb	r3, [r7, #18]
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3718      	adds	r7, #24
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	40021000 	.word	0x40021000

08003a08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b085      	sub	sp, #20
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d001      	beq.n	8003a20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e054      	b.n	8003aca <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2202      	movs	r2, #2
 8003a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	68da      	ldr	r2, [r3, #12]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f042 0201 	orr.w	r2, r2, #1
 8003a36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a26      	ldr	r2, [pc, #152]	@ (8003ad8 <HAL_TIM_Base_Start_IT+0xd0>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d022      	beq.n	8003a88 <HAL_TIM_Base_Start_IT+0x80>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a4a:	d01d      	beq.n	8003a88 <HAL_TIM_Base_Start_IT+0x80>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a22      	ldr	r2, [pc, #136]	@ (8003adc <HAL_TIM_Base_Start_IT+0xd4>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d018      	beq.n	8003a88 <HAL_TIM_Base_Start_IT+0x80>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a21      	ldr	r2, [pc, #132]	@ (8003ae0 <HAL_TIM_Base_Start_IT+0xd8>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d013      	beq.n	8003a88 <HAL_TIM_Base_Start_IT+0x80>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a1f      	ldr	r2, [pc, #124]	@ (8003ae4 <HAL_TIM_Base_Start_IT+0xdc>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d00e      	beq.n	8003a88 <HAL_TIM_Base_Start_IT+0x80>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a1e      	ldr	r2, [pc, #120]	@ (8003ae8 <HAL_TIM_Base_Start_IT+0xe0>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d009      	beq.n	8003a88 <HAL_TIM_Base_Start_IT+0x80>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a1c      	ldr	r2, [pc, #112]	@ (8003aec <HAL_TIM_Base_Start_IT+0xe4>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d004      	beq.n	8003a88 <HAL_TIM_Base_Start_IT+0x80>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a1b      	ldr	r2, [pc, #108]	@ (8003af0 <HAL_TIM_Base_Start_IT+0xe8>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d115      	bne.n	8003ab4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	689a      	ldr	r2, [r3, #8]
 8003a8e:	4b19      	ldr	r3, [pc, #100]	@ (8003af4 <HAL_TIM_Base_Start_IT+0xec>)
 8003a90:	4013      	ands	r3, r2
 8003a92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2b06      	cmp	r3, #6
 8003a98:	d015      	beq.n	8003ac6 <HAL_TIM_Base_Start_IT+0xbe>
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003aa0:	d011      	beq.n	8003ac6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f042 0201 	orr.w	r2, r2, #1
 8003ab0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ab2:	e008      	b.n	8003ac6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f042 0201 	orr.w	r2, r2, #1
 8003ac2:	601a      	str	r2, [r3, #0]
 8003ac4:	e000      	b.n	8003ac8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ac6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003ac8:	2300      	movs	r3, #0
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3714      	adds	r7, #20
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop
 8003ad8:	40012c00 	.word	0x40012c00
 8003adc:	40000400 	.word	0x40000400
 8003ae0:	40000800 	.word	0x40000800
 8003ae4:	40000c00 	.word	0x40000c00
 8003ae8:	40013400 	.word	0x40013400
 8003aec:	40014000 	.word	0x40014000
 8003af0:	40015000 	.word	0x40015000
 8003af4:	00010007 	.word	0x00010007

08003af8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b082      	sub	sp, #8
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d101      	bne.n	8003b0a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e049      	b.n	8003b9e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d106      	bne.n	8003b24 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	f7fe faa0 	bl	8002064 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2202      	movs	r2, #2
 8003b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	3304      	adds	r3, #4
 8003b34:	4619      	mov	r1, r3
 8003b36:	4610      	mov	r0, r2
 8003b38:	f000 fbb0 	bl	800429c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2201      	movs	r2, #1
 8003b58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2201      	movs	r2, #1
 8003b68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b9c:	2300      	movs	r3, #0
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3708      	adds	r7, #8
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
	...

08003ba8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b084      	sub	sp, #16
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
 8003bb0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d109      	bne.n	8003bcc <HAL_TIM_PWM_Start+0x24>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003bbe:	b2db      	uxtb	r3, r3
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	bf14      	ite	ne
 8003bc4:	2301      	movne	r3, #1
 8003bc6:	2300      	moveq	r3, #0
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	e03c      	b.n	8003c46 <HAL_TIM_PWM_Start+0x9e>
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	2b04      	cmp	r3, #4
 8003bd0:	d109      	bne.n	8003be6 <HAL_TIM_PWM_Start+0x3e>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	bf14      	ite	ne
 8003bde:	2301      	movne	r3, #1
 8003be0:	2300      	moveq	r3, #0
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	e02f      	b.n	8003c46 <HAL_TIM_PWM_Start+0x9e>
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	2b08      	cmp	r3, #8
 8003bea:	d109      	bne.n	8003c00 <HAL_TIM_PWM_Start+0x58>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	bf14      	ite	ne
 8003bf8:	2301      	movne	r3, #1
 8003bfa:	2300      	moveq	r3, #0
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	e022      	b.n	8003c46 <HAL_TIM_PWM_Start+0x9e>
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	2b0c      	cmp	r3, #12
 8003c04:	d109      	bne.n	8003c1a <HAL_TIM_PWM_Start+0x72>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	bf14      	ite	ne
 8003c12:	2301      	movne	r3, #1
 8003c14:	2300      	moveq	r3, #0
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	e015      	b.n	8003c46 <HAL_TIM_PWM_Start+0x9e>
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	2b10      	cmp	r3, #16
 8003c1e:	d109      	bne.n	8003c34 <HAL_TIM_PWM_Start+0x8c>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	bf14      	ite	ne
 8003c2c:	2301      	movne	r3, #1
 8003c2e:	2300      	moveq	r3, #0
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	e008      	b.n	8003c46 <HAL_TIM_PWM_Start+0x9e>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	bf14      	ite	ne
 8003c40:	2301      	movne	r3, #1
 8003c42:	2300      	moveq	r3, #0
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d001      	beq.n	8003c4e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e0a6      	b.n	8003d9c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d104      	bne.n	8003c5e <HAL_TIM_PWM_Start+0xb6>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2202      	movs	r2, #2
 8003c58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c5c:	e023      	b.n	8003ca6 <HAL_TIM_PWM_Start+0xfe>
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	2b04      	cmp	r3, #4
 8003c62:	d104      	bne.n	8003c6e <HAL_TIM_PWM_Start+0xc6>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2202      	movs	r2, #2
 8003c68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c6c:	e01b      	b.n	8003ca6 <HAL_TIM_PWM_Start+0xfe>
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	2b08      	cmp	r3, #8
 8003c72:	d104      	bne.n	8003c7e <HAL_TIM_PWM_Start+0xd6>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2202      	movs	r2, #2
 8003c78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c7c:	e013      	b.n	8003ca6 <HAL_TIM_PWM_Start+0xfe>
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	2b0c      	cmp	r3, #12
 8003c82:	d104      	bne.n	8003c8e <HAL_TIM_PWM_Start+0xe6>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2202      	movs	r2, #2
 8003c88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003c8c:	e00b      	b.n	8003ca6 <HAL_TIM_PWM_Start+0xfe>
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	2b10      	cmp	r3, #16
 8003c92:	d104      	bne.n	8003c9e <HAL_TIM_PWM_Start+0xf6>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2202      	movs	r2, #2
 8003c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c9c:	e003      	b.n	8003ca6 <HAL_TIM_PWM_Start+0xfe>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2202      	movs	r2, #2
 8003ca2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2201      	movs	r2, #1
 8003cac:	6839      	ldr	r1, [r7, #0]
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f000 fed2 	bl	8004a58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a3a      	ldr	r2, [pc, #232]	@ (8003da4 <HAL_TIM_PWM_Start+0x1fc>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d018      	beq.n	8003cf0 <HAL_TIM_PWM_Start+0x148>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a39      	ldr	r2, [pc, #228]	@ (8003da8 <HAL_TIM_PWM_Start+0x200>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d013      	beq.n	8003cf0 <HAL_TIM_PWM_Start+0x148>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a37      	ldr	r2, [pc, #220]	@ (8003dac <HAL_TIM_PWM_Start+0x204>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d00e      	beq.n	8003cf0 <HAL_TIM_PWM_Start+0x148>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a36      	ldr	r2, [pc, #216]	@ (8003db0 <HAL_TIM_PWM_Start+0x208>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d009      	beq.n	8003cf0 <HAL_TIM_PWM_Start+0x148>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a34      	ldr	r2, [pc, #208]	@ (8003db4 <HAL_TIM_PWM_Start+0x20c>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d004      	beq.n	8003cf0 <HAL_TIM_PWM_Start+0x148>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a33      	ldr	r2, [pc, #204]	@ (8003db8 <HAL_TIM_PWM_Start+0x210>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d101      	bne.n	8003cf4 <HAL_TIM_PWM_Start+0x14c>
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e000      	b.n	8003cf6 <HAL_TIM_PWM_Start+0x14e>
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d007      	beq.n	8003d0a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d08:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a25      	ldr	r2, [pc, #148]	@ (8003da4 <HAL_TIM_PWM_Start+0x1fc>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d022      	beq.n	8003d5a <HAL_TIM_PWM_Start+0x1b2>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d1c:	d01d      	beq.n	8003d5a <HAL_TIM_PWM_Start+0x1b2>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a26      	ldr	r2, [pc, #152]	@ (8003dbc <HAL_TIM_PWM_Start+0x214>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d018      	beq.n	8003d5a <HAL_TIM_PWM_Start+0x1b2>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a24      	ldr	r2, [pc, #144]	@ (8003dc0 <HAL_TIM_PWM_Start+0x218>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d013      	beq.n	8003d5a <HAL_TIM_PWM_Start+0x1b2>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a23      	ldr	r2, [pc, #140]	@ (8003dc4 <HAL_TIM_PWM_Start+0x21c>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d00e      	beq.n	8003d5a <HAL_TIM_PWM_Start+0x1b2>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a19      	ldr	r2, [pc, #100]	@ (8003da8 <HAL_TIM_PWM_Start+0x200>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d009      	beq.n	8003d5a <HAL_TIM_PWM_Start+0x1b2>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a18      	ldr	r2, [pc, #96]	@ (8003dac <HAL_TIM_PWM_Start+0x204>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d004      	beq.n	8003d5a <HAL_TIM_PWM_Start+0x1b2>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a18      	ldr	r2, [pc, #96]	@ (8003db8 <HAL_TIM_PWM_Start+0x210>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d115      	bne.n	8003d86 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	689a      	ldr	r2, [r3, #8]
 8003d60:	4b19      	ldr	r3, [pc, #100]	@ (8003dc8 <HAL_TIM_PWM_Start+0x220>)
 8003d62:	4013      	ands	r3, r2
 8003d64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2b06      	cmp	r3, #6
 8003d6a:	d015      	beq.n	8003d98 <HAL_TIM_PWM_Start+0x1f0>
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d72:	d011      	beq.n	8003d98 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f042 0201 	orr.w	r2, r2, #1
 8003d82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d84:	e008      	b.n	8003d98 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f042 0201 	orr.w	r2, r2, #1
 8003d94:	601a      	str	r2, [r3, #0]
 8003d96:	e000      	b.n	8003d9a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d98:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003d9a:	2300      	movs	r3, #0
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3710      	adds	r7, #16
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	40012c00 	.word	0x40012c00
 8003da8:	40013400 	.word	0x40013400
 8003dac:	40014000 	.word	0x40014000
 8003db0:	40014400 	.word	0x40014400
 8003db4:	40014800 	.word	0x40014800
 8003db8:	40015000 	.word	0x40015000
 8003dbc:	40000400 	.word	0x40000400
 8003dc0:	40000800 	.word	0x40000800
 8003dc4:	40000c00 	.word	0x40000c00
 8003dc8:	00010007 	.word	0x00010007

08003dcc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b086      	sub	sp, #24
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
 8003dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d101      	bne.n	8003de0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e097      	b.n	8003f10 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d106      	bne.n	8003dfa <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003df4:	6878      	ldr	r0, [r7, #4]
 8003df6:	f7fe f85d 	bl	8001eb4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2202      	movs	r2, #2
 8003dfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	687a      	ldr	r2, [r7, #4]
 8003e0a:	6812      	ldr	r2, [r2, #0]
 8003e0c:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8003e10:	f023 0307 	bic.w	r3, r3, #7
 8003e14:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	3304      	adds	r3, #4
 8003e1e:	4619      	mov	r1, r3
 8003e20:	4610      	mov	r0, r2
 8003e22:	f000 fa3b 	bl	800429c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	699b      	ldr	r3, [r3, #24]
 8003e34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	6a1b      	ldr	r3, [r3, #32]
 8003e3c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	697a      	ldr	r2, [r7, #20]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e4e:	f023 0303 	bic.w	r3, r3, #3
 8003e52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	689a      	ldr	r2, [r3, #8]
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	699b      	ldr	r3, [r3, #24]
 8003e5c:	021b      	lsls	r3, r3, #8
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	693a      	ldr	r2, [r7, #16]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003e6c:	f023 030c 	bic.w	r3, r3, #12
 8003e70:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e78:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e7c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	68da      	ldr	r2, [r3, #12]
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	69db      	ldr	r3, [r3, #28]
 8003e86:	021b      	lsls	r3, r3, #8
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	693a      	ldr	r2, [r7, #16]
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	011a      	lsls	r2, r3, #4
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	6a1b      	ldr	r3, [r3, #32]
 8003e9a:	031b      	lsls	r3, r3, #12
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	693a      	ldr	r2, [r7, #16]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003eaa:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003eb2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	685a      	ldr	r2, [r3, #4]
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	695b      	ldr	r3, [r3, #20]
 8003ebc:	011b      	lsls	r3, r3, #4
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	68fa      	ldr	r2, [r7, #12]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	697a      	ldr	r2, [r7, #20]
 8003ecc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	693a      	ldr	r2, [r7, #16]
 8003ed4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	68fa      	ldr	r2, [r7, #12]
 8003edc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2201      	movs	r2, #1
 8003efa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2201      	movs	r2, #1
 8003f02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2201      	movs	r2, #1
 8003f0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3718      	adds	r7, #24
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}

08003f18 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f28:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003f30:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003f38:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003f40:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d110      	bne.n	8003f6a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f48:	7bfb      	ldrb	r3, [r7, #15]
 8003f4a:	2b01      	cmp	r3, #1
 8003f4c:	d102      	bne.n	8003f54 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f4e:	7b7b      	ldrb	r3, [r7, #13]
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d001      	beq.n	8003f58 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e089      	b.n	800406c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2202      	movs	r2, #2
 8003f5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2202      	movs	r2, #2
 8003f64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f68:	e031      	b.n	8003fce <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	2b04      	cmp	r3, #4
 8003f6e:	d110      	bne.n	8003f92 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f70:	7bbb      	ldrb	r3, [r7, #14]
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d102      	bne.n	8003f7c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f76:	7b3b      	ldrb	r3, [r7, #12]
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d001      	beq.n	8003f80 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e075      	b.n	800406c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2202      	movs	r2, #2
 8003f84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2202      	movs	r2, #2
 8003f8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f90:	e01d      	b.n	8003fce <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f92:	7bfb      	ldrb	r3, [r7, #15]
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d108      	bne.n	8003faa <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f98:	7bbb      	ldrb	r3, [r7, #14]
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d105      	bne.n	8003faa <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f9e:	7b7b      	ldrb	r3, [r7, #13]
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d102      	bne.n	8003faa <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003fa4:	7b3b      	ldrb	r3, [r7, #12]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d001      	beq.n	8003fae <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e05e      	b.n	800406c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2202      	movs	r2, #2
 8003fb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2202      	movs	r2, #2
 8003fba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2202      	movs	r2, #2
 8003fc2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2202      	movs	r2, #2
 8003fca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d003      	beq.n	8003fdc <HAL_TIM_Encoder_Start_IT+0xc4>
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	2b04      	cmp	r3, #4
 8003fd8:	d010      	beq.n	8003ffc <HAL_TIM_Encoder_Start_IT+0xe4>
 8003fda:	e01f      	b.n	800401c <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	2100      	movs	r1, #0
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f000 fd37 	bl	8004a58 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	68da      	ldr	r2, [r3, #12]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f042 0202 	orr.w	r2, r2, #2
 8003ff8:	60da      	str	r2, [r3, #12]
      break;
 8003ffa:	e02e      	b.n	800405a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	2201      	movs	r2, #1
 8004002:	2104      	movs	r1, #4
 8004004:	4618      	mov	r0, r3
 8004006:	f000 fd27 	bl	8004a58 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	68da      	ldr	r2, [r3, #12]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f042 0204 	orr.w	r2, r2, #4
 8004018:	60da      	str	r2, [r3, #12]
      break;
 800401a:	e01e      	b.n	800405a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	2201      	movs	r2, #1
 8004022:	2100      	movs	r1, #0
 8004024:	4618      	mov	r0, r3
 8004026:	f000 fd17 	bl	8004a58 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	2201      	movs	r2, #1
 8004030:	2104      	movs	r1, #4
 8004032:	4618      	mov	r0, r3
 8004034:	f000 fd10 	bl	8004a58 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	68da      	ldr	r2, [r3, #12]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f042 0202 	orr.w	r2, r2, #2
 8004046:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68da      	ldr	r2, [r3, #12]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f042 0204 	orr.w	r2, r2, #4
 8004056:	60da      	str	r2, [r3, #12]
      break;
 8004058:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f042 0201 	orr.w	r2, r2, #1
 8004068:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800406a:	2300      	movs	r3, #0
}
 800406c:	4618      	mov	r0, r3
 800406e:	3710      	adds	r7, #16
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}

08004074 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b086      	sub	sp, #24
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004080:	2300      	movs	r3, #0
 8004082:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800408a:	2b01      	cmp	r3, #1
 800408c:	d101      	bne.n	8004092 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800408e:	2302      	movs	r3, #2
 8004090:	e0ff      	b.n	8004292 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2201      	movs	r2, #1
 8004096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2b14      	cmp	r3, #20
 800409e:	f200 80f0 	bhi.w	8004282 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80040a2:	a201      	add	r2, pc, #4	@ (adr r2, 80040a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80040a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040a8:	080040fd 	.word	0x080040fd
 80040ac:	08004283 	.word	0x08004283
 80040b0:	08004283 	.word	0x08004283
 80040b4:	08004283 	.word	0x08004283
 80040b8:	0800413d 	.word	0x0800413d
 80040bc:	08004283 	.word	0x08004283
 80040c0:	08004283 	.word	0x08004283
 80040c4:	08004283 	.word	0x08004283
 80040c8:	0800417f 	.word	0x0800417f
 80040cc:	08004283 	.word	0x08004283
 80040d0:	08004283 	.word	0x08004283
 80040d4:	08004283 	.word	0x08004283
 80040d8:	080041bf 	.word	0x080041bf
 80040dc:	08004283 	.word	0x08004283
 80040e0:	08004283 	.word	0x08004283
 80040e4:	08004283 	.word	0x08004283
 80040e8:	08004201 	.word	0x08004201
 80040ec:	08004283 	.word	0x08004283
 80040f0:	08004283 	.word	0x08004283
 80040f4:	08004283 	.word	0x08004283
 80040f8:	08004241 	.word	0x08004241
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	68b9      	ldr	r1, [r7, #8]
 8004102:	4618      	mov	r0, r3
 8004104:	f000 f97e 	bl	8004404 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	699a      	ldr	r2, [r3, #24]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f042 0208 	orr.w	r2, r2, #8
 8004116:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	699a      	ldr	r2, [r3, #24]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f022 0204 	bic.w	r2, r2, #4
 8004126:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	6999      	ldr	r1, [r3, #24]
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	691a      	ldr	r2, [r3, #16]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	430a      	orrs	r2, r1
 8004138:	619a      	str	r2, [r3, #24]
      break;
 800413a:	e0a5      	b.n	8004288 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	68b9      	ldr	r1, [r7, #8]
 8004142:	4618      	mov	r0, r3
 8004144:	f000 f9f8 	bl	8004538 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	699a      	ldr	r2, [r3, #24]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004156:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	699a      	ldr	r2, [r3, #24]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004166:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	6999      	ldr	r1, [r3, #24]
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	691b      	ldr	r3, [r3, #16]
 8004172:	021a      	lsls	r2, r3, #8
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	430a      	orrs	r2, r1
 800417a:	619a      	str	r2, [r3, #24]
      break;
 800417c:	e084      	b.n	8004288 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	68b9      	ldr	r1, [r7, #8]
 8004184:	4618      	mov	r0, r3
 8004186:	f000 fa6b 	bl	8004660 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	69da      	ldr	r2, [r3, #28]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f042 0208 	orr.w	r2, r2, #8
 8004198:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	69da      	ldr	r2, [r3, #28]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f022 0204 	bic.w	r2, r2, #4
 80041a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	69d9      	ldr	r1, [r3, #28]
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	691a      	ldr	r2, [r3, #16]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	430a      	orrs	r2, r1
 80041ba:	61da      	str	r2, [r3, #28]
      break;
 80041bc:	e064      	b.n	8004288 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	68b9      	ldr	r1, [r7, #8]
 80041c4:	4618      	mov	r0, r3
 80041c6:	f000 fadd 	bl	8004784 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	69da      	ldr	r2, [r3, #28]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80041d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	69da      	ldr	r2, [r3, #28]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	69d9      	ldr	r1, [r3, #28]
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	021a      	lsls	r2, r3, #8
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	430a      	orrs	r2, r1
 80041fc:	61da      	str	r2, [r3, #28]
      break;
 80041fe:	e043      	b.n	8004288 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	68b9      	ldr	r1, [r7, #8]
 8004206:	4618      	mov	r0, r3
 8004208:	f000 fb50 	bl	80048ac <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f042 0208 	orr.w	r2, r2, #8
 800421a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f022 0204 	bic.w	r2, r2, #4
 800422a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	691a      	ldr	r2, [r3, #16]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	430a      	orrs	r2, r1
 800423c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800423e:	e023      	b.n	8004288 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	68b9      	ldr	r1, [r7, #8]
 8004246:	4618      	mov	r0, r3
 8004248:	f000 fb9a 	bl	8004980 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800425a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800426a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	691b      	ldr	r3, [r3, #16]
 8004276:	021a      	lsls	r2, r3, #8
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	430a      	orrs	r2, r1
 800427e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004280:	e002      	b.n	8004288 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	75fb      	strb	r3, [r7, #23]
      break;
 8004286:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2200      	movs	r2, #0
 800428c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004290:	7dfb      	ldrb	r3, [r7, #23]
}
 8004292:	4618      	mov	r0, r3
 8004294:	3718      	adds	r7, #24
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop

0800429c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800429c:	b480      	push	{r7}
 800429e:	b085      	sub	sp, #20
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	4a4c      	ldr	r2, [pc, #304]	@ (80043e0 <TIM_Base_SetConfig+0x144>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d017      	beq.n	80042e4 <TIM_Base_SetConfig+0x48>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042ba:	d013      	beq.n	80042e4 <TIM_Base_SetConfig+0x48>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a49      	ldr	r2, [pc, #292]	@ (80043e4 <TIM_Base_SetConfig+0x148>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d00f      	beq.n	80042e4 <TIM_Base_SetConfig+0x48>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	4a48      	ldr	r2, [pc, #288]	@ (80043e8 <TIM_Base_SetConfig+0x14c>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d00b      	beq.n	80042e4 <TIM_Base_SetConfig+0x48>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	4a47      	ldr	r2, [pc, #284]	@ (80043ec <TIM_Base_SetConfig+0x150>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d007      	beq.n	80042e4 <TIM_Base_SetConfig+0x48>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	4a46      	ldr	r2, [pc, #280]	@ (80043f0 <TIM_Base_SetConfig+0x154>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d003      	beq.n	80042e4 <TIM_Base_SetConfig+0x48>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	4a45      	ldr	r2, [pc, #276]	@ (80043f4 <TIM_Base_SetConfig+0x158>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d108      	bne.n	80042f6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	68fa      	ldr	r2, [r7, #12]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a39      	ldr	r2, [pc, #228]	@ (80043e0 <TIM_Base_SetConfig+0x144>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d023      	beq.n	8004346 <TIM_Base_SetConfig+0xaa>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004304:	d01f      	beq.n	8004346 <TIM_Base_SetConfig+0xaa>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a36      	ldr	r2, [pc, #216]	@ (80043e4 <TIM_Base_SetConfig+0x148>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d01b      	beq.n	8004346 <TIM_Base_SetConfig+0xaa>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a35      	ldr	r2, [pc, #212]	@ (80043e8 <TIM_Base_SetConfig+0x14c>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d017      	beq.n	8004346 <TIM_Base_SetConfig+0xaa>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a34      	ldr	r2, [pc, #208]	@ (80043ec <TIM_Base_SetConfig+0x150>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d013      	beq.n	8004346 <TIM_Base_SetConfig+0xaa>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a33      	ldr	r2, [pc, #204]	@ (80043f0 <TIM_Base_SetConfig+0x154>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d00f      	beq.n	8004346 <TIM_Base_SetConfig+0xaa>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a33      	ldr	r2, [pc, #204]	@ (80043f8 <TIM_Base_SetConfig+0x15c>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d00b      	beq.n	8004346 <TIM_Base_SetConfig+0xaa>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4a32      	ldr	r2, [pc, #200]	@ (80043fc <TIM_Base_SetConfig+0x160>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d007      	beq.n	8004346 <TIM_Base_SetConfig+0xaa>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a31      	ldr	r2, [pc, #196]	@ (8004400 <TIM_Base_SetConfig+0x164>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d003      	beq.n	8004346 <TIM_Base_SetConfig+0xaa>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4a2c      	ldr	r2, [pc, #176]	@ (80043f4 <TIM_Base_SetConfig+0x158>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d108      	bne.n	8004358 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800434c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	68fa      	ldr	r2, [r7, #12]
 8004354:	4313      	orrs	r3, r2
 8004356:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	695b      	ldr	r3, [r3, #20]
 8004362:	4313      	orrs	r3, r2
 8004364:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	68fa      	ldr	r2, [r7, #12]
 800436a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	689a      	ldr	r2, [r3, #8]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	4a18      	ldr	r2, [pc, #96]	@ (80043e0 <TIM_Base_SetConfig+0x144>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d013      	beq.n	80043ac <TIM_Base_SetConfig+0x110>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	4a1a      	ldr	r2, [pc, #104]	@ (80043f0 <TIM_Base_SetConfig+0x154>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d00f      	beq.n	80043ac <TIM_Base_SetConfig+0x110>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	4a1a      	ldr	r2, [pc, #104]	@ (80043f8 <TIM_Base_SetConfig+0x15c>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d00b      	beq.n	80043ac <TIM_Base_SetConfig+0x110>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	4a19      	ldr	r2, [pc, #100]	@ (80043fc <TIM_Base_SetConfig+0x160>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d007      	beq.n	80043ac <TIM_Base_SetConfig+0x110>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	4a18      	ldr	r2, [pc, #96]	@ (8004400 <TIM_Base_SetConfig+0x164>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d003      	beq.n	80043ac <TIM_Base_SetConfig+0x110>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	4a13      	ldr	r2, [pc, #76]	@ (80043f4 <TIM_Base_SetConfig+0x158>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d103      	bne.n	80043b4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	691a      	ldr	r2, [r3, #16]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	691b      	ldr	r3, [r3, #16]
 80043be:	f003 0301 	and.w	r3, r3, #1
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d105      	bne.n	80043d2 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	691b      	ldr	r3, [r3, #16]
 80043ca:	f023 0201 	bic.w	r2, r3, #1
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	611a      	str	r2, [r3, #16]
  }
}
 80043d2:	bf00      	nop
 80043d4:	3714      	adds	r7, #20
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	40012c00 	.word	0x40012c00
 80043e4:	40000400 	.word	0x40000400
 80043e8:	40000800 	.word	0x40000800
 80043ec:	40000c00 	.word	0x40000c00
 80043f0:	40013400 	.word	0x40013400
 80043f4:	40015000 	.word	0x40015000
 80043f8:	40014000 	.word	0x40014000
 80043fc:	40014400 	.word	0x40014400
 8004400:	40014800 	.word	0x40014800

08004404 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004404:	b480      	push	{r7}
 8004406:	b087      	sub	sp, #28
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6a1b      	ldr	r3, [r3, #32]
 8004412:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a1b      	ldr	r3, [r3, #32]
 8004418:	f023 0201 	bic.w	r2, r3, #1
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	699b      	ldr	r3, [r3, #24]
 800442a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004432:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004436:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f023 0303 	bic.w	r3, r3, #3
 800443e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	68fa      	ldr	r2, [r7, #12]
 8004446:	4313      	orrs	r3, r2
 8004448:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	f023 0302 	bic.w	r3, r3, #2
 8004450:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	697a      	ldr	r2, [r7, #20]
 8004458:	4313      	orrs	r3, r2
 800445a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4a30      	ldr	r2, [pc, #192]	@ (8004520 <TIM_OC1_SetConfig+0x11c>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d013      	beq.n	800448c <TIM_OC1_SetConfig+0x88>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4a2f      	ldr	r2, [pc, #188]	@ (8004524 <TIM_OC1_SetConfig+0x120>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d00f      	beq.n	800448c <TIM_OC1_SetConfig+0x88>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	4a2e      	ldr	r2, [pc, #184]	@ (8004528 <TIM_OC1_SetConfig+0x124>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d00b      	beq.n	800448c <TIM_OC1_SetConfig+0x88>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4a2d      	ldr	r2, [pc, #180]	@ (800452c <TIM_OC1_SetConfig+0x128>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d007      	beq.n	800448c <TIM_OC1_SetConfig+0x88>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	4a2c      	ldr	r2, [pc, #176]	@ (8004530 <TIM_OC1_SetConfig+0x12c>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d003      	beq.n	800448c <TIM_OC1_SetConfig+0x88>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	4a2b      	ldr	r2, [pc, #172]	@ (8004534 <TIM_OC1_SetConfig+0x130>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d10c      	bne.n	80044a6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	f023 0308 	bic.w	r3, r3, #8
 8004492:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	697a      	ldr	r2, [r7, #20]
 800449a:	4313      	orrs	r3, r2
 800449c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	f023 0304 	bic.w	r3, r3, #4
 80044a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	4a1d      	ldr	r2, [pc, #116]	@ (8004520 <TIM_OC1_SetConfig+0x11c>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d013      	beq.n	80044d6 <TIM_OC1_SetConfig+0xd2>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a1c      	ldr	r2, [pc, #112]	@ (8004524 <TIM_OC1_SetConfig+0x120>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d00f      	beq.n	80044d6 <TIM_OC1_SetConfig+0xd2>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a1b      	ldr	r2, [pc, #108]	@ (8004528 <TIM_OC1_SetConfig+0x124>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d00b      	beq.n	80044d6 <TIM_OC1_SetConfig+0xd2>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a1a      	ldr	r2, [pc, #104]	@ (800452c <TIM_OC1_SetConfig+0x128>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d007      	beq.n	80044d6 <TIM_OC1_SetConfig+0xd2>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4a19      	ldr	r2, [pc, #100]	@ (8004530 <TIM_OC1_SetConfig+0x12c>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d003      	beq.n	80044d6 <TIM_OC1_SetConfig+0xd2>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	4a18      	ldr	r2, [pc, #96]	@ (8004534 <TIM_OC1_SetConfig+0x130>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d111      	bne.n	80044fa <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80044e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	695b      	ldr	r3, [r3, #20]
 80044ea:	693a      	ldr	r2, [r7, #16]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	699b      	ldr	r3, [r3, #24]
 80044f4:	693a      	ldr	r2, [r7, #16]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	693a      	ldr	r2, [r7, #16]
 80044fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	68fa      	ldr	r2, [r7, #12]
 8004504:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	685a      	ldr	r2, [r3, #4]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	697a      	ldr	r2, [r7, #20]
 8004512:	621a      	str	r2, [r3, #32]
}
 8004514:	bf00      	nop
 8004516:	371c      	adds	r7, #28
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr
 8004520:	40012c00 	.word	0x40012c00
 8004524:	40013400 	.word	0x40013400
 8004528:	40014000 	.word	0x40014000
 800452c:	40014400 	.word	0x40014400
 8004530:	40014800 	.word	0x40014800
 8004534:	40015000 	.word	0x40015000

08004538 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004538:	b480      	push	{r7}
 800453a:	b087      	sub	sp, #28
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a1b      	ldr	r3, [r3, #32]
 8004546:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6a1b      	ldr	r3, [r3, #32]
 800454c:	f023 0210 	bic.w	r2, r3, #16
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	699b      	ldr	r3, [r3, #24]
 800455e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004566:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800456a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004572:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	021b      	lsls	r3, r3, #8
 800457a:	68fa      	ldr	r2, [r7, #12]
 800457c:	4313      	orrs	r3, r2
 800457e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	f023 0320 	bic.w	r3, r3, #32
 8004586:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	011b      	lsls	r3, r3, #4
 800458e:	697a      	ldr	r2, [r7, #20]
 8004590:	4313      	orrs	r3, r2
 8004592:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	4a2c      	ldr	r2, [pc, #176]	@ (8004648 <TIM_OC2_SetConfig+0x110>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d007      	beq.n	80045ac <TIM_OC2_SetConfig+0x74>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	4a2b      	ldr	r2, [pc, #172]	@ (800464c <TIM_OC2_SetConfig+0x114>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d003      	beq.n	80045ac <TIM_OC2_SetConfig+0x74>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	4a2a      	ldr	r2, [pc, #168]	@ (8004650 <TIM_OC2_SetConfig+0x118>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d10d      	bne.n	80045c8 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	011b      	lsls	r3, r3, #4
 80045ba:	697a      	ldr	r2, [r7, #20]
 80045bc:	4313      	orrs	r3, r2
 80045be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045c6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	4a1f      	ldr	r2, [pc, #124]	@ (8004648 <TIM_OC2_SetConfig+0x110>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d013      	beq.n	80045f8 <TIM_OC2_SetConfig+0xc0>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	4a1e      	ldr	r2, [pc, #120]	@ (800464c <TIM_OC2_SetConfig+0x114>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d00f      	beq.n	80045f8 <TIM_OC2_SetConfig+0xc0>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	4a1e      	ldr	r2, [pc, #120]	@ (8004654 <TIM_OC2_SetConfig+0x11c>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d00b      	beq.n	80045f8 <TIM_OC2_SetConfig+0xc0>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	4a1d      	ldr	r2, [pc, #116]	@ (8004658 <TIM_OC2_SetConfig+0x120>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d007      	beq.n	80045f8 <TIM_OC2_SetConfig+0xc0>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	4a1c      	ldr	r2, [pc, #112]	@ (800465c <TIM_OC2_SetConfig+0x124>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d003      	beq.n	80045f8 <TIM_OC2_SetConfig+0xc0>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	4a17      	ldr	r2, [pc, #92]	@ (8004650 <TIM_OC2_SetConfig+0x118>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d113      	bne.n	8004620 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80045fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004606:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	695b      	ldr	r3, [r3, #20]
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	693a      	ldr	r2, [r7, #16]
 8004610:	4313      	orrs	r3, r2
 8004612:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	699b      	ldr	r3, [r3, #24]
 8004618:	009b      	lsls	r3, r3, #2
 800461a:	693a      	ldr	r2, [r7, #16]
 800461c:	4313      	orrs	r3, r2
 800461e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	693a      	ldr	r2, [r7, #16]
 8004624:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	68fa      	ldr	r2, [r7, #12]
 800462a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	685a      	ldr	r2, [r3, #4]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	697a      	ldr	r2, [r7, #20]
 8004638:	621a      	str	r2, [r3, #32]
}
 800463a:	bf00      	nop
 800463c:	371c      	adds	r7, #28
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr
 8004646:	bf00      	nop
 8004648:	40012c00 	.word	0x40012c00
 800464c:	40013400 	.word	0x40013400
 8004650:	40015000 	.word	0x40015000
 8004654:	40014000 	.word	0x40014000
 8004658:	40014400 	.word	0x40014400
 800465c:	40014800 	.word	0x40014800

08004660 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004660:	b480      	push	{r7}
 8004662:	b087      	sub	sp, #28
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a1b      	ldr	r3, [r3, #32]
 800466e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a1b      	ldr	r3, [r3, #32]
 8004674:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	69db      	ldr	r3, [r3, #28]
 8004686:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800468e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004692:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f023 0303 	bic.w	r3, r3, #3
 800469a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	68fa      	ldr	r2, [r7, #12]
 80046a2:	4313      	orrs	r3, r2
 80046a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80046ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	021b      	lsls	r3, r3, #8
 80046b4:	697a      	ldr	r2, [r7, #20]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a2b      	ldr	r2, [pc, #172]	@ (800476c <TIM_OC3_SetConfig+0x10c>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d007      	beq.n	80046d2 <TIM_OC3_SetConfig+0x72>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4a2a      	ldr	r2, [pc, #168]	@ (8004770 <TIM_OC3_SetConfig+0x110>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d003      	beq.n	80046d2 <TIM_OC3_SetConfig+0x72>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a29      	ldr	r2, [pc, #164]	@ (8004774 <TIM_OC3_SetConfig+0x114>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d10d      	bne.n	80046ee <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80046d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	021b      	lsls	r3, r3, #8
 80046e0:	697a      	ldr	r2, [r7, #20]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80046ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	4a1e      	ldr	r2, [pc, #120]	@ (800476c <TIM_OC3_SetConfig+0x10c>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d013      	beq.n	800471e <TIM_OC3_SetConfig+0xbe>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	4a1d      	ldr	r2, [pc, #116]	@ (8004770 <TIM_OC3_SetConfig+0x110>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d00f      	beq.n	800471e <TIM_OC3_SetConfig+0xbe>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	4a1d      	ldr	r2, [pc, #116]	@ (8004778 <TIM_OC3_SetConfig+0x118>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d00b      	beq.n	800471e <TIM_OC3_SetConfig+0xbe>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	4a1c      	ldr	r2, [pc, #112]	@ (800477c <TIM_OC3_SetConfig+0x11c>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d007      	beq.n	800471e <TIM_OC3_SetConfig+0xbe>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a1b      	ldr	r2, [pc, #108]	@ (8004780 <TIM_OC3_SetConfig+0x120>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d003      	beq.n	800471e <TIM_OC3_SetConfig+0xbe>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a16      	ldr	r2, [pc, #88]	@ (8004774 <TIM_OC3_SetConfig+0x114>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d113      	bne.n	8004746 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004724:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800472c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	695b      	ldr	r3, [r3, #20]
 8004732:	011b      	lsls	r3, r3, #4
 8004734:	693a      	ldr	r2, [r7, #16]
 8004736:	4313      	orrs	r3, r2
 8004738:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	699b      	ldr	r3, [r3, #24]
 800473e:	011b      	lsls	r3, r3, #4
 8004740:	693a      	ldr	r2, [r7, #16]
 8004742:	4313      	orrs	r3, r2
 8004744:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	693a      	ldr	r2, [r7, #16]
 800474a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	68fa      	ldr	r2, [r7, #12]
 8004750:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	685a      	ldr	r2, [r3, #4]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	697a      	ldr	r2, [r7, #20]
 800475e:	621a      	str	r2, [r3, #32]
}
 8004760:	bf00      	nop
 8004762:	371c      	adds	r7, #28
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr
 800476c:	40012c00 	.word	0x40012c00
 8004770:	40013400 	.word	0x40013400
 8004774:	40015000 	.word	0x40015000
 8004778:	40014000 	.word	0x40014000
 800477c:	40014400 	.word	0x40014400
 8004780:	40014800 	.word	0x40014800

08004784 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004784:	b480      	push	{r7}
 8004786:	b087      	sub	sp, #28
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6a1b      	ldr	r3, [r3, #32]
 8004792:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6a1b      	ldr	r3, [r3, #32]
 8004798:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	69db      	ldr	r3, [r3, #28]
 80047aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80047b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80047b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	021b      	lsls	r3, r3, #8
 80047c6:	68fa      	ldr	r2, [r7, #12]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80047d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	031b      	lsls	r3, r3, #12
 80047da:	697a      	ldr	r2, [r7, #20]
 80047dc:	4313      	orrs	r3, r2
 80047de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a2c      	ldr	r2, [pc, #176]	@ (8004894 <TIM_OC4_SetConfig+0x110>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d007      	beq.n	80047f8 <TIM_OC4_SetConfig+0x74>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a2b      	ldr	r2, [pc, #172]	@ (8004898 <TIM_OC4_SetConfig+0x114>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d003      	beq.n	80047f8 <TIM_OC4_SetConfig+0x74>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a2a      	ldr	r2, [pc, #168]	@ (800489c <TIM_OC4_SetConfig+0x118>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d10d      	bne.n	8004814 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80047fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	68db      	ldr	r3, [r3, #12]
 8004804:	031b      	lsls	r3, r3, #12
 8004806:	697a      	ldr	r2, [r7, #20]
 8004808:	4313      	orrs	r3, r2
 800480a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004812:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	4a1f      	ldr	r2, [pc, #124]	@ (8004894 <TIM_OC4_SetConfig+0x110>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d013      	beq.n	8004844 <TIM_OC4_SetConfig+0xc0>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	4a1e      	ldr	r2, [pc, #120]	@ (8004898 <TIM_OC4_SetConfig+0x114>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d00f      	beq.n	8004844 <TIM_OC4_SetConfig+0xc0>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	4a1e      	ldr	r2, [pc, #120]	@ (80048a0 <TIM_OC4_SetConfig+0x11c>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d00b      	beq.n	8004844 <TIM_OC4_SetConfig+0xc0>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	4a1d      	ldr	r2, [pc, #116]	@ (80048a4 <TIM_OC4_SetConfig+0x120>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d007      	beq.n	8004844 <TIM_OC4_SetConfig+0xc0>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	4a1c      	ldr	r2, [pc, #112]	@ (80048a8 <TIM_OC4_SetConfig+0x124>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d003      	beq.n	8004844 <TIM_OC4_SetConfig+0xc0>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	4a17      	ldr	r2, [pc, #92]	@ (800489c <TIM_OC4_SetConfig+0x118>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d113      	bne.n	800486c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800484a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004852:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	695b      	ldr	r3, [r3, #20]
 8004858:	019b      	lsls	r3, r3, #6
 800485a:	693a      	ldr	r2, [r7, #16]
 800485c:	4313      	orrs	r3, r2
 800485e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	699b      	ldr	r3, [r3, #24]
 8004864:	019b      	lsls	r3, r3, #6
 8004866:	693a      	ldr	r2, [r7, #16]
 8004868:	4313      	orrs	r3, r2
 800486a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	693a      	ldr	r2, [r7, #16]
 8004870:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	68fa      	ldr	r2, [r7, #12]
 8004876:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	685a      	ldr	r2, [r3, #4]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	697a      	ldr	r2, [r7, #20]
 8004884:	621a      	str	r2, [r3, #32]
}
 8004886:	bf00      	nop
 8004888:	371c      	adds	r7, #28
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop
 8004894:	40012c00 	.word	0x40012c00
 8004898:	40013400 	.word	0x40013400
 800489c:	40015000 	.word	0x40015000
 80048a0:	40014000 	.word	0x40014000
 80048a4:	40014400 	.word	0x40014400
 80048a8:	40014800 	.word	0x40014800

080048ac <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b087      	sub	sp, #28
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
 80048b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a1b      	ldr	r3, [r3, #32]
 80048ba:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6a1b      	ldr	r3, [r3, #32]
 80048c0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68fa      	ldr	r2, [r7, #12]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80048f0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	041b      	lsls	r3, r3, #16
 80048f8:	693a      	ldr	r2, [r7, #16]
 80048fa:	4313      	orrs	r3, r2
 80048fc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a19      	ldr	r2, [pc, #100]	@ (8004968 <TIM_OC5_SetConfig+0xbc>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d013      	beq.n	800492e <TIM_OC5_SetConfig+0x82>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	4a18      	ldr	r2, [pc, #96]	@ (800496c <TIM_OC5_SetConfig+0xc0>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d00f      	beq.n	800492e <TIM_OC5_SetConfig+0x82>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4a17      	ldr	r2, [pc, #92]	@ (8004970 <TIM_OC5_SetConfig+0xc4>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d00b      	beq.n	800492e <TIM_OC5_SetConfig+0x82>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a16      	ldr	r2, [pc, #88]	@ (8004974 <TIM_OC5_SetConfig+0xc8>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d007      	beq.n	800492e <TIM_OC5_SetConfig+0x82>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a15      	ldr	r2, [pc, #84]	@ (8004978 <TIM_OC5_SetConfig+0xcc>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d003      	beq.n	800492e <TIM_OC5_SetConfig+0x82>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a14      	ldr	r2, [pc, #80]	@ (800497c <TIM_OC5_SetConfig+0xd0>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d109      	bne.n	8004942 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004934:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	695b      	ldr	r3, [r3, #20]
 800493a:	021b      	lsls	r3, r3, #8
 800493c:	697a      	ldr	r2, [r7, #20]
 800493e:	4313      	orrs	r3, r2
 8004940:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	697a      	ldr	r2, [r7, #20]
 8004946:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	68fa      	ldr	r2, [r7, #12]
 800494c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	685a      	ldr	r2, [r3, #4]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	693a      	ldr	r2, [r7, #16]
 800495a:	621a      	str	r2, [r3, #32]
}
 800495c:	bf00      	nop
 800495e:	371c      	adds	r7, #28
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr
 8004968:	40012c00 	.word	0x40012c00
 800496c:	40013400 	.word	0x40013400
 8004970:	40014000 	.word	0x40014000
 8004974:	40014400 	.word	0x40014400
 8004978:	40014800 	.word	0x40014800
 800497c:	40015000 	.word	0x40015000

08004980 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004980:	b480      	push	{r7}
 8004982:	b087      	sub	sp, #28
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a1b      	ldr	r3, [r3, #32]
 800498e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a1b      	ldr	r3, [r3, #32]
 8004994:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80049ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	021b      	lsls	r3, r3, #8
 80049ba:	68fa      	ldr	r2, [r7, #12]
 80049bc:	4313      	orrs	r3, r2
 80049be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80049c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	051b      	lsls	r3, r3, #20
 80049ce:	693a      	ldr	r2, [r7, #16]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	4a1a      	ldr	r2, [pc, #104]	@ (8004a40 <TIM_OC6_SetConfig+0xc0>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d013      	beq.n	8004a04 <TIM_OC6_SetConfig+0x84>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a19      	ldr	r2, [pc, #100]	@ (8004a44 <TIM_OC6_SetConfig+0xc4>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d00f      	beq.n	8004a04 <TIM_OC6_SetConfig+0x84>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	4a18      	ldr	r2, [pc, #96]	@ (8004a48 <TIM_OC6_SetConfig+0xc8>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d00b      	beq.n	8004a04 <TIM_OC6_SetConfig+0x84>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	4a17      	ldr	r2, [pc, #92]	@ (8004a4c <TIM_OC6_SetConfig+0xcc>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d007      	beq.n	8004a04 <TIM_OC6_SetConfig+0x84>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a16      	ldr	r2, [pc, #88]	@ (8004a50 <TIM_OC6_SetConfig+0xd0>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d003      	beq.n	8004a04 <TIM_OC6_SetConfig+0x84>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a15      	ldr	r2, [pc, #84]	@ (8004a54 <TIM_OC6_SetConfig+0xd4>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d109      	bne.n	8004a18 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a0a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	695b      	ldr	r3, [r3, #20]
 8004a10:	029b      	lsls	r3, r3, #10
 8004a12:	697a      	ldr	r2, [r7, #20]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	697a      	ldr	r2, [r7, #20]
 8004a1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	68fa      	ldr	r2, [r7, #12]
 8004a22:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	685a      	ldr	r2, [r3, #4]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	693a      	ldr	r2, [r7, #16]
 8004a30:	621a      	str	r2, [r3, #32]
}
 8004a32:	bf00      	nop
 8004a34:	371c      	adds	r7, #28
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr
 8004a3e:	bf00      	nop
 8004a40:	40012c00 	.word	0x40012c00
 8004a44:	40013400 	.word	0x40013400
 8004a48:	40014000 	.word	0x40014000
 8004a4c:	40014400 	.word	0x40014400
 8004a50:	40014800 	.word	0x40014800
 8004a54:	40015000 	.word	0x40015000

08004a58 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b087      	sub	sp, #28
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	60b9      	str	r1, [r7, #8]
 8004a62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	f003 031f 	and.w	r3, r3, #31
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	6a1a      	ldr	r2, [r3, #32]
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	43db      	mvns	r3, r3
 8004a7a:	401a      	ands	r2, r3
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6a1a      	ldr	r2, [r3, #32]
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	f003 031f 	and.w	r3, r3, #31
 8004a8a:	6879      	ldr	r1, [r7, #4]
 8004a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a90:	431a      	orrs	r2, r3
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	621a      	str	r2, [r3, #32]
}
 8004a96:	bf00      	nop
 8004a98:	371c      	adds	r7, #28
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa0:	4770      	bx	lr
	...

08004aa4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b085      	sub	sp, #20
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
 8004aac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d101      	bne.n	8004abc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ab8:	2302      	movs	r3, #2
 8004aba:	e074      	b.n	8004ba6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2202      	movs	r2, #2
 8004ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a34      	ldr	r2, [pc, #208]	@ (8004bb4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d009      	beq.n	8004afa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a33      	ldr	r2, [pc, #204]	@ (8004bb8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d004      	beq.n	8004afa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a31      	ldr	r2, [pc, #196]	@ (8004bbc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d108      	bne.n	8004b0c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004b00:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	68fa      	ldr	r2, [r7, #12]
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004b12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	68fa      	ldr	r2, [r7, #12]
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	68fa      	ldr	r2, [r7, #12]
 8004b28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a21      	ldr	r2, [pc, #132]	@ (8004bb4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d022      	beq.n	8004b7a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b3c:	d01d      	beq.n	8004b7a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a1f      	ldr	r2, [pc, #124]	@ (8004bc0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d018      	beq.n	8004b7a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a1d      	ldr	r2, [pc, #116]	@ (8004bc4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d013      	beq.n	8004b7a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a1c      	ldr	r2, [pc, #112]	@ (8004bc8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d00e      	beq.n	8004b7a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a15      	ldr	r2, [pc, #84]	@ (8004bb8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d009      	beq.n	8004b7a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a18      	ldr	r2, [pc, #96]	@ (8004bcc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d004      	beq.n	8004b7a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a11      	ldr	r2, [pc, #68]	@ (8004bbc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d10c      	bne.n	8004b94 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	68ba      	ldr	r2, [r7, #8]
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	68ba      	ldr	r2, [r7, #8]
 8004b92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004ba4:	2300      	movs	r3, #0
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3714      	adds	r7, #20
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr
 8004bb2:	bf00      	nop
 8004bb4:	40012c00 	.word	0x40012c00
 8004bb8:	40013400 	.word	0x40013400
 8004bbc:	40015000 	.word	0x40015000
 8004bc0:	40000400 	.word	0x40000400
 8004bc4:	40000800 	.word	0x40000800
 8004bc8:	40000c00 	.word	0x40000c00
 8004bcc:	40014000 	.word	0x40014000

08004bd0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b082      	sub	sp, #8
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d101      	bne.n	8004be2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	e042      	b.n	8004c68 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d106      	bne.n	8004bfa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bf4:	6878      	ldr	r0, [r7, #4]
 8004bf6:	f7fd fb2b 	bl	8002250 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2224      	movs	r2, #36	@ 0x24
 8004bfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	681a      	ldr	r2, [r3, #0]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f022 0201 	bic.w	r2, r2, #1
 8004c10:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d002      	beq.n	8004c20 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f000 fb24 	bl	8005268 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004c20:	6878      	ldr	r0, [r7, #4]
 8004c22:	f000 f825 	bl	8004c70 <UART_SetConfig>
 8004c26:	4603      	mov	r3, r0
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d101      	bne.n	8004c30 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e01b      	b.n	8004c68 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	685a      	ldr	r2, [r3, #4]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004c3e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	689a      	ldr	r2, [r3, #8]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004c4e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f042 0201 	orr.w	r2, r2, #1
 8004c5e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004c60:	6878      	ldr	r0, [r7, #4]
 8004c62:	f000 fba3 	bl	80053ac <UART_CheckIdleState>
 8004c66:	4603      	mov	r3, r0
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3708      	adds	r7, #8
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c74:	b08c      	sub	sp, #48	@ 0x30
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	689a      	ldr	r2, [r3, #8]
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	691b      	ldr	r3, [r3, #16]
 8004c88:	431a      	orrs	r2, r3
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	695b      	ldr	r3, [r3, #20]
 8004c8e:	431a      	orrs	r2, r3
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	69db      	ldr	r3, [r3, #28]
 8004c94:	4313      	orrs	r3, r2
 8004c96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	4baa      	ldr	r3, [pc, #680]	@ (8004f48 <UART_SetConfig+0x2d8>)
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	697a      	ldr	r2, [r7, #20]
 8004ca4:	6812      	ldr	r2, [r2, #0]
 8004ca6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ca8:	430b      	orrs	r3, r1
 8004caa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	68da      	ldr	r2, [r3, #12]
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	430a      	orrs	r2, r1
 8004cc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	699b      	ldr	r3, [r3, #24]
 8004cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a9f      	ldr	r2, [pc, #636]	@ (8004f4c <UART_SetConfig+0x2dc>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d004      	beq.n	8004cdc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	6a1b      	ldr	r3, [r3, #32]
 8004cd6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004ce6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004cea:	697a      	ldr	r2, [r7, #20]
 8004cec:	6812      	ldr	r2, [r2, #0]
 8004cee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004cf0:	430b      	orrs	r3, r1
 8004cf2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cfa:	f023 010f 	bic.w	r1, r3, #15
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	430a      	orrs	r2, r1
 8004d08:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a90      	ldr	r2, [pc, #576]	@ (8004f50 <UART_SetConfig+0x2e0>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d125      	bne.n	8004d60 <UART_SetConfig+0xf0>
 8004d14:	4b8f      	ldr	r3, [pc, #572]	@ (8004f54 <UART_SetConfig+0x2e4>)
 8004d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d1a:	f003 0303 	and.w	r3, r3, #3
 8004d1e:	2b03      	cmp	r3, #3
 8004d20:	d81a      	bhi.n	8004d58 <UART_SetConfig+0xe8>
 8004d22:	a201      	add	r2, pc, #4	@ (adr r2, 8004d28 <UART_SetConfig+0xb8>)
 8004d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d28:	08004d39 	.word	0x08004d39
 8004d2c:	08004d49 	.word	0x08004d49
 8004d30:	08004d41 	.word	0x08004d41
 8004d34:	08004d51 	.word	0x08004d51
 8004d38:	2301      	movs	r3, #1
 8004d3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d3e:	e116      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004d40:	2302      	movs	r3, #2
 8004d42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d46:	e112      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004d48:	2304      	movs	r3, #4
 8004d4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d4e:	e10e      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004d50:	2308      	movs	r3, #8
 8004d52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d56:	e10a      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004d58:	2310      	movs	r3, #16
 8004d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d5e:	e106      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a7c      	ldr	r2, [pc, #496]	@ (8004f58 <UART_SetConfig+0x2e8>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d138      	bne.n	8004ddc <UART_SetConfig+0x16c>
 8004d6a:	4b7a      	ldr	r3, [pc, #488]	@ (8004f54 <UART_SetConfig+0x2e4>)
 8004d6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d70:	f003 030c 	and.w	r3, r3, #12
 8004d74:	2b0c      	cmp	r3, #12
 8004d76:	d82d      	bhi.n	8004dd4 <UART_SetConfig+0x164>
 8004d78:	a201      	add	r2, pc, #4	@ (adr r2, 8004d80 <UART_SetConfig+0x110>)
 8004d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d7e:	bf00      	nop
 8004d80:	08004db5 	.word	0x08004db5
 8004d84:	08004dd5 	.word	0x08004dd5
 8004d88:	08004dd5 	.word	0x08004dd5
 8004d8c:	08004dd5 	.word	0x08004dd5
 8004d90:	08004dc5 	.word	0x08004dc5
 8004d94:	08004dd5 	.word	0x08004dd5
 8004d98:	08004dd5 	.word	0x08004dd5
 8004d9c:	08004dd5 	.word	0x08004dd5
 8004da0:	08004dbd 	.word	0x08004dbd
 8004da4:	08004dd5 	.word	0x08004dd5
 8004da8:	08004dd5 	.word	0x08004dd5
 8004dac:	08004dd5 	.word	0x08004dd5
 8004db0:	08004dcd 	.word	0x08004dcd
 8004db4:	2300      	movs	r3, #0
 8004db6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dba:	e0d8      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004dbc:	2302      	movs	r3, #2
 8004dbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dc2:	e0d4      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004dc4:	2304      	movs	r3, #4
 8004dc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dca:	e0d0      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004dcc:	2308      	movs	r3, #8
 8004dce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dd2:	e0cc      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004dd4:	2310      	movs	r3, #16
 8004dd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dda:	e0c8      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a5e      	ldr	r2, [pc, #376]	@ (8004f5c <UART_SetConfig+0x2ec>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d125      	bne.n	8004e32 <UART_SetConfig+0x1c2>
 8004de6:	4b5b      	ldr	r3, [pc, #364]	@ (8004f54 <UART_SetConfig+0x2e4>)
 8004de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dec:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004df0:	2b30      	cmp	r3, #48	@ 0x30
 8004df2:	d016      	beq.n	8004e22 <UART_SetConfig+0x1b2>
 8004df4:	2b30      	cmp	r3, #48	@ 0x30
 8004df6:	d818      	bhi.n	8004e2a <UART_SetConfig+0x1ba>
 8004df8:	2b20      	cmp	r3, #32
 8004dfa:	d00a      	beq.n	8004e12 <UART_SetConfig+0x1a2>
 8004dfc:	2b20      	cmp	r3, #32
 8004dfe:	d814      	bhi.n	8004e2a <UART_SetConfig+0x1ba>
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d002      	beq.n	8004e0a <UART_SetConfig+0x19a>
 8004e04:	2b10      	cmp	r3, #16
 8004e06:	d008      	beq.n	8004e1a <UART_SetConfig+0x1aa>
 8004e08:	e00f      	b.n	8004e2a <UART_SetConfig+0x1ba>
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e10:	e0ad      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004e12:	2302      	movs	r3, #2
 8004e14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e18:	e0a9      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004e1a:	2304      	movs	r3, #4
 8004e1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e20:	e0a5      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004e22:	2308      	movs	r3, #8
 8004e24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e28:	e0a1      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004e2a:	2310      	movs	r3, #16
 8004e2c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e30:	e09d      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a4a      	ldr	r2, [pc, #296]	@ (8004f60 <UART_SetConfig+0x2f0>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d125      	bne.n	8004e88 <UART_SetConfig+0x218>
 8004e3c:	4b45      	ldr	r3, [pc, #276]	@ (8004f54 <UART_SetConfig+0x2e4>)
 8004e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e42:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004e46:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e48:	d016      	beq.n	8004e78 <UART_SetConfig+0x208>
 8004e4a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e4c:	d818      	bhi.n	8004e80 <UART_SetConfig+0x210>
 8004e4e:	2b80      	cmp	r3, #128	@ 0x80
 8004e50:	d00a      	beq.n	8004e68 <UART_SetConfig+0x1f8>
 8004e52:	2b80      	cmp	r3, #128	@ 0x80
 8004e54:	d814      	bhi.n	8004e80 <UART_SetConfig+0x210>
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d002      	beq.n	8004e60 <UART_SetConfig+0x1f0>
 8004e5a:	2b40      	cmp	r3, #64	@ 0x40
 8004e5c:	d008      	beq.n	8004e70 <UART_SetConfig+0x200>
 8004e5e:	e00f      	b.n	8004e80 <UART_SetConfig+0x210>
 8004e60:	2300      	movs	r3, #0
 8004e62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e66:	e082      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004e68:	2302      	movs	r3, #2
 8004e6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e6e:	e07e      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004e70:	2304      	movs	r3, #4
 8004e72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e76:	e07a      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004e78:	2308      	movs	r3, #8
 8004e7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e7e:	e076      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004e80:	2310      	movs	r3, #16
 8004e82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e86:	e072      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a35      	ldr	r2, [pc, #212]	@ (8004f64 <UART_SetConfig+0x2f4>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d12a      	bne.n	8004ee8 <UART_SetConfig+0x278>
 8004e92:	4b30      	ldr	r3, [pc, #192]	@ (8004f54 <UART_SetConfig+0x2e4>)
 8004e94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e98:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ea0:	d01a      	beq.n	8004ed8 <UART_SetConfig+0x268>
 8004ea2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ea6:	d81b      	bhi.n	8004ee0 <UART_SetConfig+0x270>
 8004ea8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004eac:	d00c      	beq.n	8004ec8 <UART_SetConfig+0x258>
 8004eae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004eb2:	d815      	bhi.n	8004ee0 <UART_SetConfig+0x270>
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d003      	beq.n	8004ec0 <UART_SetConfig+0x250>
 8004eb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ebc:	d008      	beq.n	8004ed0 <UART_SetConfig+0x260>
 8004ebe:	e00f      	b.n	8004ee0 <UART_SetConfig+0x270>
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ec6:	e052      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004ec8:	2302      	movs	r3, #2
 8004eca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ece:	e04e      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004ed0:	2304      	movs	r3, #4
 8004ed2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ed6:	e04a      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004ed8:	2308      	movs	r3, #8
 8004eda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ede:	e046      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004ee0:	2310      	movs	r3, #16
 8004ee2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ee6:	e042      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a17      	ldr	r2, [pc, #92]	@ (8004f4c <UART_SetConfig+0x2dc>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d13a      	bne.n	8004f68 <UART_SetConfig+0x2f8>
 8004ef2:	4b18      	ldr	r3, [pc, #96]	@ (8004f54 <UART_SetConfig+0x2e4>)
 8004ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ef8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004efc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f00:	d01a      	beq.n	8004f38 <UART_SetConfig+0x2c8>
 8004f02:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f06:	d81b      	bhi.n	8004f40 <UART_SetConfig+0x2d0>
 8004f08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f0c:	d00c      	beq.n	8004f28 <UART_SetConfig+0x2b8>
 8004f0e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f12:	d815      	bhi.n	8004f40 <UART_SetConfig+0x2d0>
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d003      	beq.n	8004f20 <UART_SetConfig+0x2b0>
 8004f18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f1c:	d008      	beq.n	8004f30 <UART_SetConfig+0x2c0>
 8004f1e:	e00f      	b.n	8004f40 <UART_SetConfig+0x2d0>
 8004f20:	2300      	movs	r3, #0
 8004f22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f26:	e022      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004f28:	2302      	movs	r3, #2
 8004f2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f2e:	e01e      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004f30:	2304      	movs	r3, #4
 8004f32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f36:	e01a      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004f38:	2308      	movs	r3, #8
 8004f3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f3e:	e016      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004f40:	2310      	movs	r3, #16
 8004f42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f46:	e012      	b.n	8004f6e <UART_SetConfig+0x2fe>
 8004f48:	cfff69f3 	.word	0xcfff69f3
 8004f4c:	40008000 	.word	0x40008000
 8004f50:	40013800 	.word	0x40013800
 8004f54:	40021000 	.word	0x40021000
 8004f58:	40004400 	.word	0x40004400
 8004f5c:	40004800 	.word	0x40004800
 8004f60:	40004c00 	.word	0x40004c00
 8004f64:	40005000 	.word	0x40005000
 8004f68:	2310      	movs	r3, #16
 8004f6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4aae      	ldr	r2, [pc, #696]	@ (800522c <UART_SetConfig+0x5bc>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	f040 8097 	bne.w	80050a8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004f7a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004f7e:	2b08      	cmp	r3, #8
 8004f80:	d823      	bhi.n	8004fca <UART_SetConfig+0x35a>
 8004f82:	a201      	add	r2, pc, #4	@ (adr r2, 8004f88 <UART_SetConfig+0x318>)
 8004f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f88:	08004fad 	.word	0x08004fad
 8004f8c:	08004fcb 	.word	0x08004fcb
 8004f90:	08004fb5 	.word	0x08004fb5
 8004f94:	08004fcb 	.word	0x08004fcb
 8004f98:	08004fbb 	.word	0x08004fbb
 8004f9c:	08004fcb 	.word	0x08004fcb
 8004fa0:	08004fcb 	.word	0x08004fcb
 8004fa4:	08004fcb 	.word	0x08004fcb
 8004fa8:	08004fc3 	.word	0x08004fc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fac:	f7fe fa6c 	bl	8003488 <HAL_RCC_GetPCLK1Freq>
 8004fb0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004fb2:	e010      	b.n	8004fd6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004fb4:	4b9e      	ldr	r3, [pc, #632]	@ (8005230 <UART_SetConfig+0x5c0>)
 8004fb6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004fb8:	e00d      	b.n	8004fd6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004fba:	f7fe f9f7 	bl	80033ac <HAL_RCC_GetSysClockFreq>
 8004fbe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004fc0:	e009      	b.n	8004fd6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004fc6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004fc8:	e005      	b.n	8004fd6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004fd4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	f000 8130 	beq.w	800523e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe2:	4a94      	ldr	r2, [pc, #592]	@ (8005234 <UART_SetConfig+0x5c4>)
 8004fe4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004fe8:	461a      	mov	r2, r3
 8004fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fec:	fbb3 f3f2 	udiv	r3, r3, r2
 8004ff0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	685a      	ldr	r2, [r3, #4]
 8004ff6:	4613      	mov	r3, r2
 8004ff8:	005b      	lsls	r3, r3, #1
 8004ffa:	4413      	add	r3, r2
 8004ffc:	69ba      	ldr	r2, [r7, #24]
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d305      	bcc.n	800500e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005008:	69ba      	ldr	r2, [r7, #24]
 800500a:	429a      	cmp	r2, r3
 800500c:	d903      	bls.n	8005016 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005014:	e113      	b.n	800523e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005018:	2200      	movs	r2, #0
 800501a:	60bb      	str	r3, [r7, #8]
 800501c:	60fa      	str	r2, [r7, #12]
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005022:	4a84      	ldr	r2, [pc, #528]	@ (8005234 <UART_SetConfig+0x5c4>)
 8005024:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005028:	b29b      	uxth	r3, r3
 800502a:	2200      	movs	r2, #0
 800502c:	603b      	str	r3, [r7, #0]
 800502e:	607a      	str	r2, [r7, #4]
 8005030:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005034:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005038:	f7fb fd34 	bl	8000aa4 <__aeabi_uldivmod>
 800503c:	4602      	mov	r2, r0
 800503e:	460b      	mov	r3, r1
 8005040:	4610      	mov	r0, r2
 8005042:	4619      	mov	r1, r3
 8005044:	f04f 0200 	mov.w	r2, #0
 8005048:	f04f 0300 	mov.w	r3, #0
 800504c:	020b      	lsls	r3, r1, #8
 800504e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005052:	0202      	lsls	r2, r0, #8
 8005054:	6979      	ldr	r1, [r7, #20]
 8005056:	6849      	ldr	r1, [r1, #4]
 8005058:	0849      	lsrs	r1, r1, #1
 800505a:	2000      	movs	r0, #0
 800505c:	460c      	mov	r4, r1
 800505e:	4605      	mov	r5, r0
 8005060:	eb12 0804 	adds.w	r8, r2, r4
 8005064:	eb43 0905 	adc.w	r9, r3, r5
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	469a      	mov	sl, r3
 8005070:	4693      	mov	fp, r2
 8005072:	4652      	mov	r2, sl
 8005074:	465b      	mov	r3, fp
 8005076:	4640      	mov	r0, r8
 8005078:	4649      	mov	r1, r9
 800507a:	f7fb fd13 	bl	8000aa4 <__aeabi_uldivmod>
 800507e:	4602      	mov	r2, r0
 8005080:	460b      	mov	r3, r1
 8005082:	4613      	mov	r3, r2
 8005084:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005086:	6a3b      	ldr	r3, [r7, #32]
 8005088:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800508c:	d308      	bcc.n	80050a0 <UART_SetConfig+0x430>
 800508e:	6a3b      	ldr	r3, [r7, #32]
 8005090:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005094:	d204      	bcs.n	80050a0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	6a3a      	ldr	r2, [r7, #32]
 800509c:	60da      	str	r2, [r3, #12]
 800509e:	e0ce      	b.n	800523e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80050a6:	e0ca      	b.n	800523e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	69db      	ldr	r3, [r3, #28]
 80050ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050b0:	d166      	bne.n	8005180 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80050b2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80050b6:	2b08      	cmp	r3, #8
 80050b8:	d827      	bhi.n	800510a <UART_SetConfig+0x49a>
 80050ba:	a201      	add	r2, pc, #4	@ (adr r2, 80050c0 <UART_SetConfig+0x450>)
 80050bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050c0:	080050e5 	.word	0x080050e5
 80050c4:	080050ed 	.word	0x080050ed
 80050c8:	080050f5 	.word	0x080050f5
 80050cc:	0800510b 	.word	0x0800510b
 80050d0:	080050fb 	.word	0x080050fb
 80050d4:	0800510b 	.word	0x0800510b
 80050d8:	0800510b 	.word	0x0800510b
 80050dc:	0800510b 	.word	0x0800510b
 80050e0:	08005103 	.word	0x08005103
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050e4:	f7fe f9d0 	bl	8003488 <HAL_RCC_GetPCLK1Freq>
 80050e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80050ea:	e014      	b.n	8005116 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050ec:	f7fe f9e2 	bl	80034b4 <HAL_RCC_GetPCLK2Freq>
 80050f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80050f2:	e010      	b.n	8005116 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050f4:	4b4e      	ldr	r3, [pc, #312]	@ (8005230 <UART_SetConfig+0x5c0>)
 80050f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80050f8:	e00d      	b.n	8005116 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050fa:	f7fe f957 	bl	80033ac <HAL_RCC_GetSysClockFreq>
 80050fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005100:	e009      	b.n	8005116 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005102:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005106:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005108:	e005      	b.n	8005116 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800510a:	2300      	movs	r3, #0
 800510c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005114:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005118:	2b00      	cmp	r3, #0
 800511a:	f000 8090 	beq.w	800523e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005122:	4a44      	ldr	r2, [pc, #272]	@ (8005234 <UART_SetConfig+0x5c4>)
 8005124:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005128:	461a      	mov	r2, r3
 800512a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800512c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005130:	005a      	lsls	r2, r3, #1
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	085b      	lsrs	r3, r3, #1
 8005138:	441a      	add	r2, r3
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005142:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005144:	6a3b      	ldr	r3, [r7, #32]
 8005146:	2b0f      	cmp	r3, #15
 8005148:	d916      	bls.n	8005178 <UART_SetConfig+0x508>
 800514a:	6a3b      	ldr	r3, [r7, #32]
 800514c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005150:	d212      	bcs.n	8005178 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005152:	6a3b      	ldr	r3, [r7, #32]
 8005154:	b29b      	uxth	r3, r3
 8005156:	f023 030f 	bic.w	r3, r3, #15
 800515a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800515c:	6a3b      	ldr	r3, [r7, #32]
 800515e:	085b      	lsrs	r3, r3, #1
 8005160:	b29b      	uxth	r3, r3
 8005162:	f003 0307 	and.w	r3, r3, #7
 8005166:	b29a      	uxth	r2, r3
 8005168:	8bfb      	ldrh	r3, [r7, #30]
 800516a:	4313      	orrs	r3, r2
 800516c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	8bfa      	ldrh	r2, [r7, #30]
 8005174:	60da      	str	r2, [r3, #12]
 8005176:	e062      	b.n	800523e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800517e:	e05e      	b.n	800523e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005180:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005184:	2b08      	cmp	r3, #8
 8005186:	d828      	bhi.n	80051da <UART_SetConfig+0x56a>
 8005188:	a201      	add	r2, pc, #4	@ (adr r2, 8005190 <UART_SetConfig+0x520>)
 800518a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800518e:	bf00      	nop
 8005190:	080051b5 	.word	0x080051b5
 8005194:	080051bd 	.word	0x080051bd
 8005198:	080051c5 	.word	0x080051c5
 800519c:	080051db 	.word	0x080051db
 80051a0:	080051cb 	.word	0x080051cb
 80051a4:	080051db 	.word	0x080051db
 80051a8:	080051db 	.word	0x080051db
 80051ac:	080051db 	.word	0x080051db
 80051b0:	080051d3 	.word	0x080051d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051b4:	f7fe f968 	bl	8003488 <HAL_RCC_GetPCLK1Freq>
 80051b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051ba:	e014      	b.n	80051e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051bc:	f7fe f97a 	bl	80034b4 <HAL_RCC_GetPCLK2Freq>
 80051c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051c2:	e010      	b.n	80051e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051c4:	4b1a      	ldr	r3, [pc, #104]	@ (8005230 <UART_SetConfig+0x5c0>)
 80051c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80051c8:	e00d      	b.n	80051e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051ca:	f7fe f8ef 	bl	80033ac <HAL_RCC_GetSysClockFreq>
 80051ce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051d0:	e009      	b.n	80051e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80051d8:	e005      	b.n	80051e6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80051da:	2300      	movs	r3, #0
 80051dc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80051e4:	bf00      	nop
    }

    if (pclk != 0U)
 80051e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d028      	beq.n	800523e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f0:	4a10      	ldr	r2, [pc, #64]	@ (8005234 <UART_SetConfig+0x5c4>)
 80051f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80051f6:	461a      	mov	r2, r3
 80051f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051fa:	fbb3 f2f2 	udiv	r2, r3, r2
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	085b      	lsrs	r3, r3, #1
 8005204:	441a      	add	r2, r3
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	fbb2 f3f3 	udiv	r3, r2, r3
 800520e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005210:	6a3b      	ldr	r3, [r7, #32]
 8005212:	2b0f      	cmp	r3, #15
 8005214:	d910      	bls.n	8005238 <UART_SetConfig+0x5c8>
 8005216:	6a3b      	ldr	r3, [r7, #32]
 8005218:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800521c:	d20c      	bcs.n	8005238 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800521e:	6a3b      	ldr	r3, [r7, #32]
 8005220:	b29a      	uxth	r2, r3
 8005222:	697b      	ldr	r3, [r7, #20]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	60da      	str	r2, [r3, #12]
 8005228:	e009      	b.n	800523e <UART_SetConfig+0x5ce>
 800522a:	bf00      	nop
 800522c:	40008000 	.word	0x40008000
 8005230:	00f42400 	.word	0x00f42400
 8005234:	08005934 	.word	0x08005934
      }
      else
      {
        ret = HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	2201      	movs	r2, #1
 8005242:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	2201      	movs	r2, #1
 800524a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	2200      	movs	r2, #0
 8005252:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	2200      	movs	r2, #0
 8005258:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800525a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800525e:	4618      	mov	r0, r3
 8005260:	3730      	adds	r7, #48	@ 0x30
 8005262:	46bd      	mov	sp, r7
 8005264:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005268 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005268:	b480      	push	{r7}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005274:	f003 0308 	and.w	r3, r3, #8
 8005278:	2b00      	cmp	r3, #0
 800527a:	d00a      	beq.n	8005292 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	430a      	orrs	r2, r1
 8005290:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005296:	f003 0301 	and.w	r3, r3, #1
 800529a:	2b00      	cmp	r3, #0
 800529c:	d00a      	beq.n	80052b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	430a      	orrs	r2, r1
 80052b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052b8:	f003 0302 	and.w	r3, r3, #2
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d00a      	beq.n	80052d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	430a      	orrs	r2, r1
 80052d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052da:	f003 0304 	and.w	r3, r3, #4
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d00a      	beq.n	80052f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	430a      	orrs	r2, r1
 80052f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052fc:	f003 0310 	and.w	r3, r3, #16
 8005300:	2b00      	cmp	r3, #0
 8005302:	d00a      	beq.n	800531a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	430a      	orrs	r2, r1
 8005318:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800531e:	f003 0320 	and.w	r3, r3, #32
 8005322:	2b00      	cmp	r3, #0
 8005324:	d00a      	beq.n	800533c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	430a      	orrs	r2, r1
 800533a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005340:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005344:	2b00      	cmp	r3, #0
 8005346:	d01a      	beq.n	800537e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	430a      	orrs	r2, r1
 800535c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005362:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005366:	d10a      	bne.n	800537e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	430a      	orrs	r2, r1
 800537c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005386:	2b00      	cmp	r3, #0
 8005388:	d00a      	beq.n	80053a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	430a      	orrs	r2, r1
 800539e:	605a      	str	r2, [r3, #4]
  }
}
 80053a0:	bf00      	nop
 80053a2:	370c      	adds	r7, #12
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr

080053ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b098      	sub	sp, #96	@ 0x60
 80053b0:	af02      	add	r7, sp, #8
 80053b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2200      	movs	r2, #0
 80053b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80053bc:	f7fd f82e 	bl	800241c <HAL_GetTick>
 80053c0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f003 0308 	and.w	r3, r3, #8
 80053cc:	2b08      	cmp	r3, #8
 80053ce:	d12f      	bne.n	8005430 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80053d4:	9300      	str	r3, [sp, #0]
 80053d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053d8:	2200      	movs	r2, #0
 80053da:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f000 f88e 	bl	8005500 <UART_WaitOnFlagUntilTimeout>
 80053e4:	4603      	mov	r3, r0
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d022      	beq.n	8005430 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053f2:	e853 3f00 	ldrex	r3, [r3]
 80053f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80053f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	461a      	mov	r2, r3
 8005406:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005408:	647b      	str	r3, [r7, #68]	@ 0x44
 800540a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800540c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800540e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005410:	e841 2300 	strex	r3, r2, [r1]
 8005414:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005416:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005418:	2b00      	cmp	r3, #0
 800541a:	d1e6      	bne.n	80053ea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2220      	movs	r2, #32
 8005420:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2200      	movs	r2, #0
 8005428:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800542c:	2303      	movs	r3, #3
 800542e:	e063      	b.n	80054f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f003 0304 	and.w	r3, r3, #4
 800543a:	2b04      	cmp	r3, #4
 800543c:	d149      	bne.n	80054d2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800543e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005442:	9300      	str	r3, [sp, #0]
 8005444:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005446:	2200      	movs	r2, #0
 8005448:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	f000 f857 	bl	8005500 <UART_WaitOnFlagUntilTimeout>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d03c      	beq.n	80054d2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005460:	e853 3f00 	ldrex	r3, [r3]
 8005464:	623b      	str	r3, [r7, #32]
   return(result);
 8005466:	6a3b      	ldr	r3, [r7, #32]
 8005468:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800546c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	461a      	mov	r2, r3
 8005474:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005476:	633b      	str	r3, [r7, #48]	@ 0x30
 8005478:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800547c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800547e:	e841 2300 	strex	r3, r2, [r1]
 8005482:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005486:	2b00      	cmp	r3, #0
 8005488:	d1e6      	bne.n	8005458 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	3308      	adds	r3, #8
 8005490:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	e853 3f00 	ldrex	r3, [r3]
 8005498:	60fb      	str	r3, [r7, #12]
   return(result);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	f023 0301 	bic.w	r3, r3, #1
 80054a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	3308      	adds	r3, #8
 80054a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054aa:	61fa      	str	r2, [r7, #28]
 80054ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ae:	69b9      	ldr	r1, [r7, #24]
 80054b0:	69fa      	ldr	r2, [r7, #28]
 80054b2:	e841 2300 	strex	r3, r2, [r1]
 80054b6:	617b      	str	r3, [r7, #20]
   return(result);
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d1e5      	bne.n	800548a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2220      	movs	r2, #32
 80054c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2200      	movs	r2, #0
 80054ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054ce:	2303      	movs	r3, #3
 80054d0:	e012      	b.n	80054f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2220      	movs	r2, #32
 80054d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2220      	movs	r2, #32
 80054de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2200      	movs	r2, #0
 80054e6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2200      	movs	r2, #0
 80054ec:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80054f6:	2300      	movs	r3, #0
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	3758      	adds	r7, #88	@ 0x58
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bd80      	pop	{r7, pc}

08005500 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b084      	sub	sp, #16
 8005504:	af00      	add	r7, sp, #0
 8005506:	60f8      	str	r0, [r7, #12]
 8005508:	60b9      	str	r1, [r7, #8]
 800550a:	603b      	str	r3, [r7, #0]
 800550c:	4613      	mov	r3, r2
 800550e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005510:	e04f      	b.n	80055b2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005512:	69bb      	ldr	r3, [r7, #24]
 8005514:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005518:	d04b      	beq.n	80055b2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800551a:	f7fc ff7f 	bl	800241c <HAL_GetTick>
 800551e:	4602      	mov	r2, r0
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	1ad3      	subs	r3, r2, r3
 8005524:	69ba      	ldr	r2, [r7, #24]
 8005526:	429a      	cmp	r2, r3
 8005528:	d302      	bcc.n	8005530 <UART_WaitOnFlagUntilTimeout+0x30>
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d101      	bne.n	8005534 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005530:	2303      	movs	r3, #3
 8005532:	e04e      	b.n	80055d2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 0304 	and.w	r3, r3, #4
 800553e:	2b00      	cmp	r3, #0
 8005540:	d037      	beq.n	80055b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	2b80      	cmp	r3, #128	@ 0x80
 8005546:	d034      	beq.n	80055b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	2b40      	cmp	r3, #64	@ 0x40
 800554c:	d031      	beq.n	80055b2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	69db      	ldr	r3, [r3, #28]
 8005554:	f003 0308 	and.w	r3, r3, #8
 8005558:	2b08      	cmp	r3, #8
 800555a:	d110      	bne.n	800557e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2208      	movs	r2, #8
 8005562:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005564:	68f8      	ldr	r0, [r7, #12]
 8005566:	f000 f838 	bl	80055da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2208      	movs	r2, #8
 800556e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2200      	movs	r2, #0
 8005576:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	e029      	b.n	80055d2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	69db      	ldr	r3, [r3, #28]
 8005584:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005588:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800558c:	d111      	bne.n	80055b2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005596:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005598:	68f8      	ldr	r0, [r7, #12]
 800559a:	f000 f81e 	bl	80055da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2220      	movs	r2, #32
 80055a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2200      	movs	r2, #0
 80055aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80055ae:	2303      	movs	r3, #3
 80055b0:	e00f      	b.n	80055d2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	69da      	ldr	r2, [r3, #28]
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	4013      	ands	r3, r2
 80055bc:	68ba      	ldr	r2, [r7, #8]
 80055be:	429a      	cmp	r2, r3
 80055c0:	bf0c      	ite	eq
 80055c2:	2301      	moveq	r3, #1
 80055c4:	2300      	movne	r3, #0
 80055c6:	b2db      	uxtb	r3, r3
 80055c8:	461a      	mov	r2, r3
 80055ca:	79fb      	ldrb	r3, [r7, #7]
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d0a0      	beq.n	8005512 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80055d0:	2300      	movs	r3, #0
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3710      	adds	r7, #16
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}

080055da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80055da:	b480      	push	{r7}
 80055dc:	b095      	sub	sp, #84	@ 0x54
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055ea:	e853 3f00 	ldrex	r3, [r3]
 80055ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80055f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055f2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	461a      	mov	r2, r3
 80055fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005600:	643b      	str	r3, [r7, #64]	@ 0x40
 8005602:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005604:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005606:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005608:	e841 2300 	strex	r3, r2, [r1]
 800560c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800560e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005610:	2b00      	cmp	r3, #0
 8005612:	d1e6      	bne.n	80055e2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	3308      	adds	r3, #8
 800561a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800561c:	6a3b      	ldr	r3, [r7, #32]
 800561e:	e853 3f00 	ldrex	r3, [r3]
 8005622:	61fb      	str	r3, [r7, #28]
   return(result);
 8005624:	69fb      	ldr	r3, [r7, #28]
 8005626:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800562a:	f023 0301 	bic.w	r3, r3, #1
 800562e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	3308      	adds	r3, #8
 8005636:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005638:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800563a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800563c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800563e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005640:	e841 2300 	strex	r3, r2, [r1]
 8005644:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005648:	2b00      	cmp	r3, #0
 800564a:	d1e3      	bne.n	8005614 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005650:	2b01      	cmp	r3, #1
 8005652:	d118      	bne.n	8005686 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	e853 3f00 	ldrex	r3, [r3]
 8005660:	60bb      	str	r3, [r7, #8]
   return(result);
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	f023 0310 	bic.w	r3, r3, #16
 8005668:	647b      	str	r3, [r7, #68]	@ 0x44
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	461a      	mov	r2, r3
 8005670:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005672:	61bb      	str	r3, [r7, #24]
 8005674:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005676:	6979      	ldr	r1, [r7, #20]
 8005678:	69ba      	ldr	r2, [r7, #24]
 800567a:	e841 2300 	strex	r3, r2, [r1]
 800567e:	613b      	str	r3, [r7, #16]
   return(result);
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d1e6      	bne.n	8005654 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2220      	movs	r2, #32
 800568a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2200      	movs	r2, #0
 8005698:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800569a:	bf00      	nop
 800569c:	3754      	adds	r7, #84	@ 0x54
 800569e:	46bd      	mov	sp, r7
 80056a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a4:	4770      	bx	lr

080056a6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80056a6:	b480      	push	{r7}
 80056a8:	b085      	sub	sp, #20
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d101      	bne.n	80056bc <HAL_UARTEx_DisableFifoMode+0x16>
 80056b8:	2302      	movs	r3, #2
 80056ba:	e027      	b.n	800570c <HAL_UARTEx_DisableFifoMode+0x66>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2224      	movs	r2, #36	@ 0x24
 80056c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f022 0201 	bic.w	r2, r2, #1
 80056e2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80056ea:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2200      	movs	r2, #0
 80056f0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	68fa      	ldr	r2, [r7, #12]
 80056f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2220      	movs	r2, #32
 80056fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800570a:	2300      	movs	r3, #0
}
 800570c:	4618      	mov	r0, r3
 800570e:	3714      	adds	r7, #20
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005728:	2b01      	cmp	r3, #1
 800572a:	d101      	bne.n	8005730 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800572c:	2302      	movs	r3, #2
 800572e:	e02d      	b.n	800578c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2201      	movs	r2, #1
 8005734:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2224      	movs	r2, #36	@ 0x24
 800573c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f022 0201 	bic.w	r2, r2, #1
 8005756:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	683a      	ldr	r2, [r7, #0]
 8005768:	430a      	orrs	r2, r1
 800576a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f000 f84f 	bl	8005810 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	68fa      	ldr	r2, [r7, #12]
 8005778:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2220      	movs	r2, #32
 800577e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800578a:	2300      	movs	r3, #0
}
 800578c:	4618      	mov	r0, r3
 800578e:	3710      	adds	r7, #16
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}

08005794 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b084      	sub	sp, #16
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d101      	bne.n	80057ac <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80057a8:	2302      	movs	r3, #2
 80057aa:	e02d      	b.n	8005808 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2201      	movs	r2, #1
 80057b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2224      	movs	r2, #36	@ 0x24
 80057b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f022 0201 	bic.w	r2, r2, #1
 80057d2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	683a      	ldr	r2, [r7, #0]
 80057e4:	430a      	orrs	r2, r1
 80057e6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f000 f811 	bl	8005810 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	68fa      	ldr	r2, [r7, #12]
 80057f4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2220      	movs	r2, #32
 80057fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2200      	movs	r2, #0
 8005802:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005806:	2300      	movs	r3, #0
}
 8005808:	4618      	mov	r0, r3
 800580a:	3710      	adds	r7, #16
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}

08005810 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005810:	b480      	push	{r7}
 8005812:	b085      	sub	sp, #20
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800581c:	2b00      	cmp	r3, #0
 800581e:	d108      	bne.n	8005832 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005830:	e031      	b.n	8005896 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005832:	2308      	movs	r3, #8
 8005834:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005836:	2308      	movs	r3, #8
 8005838:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	0e5b      	lsrs	r3, r3, #25
 8005842:	b2db      	uxtb	r3, r3
 8005844:	f003 0307 	and.w	r3, r3, #7
 8005848:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	0f5b      	lsrs	r3, r3, #29
 8005852:	b2db      	uxtb	r3, r3
 8005854:	f003 0307 	and.w	r3, r3, #7
 8005858:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800585a:	7bbb      	ldrb	r3, [r7, #14]
 800585c:	7b3a      	ldrb	r2, [r7, #12]
 800585e:	4911      	ldr	r1, [pc, #68]	@ (80058a4 <UARTEx_SetNbDataToProcess+0x94>)
 8005860:	5c8a      	ldrb	r2, [r1, r2]
 8005862:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005866:	7b3a      	ldrb	r2, [r7, #12]
 8005868:	490f      	ldr	r1, [pc, #60]	@ (80058a8 <UARTEx_SetNbDataToProcess+0x98>)
 800586a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800586c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005870:	b29a      	uxth	r2, r3
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005878:	7bfb      	ldrb	r3, [r7, #15]
 800587a:	7b7a      	ldrb	r2, [r7, #13]
 800587c:	4909      	ldr	r1, [pc, #36]	@ (80058a4 <UARTEx_SetNbDataToProcess+0x94>)
 800587e:	5c8a      	ldrb	r2, [r1, r2]
 8005880:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005884:	7b7a      	ldrb	r2, [r7, #13]
 8005886:	4908      	ldr	r1, [pc, #32]	@ (80058a8 <UARTEx_SetNbDataToProcess+0x98>)
 8005888:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800588a:	fb93 f3f2 	sdiv	r3, r3, r2
 800588e:	b29a      	uxth	r2, r3
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005896:	bf00      	nop
 8005898:	3714      	adds	r7, #20
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	0800594c 	.word	0x0800594c
 80058a8:	08005954 	.word	0x08005954

080058ac <memset>:
 80058ac:	4402      	add	r2, r0
 80058ae:	4603      	mov	r3, r0
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d100      	bne.n	80058b6 <memset+0xa>
 80058b4:	4770      	bx	lr
 80058b6:	f803 1b01 	strb.w	r1, [r3], #1
 80058ba:	e7f9      	b.n	80058b0 <memset+0x4>

080058bc <__libc_init_array>:
 80058bc:	b570      	push	{r4, r5, r6, lr}
 80058be:	4d0d      	ldr	r5, [pc, #52]	@ (80058f4 <__libc_init_array+0x38>)
 80058c0:	4c0d      	ldr	r4, [pc, #52]	@ (80058f8 <__libc_init_array+0x3c>)
 80058c2:	1b64      	subs	r4, r4, r5
 80058c4:	10a4      	asrs	r4, r4, #2
 80058c6:	2600      	movs	r6, #0
 80058c8:	42a6      	cmp	r6, r4
 80058ca:	d109      	bne.n	80058e0 <__libc_init_array+0x24>
 80058cc:	4d0b      	ldr	r5, [pc, #44]	@ (80058fc <__libc_init_array+0x40>)
 80058ce:	4c0c      	ldr	r4, [pc, #48]	@ (8005900 <__libc_init_array+0x44>)
 80058d0:	f000 f818 	bl	8005904 <_init>
 80058d4:	1b64      	subs	r4, r4, r5
 80058d6:	10a4      	asrs	r4, r4, #2
 80058d8:	2600      	movs	r6, #0
 80058da:	42a6      	cmp	r6, r4
 80058dc:	d105      	bne.n	80058ea <__libc_init_array+0x2e>
 80058de:	bd70      	pop	{r4, r5, r6, pc}
 80058e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80058e4:	4798      	blx	r3
 80058e6:	3601      	adds	r6, #1
 80058e8:	e7ee      	b.n	80058c8 <__libc_init_array+0xc>
 80058ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80058ee:	4798      	blx	r3
 80058f0:	3601      	adds	r6, #1
 80058f2:	e7f2      	b.n	80058da <__libc_init_array+0x1e>
 80058f4:	08005964 	.word	0x08005964
 80058f8:	08005964 	.word	0x08005964
 80058fc:	08005964 	.word	0x08005964
 8005900:	08005968 	.word	0x08005968

08005904 <_init>:
 8005904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005906:	bf00      	nop
 8005908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800590a:	bc08      	pop	{r3}
 800590c:	469e      	mov	lr, r3
 800590e:	4770      	bx	lr

08005910 <_fini>:
 8005910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005912:	bf00      	nop
 8005914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005916:	bc08      	pop	{r3}
 8005918:	469e      	mov	lr, r3
 800591a:	4770      	bx	lr
