// Creating a 2-input AND gate
module and_gate(
    input a,
    input b,
    output result
    );
    
    // Internal wire for storing the result of the AND operation
    wire and_result;
    
    // AND operation performed between inputs a and b
    assign and_result = a & b;
    
    // Assigning the value of and_result to the output port
    assign result = and_result;

endmodule