{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 04 20:55:11 2022 " "Info: Processing started: Mon Apr 04 20:55:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_SD -c projeto_SD " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_SD -c projeto_SD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_sd/mux_sinal.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file projeto_sd/mux_sinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sinal " "Info: Found entity 1: mux_sinal" {  } { { "Projeto_SD/mux_sinal.bdf" "" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/Projeto_SD/mux_sinal.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_sd/mux_5bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file projeto_sd/mux_5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5bits " "Info: Found entity 1: mux_5bits" {  } { { "Projeto_SD/mux_5bits.bdf" "" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/Projeto_SD/mux_5bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_sd/mux_1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file projeto_sd/mux_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1bit " "Info: Found entity 1: mux_1bit" {  } { { "Projeto_SD/mux_1bit.bdf" "" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/Projeto_SD/mux_1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_sd/ula.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file projeto_sd/ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "Projeto_SD/ULA.bdf" "" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/Projeto_SD/ULA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/1adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file modulos/1adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1adder " "Info: Found entity 1: 1adder" {  } { { "modulos/1adder.bdf" "" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/modulos/1adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/4adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file modulos/4adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4adder " "Info: Found entity 1: 4adder" {  } { { "modulos/4adder.bdf" "" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/modulos/4adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/complemento.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file modulos/complemento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 complemento " "Info: Found entity 1: complemento" {  } { { "modulos/complemento.bdf" "" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/modulos/complemento.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/somador-subtrator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file modulos/somador-subtrator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somador-subtrator " "Info: Found entity 1: somador-subtrator" {  } { { "modulos/somador-subtrator.bdf" "" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/modulos/somador-subtrator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/comparadores.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file modulos/comparadores.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparadores " "Info: Found entity 1: comparadores" {  } { { "modulos/comparadores.bdf" "" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/modulos/comparadores.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/comparador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file modulos/comparador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Info: Found entity 1: comparador" {  } { { "modulos/comparador.bdf" "" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/modulos/comparador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/modulos/mux.bdf " "Warning: Entity \"mux\" obtained from \"C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/modulos/mux.bdf\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mux.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file modulos/mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "modulos/mux.bdf" "" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/modulos/mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/porta_and.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file modulos/porta_and.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 porta_and " "Info: Found entity 1: porta_and" {  } { { "modulos/porta_and.bdf" "" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/modulos/porta_and.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/porta_xor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file modulos/porta_xor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 porta_xor " "Info: Found entity 1: porta_xor" {  } { { "modulos/porta_xor.bdf" "" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/modulos/porta_xor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/comp4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file modulos/comp4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comp4 " "Info: Found entity 1: comp4" {  } { { "modulos/comp4.bdf" "" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/modulos/comp4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/complemento4bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file modulos/complemento4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 complemento4bits " "Info: Found entity 1: complemento4bits" {  } { { "modulos/complemento4bits.bdf" "" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/modulos/complemento4bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_sd/projeto_sd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file projeto_sd/projeto_sd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_SD " "Info: Found entity 1: projeto_SD" {  } { { "Projeto_SD/projeto_SD.bdf" "" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/Projeto_SD/projeto_SD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_SD " "Info: Elaborating entity \"projeto_SD\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst " "Info: Elaborating entity \"ULA\" for hierarchy \"ULA:inst\"" {  } { { "Projeto_SD/projeto_SD.bdf" "inst" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/Projeto_SD/projeto_SD.bdf" { { 112 360 488 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1bit ULA:inst\|mux_1bit:inst3 " "Info: Elaborating entity \"mux_1bit\" for hierarchy \"ULA:inst\|mux_1bit:inst3\"" {  } { { "Projeto_SD/ULA.bdf" "inst3" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/Projeto_SD/ULA.bdf" { { 272 920 1040 432 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador ULA:inst\|comparador:inst7 " "Info: Elaborating entity \"comparador\" for hierarchy \"ULA:inst\|comparador:inst7\"" {  } { { "Projeto_SD/ULA.bdf" "inst7" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/Projeto_SD/ULA.bdf" { { 456 400 496 552 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadores ULA:inst\|comparador:inst7\|comparadores:inst4 " "Info: Elaborating entity \"comparadores\" for hierarchy \"ULA:inst\|comparador:inst7\|comparadores:inst4\"" {  } { { "modulos/comparador.bdf" "inst4" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/modulos/comparador.bdf" { { 680 352 448 808 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sinal ULA:inst\|mux_sinal:inst11 " "Info: Elaborating entity \"mux_sinal\" for hierarchy \"ULA:inst\|mux_sinal:inst11\"" {  } { { "Projeto_SD/ULA.bdf" "inst11" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/Projeto_SD/ULA.bdf" { { 656 880 1072 816 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador-subtrator ULA:inst\|somador-subtrator:inst9 " "Info: Elaborating entity \"somador-subtrator\" for hierarchy \"ULA:inst\|somador-subtrator:inst9\"" {  } { { "Projeto_SD/ULA.bdf" "inst9" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/Projeto_SD/ULA.bdf" { { -112 392 520 -16 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp4 ULA:inst\|somador-subtrator:inst9\|comp4:inst4 " "Info: Elaborating entity \"comp4\" for hierarchy \"ULA:inst\|somador-subtrator:inst9\|comp4:inst4\"" {  } { { "modulos/somador-subtrator.bdf" "inst4" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/modulos/somador-subtrator.bdf" { { -112 616 712 -16 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complemento ULA:inst\|somador-subtrator:inst9\|complemento:inst5 " "Info: Elaborating entity \"complemento\" for hierarchy \"ULA:inst\|somador-subtrator:inst9\|complemento:inst5\"" {  } { { "modulos/somador-subtrator.bdf" "inst5" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/modulos/somador-subtrator.bdf" { { 88 960 1104 184 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1adder ULA:inst\|somador-subtrator:inst9\|complemento:inst5\|1adder:inst " "Info: Elaborating entity \"1adder\" for hierarchy \"ULA:inst\|somador-subtrator:inst9\|complemento:inst5\|1adder:inst\"" {  } { { "modulos/complemento.bdf" "inst" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/modulos/complemento.bdf" { { 144 408 504 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4adder ULA:inst\|somador-subtrator:inst9\|4adder:inst2 " "Info: Elaborating entity \"4adder\" for hierarchy \"ULA:inst\|somador-subtrator:inst9\|4adder:inst2\"" {  } { { "modulos/somador-subtrator.bdf" "inst2" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/modulos/somador-subtrator.bdf" { { 88 680 808 184 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complemento4bits ULA:inst\|somador-subtrator:inst9\|complemento4bits:inst8 " "Info: Elaborating entity \"complemento4bits\" for hierarchy \"ULA:inst\|somador-subtrator:inst9\|complemento4bits:inst8\"" {  } { { "modulos/somador-subtrator.bdf" "inst8" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/modulos/somador-subtrator.bdf" { { 0 432 576 96 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5bits ULA:inst\|mux_5bits:inst8 " "Info: Elaborating entity \"mux_5bits\" for hierarchy \"ULA:inst\|mux_5bits:inst8\"" {  } { { "Projeto_SD/ULA.bdf" "inst8" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/Projeto_SD/ULA.bdf" { { -16 832 1048 176 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "porta_and ULA:inst\|porta_and:inst4 " "Info: Elaborating entity \"porta_and\" for hierarchy \"ULA:inst\|porta_and:inst4\"" {  } { { "Projeto_SD/ULA.bdf" "inst4" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/Projeto_SD/ULA.bdf" { { 112 392 520 208 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "porta_xor ULA:inst\|porta_xor:inst5 " "Info: Elaborating entity \"porta_xor\" for hierarchy \"ULA:inst\|porta_xor:inst5\"" {  } { { "Projeto_SD/ULA.bdf" "inst5" { Schematic "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto1/projeto_SD/Projeto_SD/ULA.bdf" { { 232 392 520 328 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Info: Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Info: Implemented 87 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 04 20:55:16 2022 " "Info: Processing ended: Mon Apr 04 20:55:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
