{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540611747576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540611747579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 00:42:27 2018 " "Processing started: Sat Oct 27 00:42:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540611747579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540611747579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off S4PU-16 -c S4PU-16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off S4PU-16 -c S4PU-16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540611747580 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1540611747966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/s4pu/S4PU_Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/s4pu/S4PU_Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S4PU_Datapath-operative_v0 " "Found design unit 1: S4PU_Datapath-operative_v0" {  } { { "vhdl/s4pu/S4PU_Datapath.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Datapath.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748472 ""} { "Info" "ISGN_ENTITY_NAME" "1 S4PU_Datapath " "Found entity 1: S4PU_Datapath" {  } { { "vhdl/s4pu/S4PU_Datapath.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Datapath.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/combinatorial/Multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/combinatorial/Multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer-vectorial " "Found design unit 1: Multiplexer-vectorial" {  } { { "vhdl/combinatorial/Multiplexer.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/combinatorial/Multiplexer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748474 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "vhdl/combinatorial/Multiplexer.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/combinatorial/Multiplexer.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/sequential/Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/sequential/Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-canonical " "Found design unit 1: Reg-canonical" {  } { { "vhdl/sequential/Reg.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/Reg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748475 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "vhdl/sequential/Reg.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/Reg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/combinatorial/ALU_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/combinatorial/ALU_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_16-parallel " "Found design unit 1: ALU_16-parallel" {  } { { "vhdl/combinatorial/ALU_16.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/combinatorial/ALU_16.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748476 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_16 " "Found entity 1: ALU_16" {  } { { "vhdl/combinatorial/ALU_16.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/combinatorial/ALU_16.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/sequential/LIFO_Stack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/sequential/LIFO_Stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIFO_Stack-onchip_quartus_ram " "Found design unit 1: LIFO_Stack-onchip_quartus_ram" {  } { { "vhdl/sequential/LIFO_Stack.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/LIFO_Stack.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748477 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIFO_Stack " "Found entity 1: LIFO_Stack" {  } { { "vhdl/sequential/LIFO_Stack.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/LIFO_Stack.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magic/onchip_ram/onchip_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file magic/onchip_ram/onchip_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onchip_ram-SYN " "Found design unit 1: onchip_ram-SYN" {  } { { "magic/onchip_ram/onchip_ram.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/onchip_ram/onchip_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748478 ""} { "Info" "ISGN_ENTITY_NAME" "1 onchip_ram " "Found entity 1: onchip_ram" {  } { { "magic/onchip_ram/onchip_ram.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/onchip_ram/onchip_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/s4pu/S4PU_Control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/s4pu/S4PU_Control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S4PU_Control-fsm_v0 " "Found design unit 1: S4PU_Control-fsm_v0" {  } { { "vhdl/s4pu/S4PU_Control.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Control.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748480 ""} { "Info" "ISGN_ENTITY_NAME" "1 S4PU_Control " "Found entity 1: S4PU_Control" {  } { { "vhdl/s4pu/S4PU_Control.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Control.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/s4pu/S4PU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/s4pu/S4PU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S4PU-composite " "Found design unit 1: S4PU-composite" {  } { { "vhdl/s4pu/S4PU.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748481 ""} { "Info" "ISGN_ENTITY_NAME" "1 S4PU " "Found entity 1: S4PU" {  } { { "vhdl/s4pu/S4PU.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/s4pu/S4PU_Daughterboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/s4pu/S4PU_Daughterboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S4PU_Daughterboard-embedded_v0 " "Found design unit 1: S4PU_Daughterboard-embedded_v0" {  } { { "vhdl/s4pu/S4PU_Daughterboard.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Daughterboard.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748484 ""} { "Info" "ISGN_ENTITY_NAME" "1 S4PU_Daughterboard " "Found entity 1: S4PU_Daughterboard" {  } { { "vhdl/s4pu/S4PU_Daughterboard.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Daughterboard.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magic/main_ram/main_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file magic/main_ram/main_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_ram-SYN " "Found design unit 1: main_ram-SYN" {  } { { "magic/main_ram/main_ram.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/main_ram/main_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748485 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_ram " "Found entity 1: main_ram" {  } { { "magic/main_ram/main_ram.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/main_ram/main_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magic/prog_rom/prog_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file magic/prog_rom/prog_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_rom-SYN " "Found design unit 1: prog_rom-SYN" {  } { { "magic/prog_rom/prog_rom.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/prog_rom/prog_rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748487 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_rom " "Found entity 1: prog_rom" {  } { { "magic/prog_rom/prog_rom.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/prog_rom/prog_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/FPGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/FPGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA-stack_computer " "Found design unit 1: FPGA-stack_computer" {  } { { "vhdl/FPGA.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/FPGA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748489 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA " "Found entity 1: FPGA" {  } { { "vhdl/FPGA.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/FPGA.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/integration.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/integration.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 integration-rtl " "Found design unit 1: integration-rtl" {  } { { "qsys/synthesis/integration.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748494 ""} { "Info" "ISGN_ENTITY_NAME" "1 integration " "Found entity 1: integration" {  } { { "qsys/synthesis/integration.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/integration_pio_led_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_pio_led_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 integration_pio_led_s1_translator-rtl " "Found design unit 1: integration_pio_led_s1_translator-rtl" {  } { { "qsys/synthesis/integration_pio_led_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_led_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748496 ""} { "Info" "ISGN_ENTITY_NAME" "1 integration_pio_led_s1_translator " "Found entity 1: integration_pio_led_s1_translator" {  } { { "qsys/synthesis/integration_pio_led_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_led_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/integration_pio_sw_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_pio_sw_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 integration_pio_sw_s1_translator-rtl " "Found design unit 1: integration_pio_sw_s1_translator-rtl" {  } { { "qsys/synthesis/integration_pio_sw_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_sw_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748497 ""} { "Info" "ISGN_ENTITY_NAME" "1 integration_pio_sw_s1_translator " "Found entity 1: integration_pio_sw_s1_translator" {  } { { "qsys/synthesis/integration_pio_sw_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_sw_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/integration_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 integration_width_adapter-rtl " "Found design unit 1: integration_width_adapter-rtl" {  } { { "qsys/synthesis/integration_width_adapter.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748498 ""} { "Info" "ISGN_ENTITY_NAME" "1 integration_width_adapter " "Found entity 1: integration_width_adapter" {  } { { "qsys/synthesis/integration_width_adapter.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/integration_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 integration_width_adapter_001-rtl " "Found design unit 1: integration_width_adapter_001-rtl" {  } { { "qsys/synthesis/integration_width_adapter_001.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748500 ""} { "Info" "ISGN_ENTITY_NAME" "1 integration_width_adapter_001 " "Found entity 1: integration_width_adapter_001" {  } { { "qsys/synthesis/integration_width_adapter_001.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748511 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/integration_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integration_rsp_xbar_mux " "Found entity 1: integration_rsp_xbar_mux" {  } { { "qsys/synthesis/submodules/integration_rsp_xbar_mux.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/integration_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integration_rsp_xbar_demux " "Found entity 1: integration_rsp_xbar_demux" {  } { { "qsys/synthesis/submodules/integration_rsp_xbar_demux.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/integration_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integration_cmd_xbar_demux " "Found entity 1: integration_cmd_xbar_demux" {  } { { "qsys/synthesis/submodules/integration_cmd_xbar_demux.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel integration_id_router.sv(48) " "Verilog HDL Declaration information at integration_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/integration_id_router.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1540611748521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel integration_id_router.sv(49) " "Verilog HDL Declaration information at integration_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/integration_id_router.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1540611748521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/integration_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/integration_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integration_id_router_default_decode " "Found entity 1: integration_id_router_default_decode" {  } { { "qsys/synthesis/submodules/integration_id_router.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748521 ""} { "Info" "ISGN_ENTITY_NAME" "2 integration_id_router " "Found entity 2: integration_id_router" {  } { { "qsys/synthesis/submodules/integration_id_router.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel integration_addr_router.sv(48) " "Verilog HDL Declaration information at integration_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/integration_addr_router.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1540611748522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel integration_addr_router.sv(49) " "Verilog HDL Declaration information at integration_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/integration_addr_router.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1540611748522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/integration_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/integration_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integration_addr_router_default_decode " "Found entity 1: integration_addr_router_default_decode" {  } { { "qsys/synthesis/submodules/integration_addr_router.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748523 ""} { "Info" "ISGN_ENTITY_NAME" "2 integration_addr_router " "Found entity 2: integration_addr_router" {  } { { "qsys/synthesis/submodules/integration_addr_router.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/integration_pio_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_pio_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 integration_pio_sw " "Found entity 1: integration_pio_sw" {  } { { "qsys/synthesis/submodules/integration_pio_sw.v" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_pio_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/integration_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 integration_pio_led " "Found entity 1: integration_pio_led" {  } { { "qsys/synthesis/submodules/integration_pio_led.v" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/integration_s4pu_ebab.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_s4pu_ebab.v" { { "Info" "ISGN_ENTITY_NAME" "1 integration_s4pu_ebab " "Found entity 1: integration_s4pu_ebab" {  } { { "qsys/synthesis/submodules/integration_s4pu_ebab.v" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_s4pu_ebab.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611748540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611748540 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA " "Elaborating entity \"FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1540611748726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integration integration:u0 " "Elaborating entity \"integration\" for hierarchy \"integration:u0\"" {  } { { "vhdl/FPGA.vhd" "u0" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/FPGA.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611748788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integration_s4pu_ebab integration:u0\|integration_s4pu_ebab:s4pu_ebab " "Elaborating entity \"integration_s4pu_ebab\" for hierarchy \"integration:u0\|integration_s4pu_ebab:s4pu_ebab\"" {  } { { "qsys/synthesis/integration.vhd" "s4pu_ebab" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.vhd" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611748886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integration_pio_led integration:u0\|integration_pio_led:pio_led " "Elaborating entity \"integration_pio_led\" for hierarchy \"integration:u0\|integration_pio_led:pio_led\"" {  } { { "qsys/synthesis/integration.vhd" "pio_led" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.vhd" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611748894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integration_pio_sw integration:u0\|integration_pio_sw:pio_sw " "Elaborating entity \"integration_pio_sw\" for hierarchy \"integration:u0\|integration_pio_sw:pio_sw\"" {  } { { "qsys/synthesis/integration.vhd" "pio_sw" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.vhd" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611748906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator integration:u0\|altera_merlin_master_translator:s4pu_ebab_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"integration:u0\|altera_merlin_master_translator:s4pu_ebab_avalon_master_translator\"" {  } { { "qsys/synthesis/integration.vhd" "s4pu_ebab_avalon_master_translator" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.vhd" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611748914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integration_pio_led_s1_translator integration:u0\|integration_pio_led_s1_translator:pio_led_s1_translator " "Elaborating entity \"integration_pio_led_s1_translator\" for hierarchy \"integration:u0\|integration_pio_led_s1_translator:pio_led_s1_translator\"" {  } { { "qsys/synthesis/integration.vhd" "pio_led_s1_translator" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611748926 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer integration_pio_led_s1_translator.vhd(56) " "VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_led_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_led_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748927 "|FPGA|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer integration_pio_led_s1_translator.vhd(57) " "VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_led_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_led_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748928 "|FPGA|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount integration_pio_led_s1_translator.vhd(58) " "VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_led_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_led_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748928 "|FPGA|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable integration_pio_led_s1_translator.vhd(59) " "VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_led_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_led_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748928 "|FPGA|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken integration_pio_led_s1_translator.vhd(60) " "VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_led_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_led_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748928 "|FPGA|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess integration_pio_led_s1_translator.vhd(61) " "VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_led_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_led_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748928 "|FPGA|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock integration_pio_led_s1_translator.vhd(62) " "VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_led_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_led_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748928 "|FPGA|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable integration_pio_led_s1_translator.vhd(63) " "VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_led_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_led_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748928 "|FPGA|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read integration_pio_led_s1_translator.vhd(64) " "VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_led_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_led_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748928 "|FPGA|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable integration_pio_led_s1_translator.vhd(68) " "VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_led_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_led_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748928 "|FPGA|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest integration_pio_led_s1_translator.vhd(69) " "VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_led_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_led_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748929 "|FPGA|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response integration_pio_led_s1_translator.vhd(72) " "VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_led_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_led_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748929 "|FPGA|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid integration_pio_led_s1_translator.vhd(74) " "VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_led_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_led_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748929 "|FPGA|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator integration:u0\|integration_pio_led_s1_translator:pio_led_s1_translator\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"integration:u0\|integration_pio_led_s1_translator:pio_led_s1_translator\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "qsys/synthesis/integration_pio_led_s1_translator.vhd" "pio_led_s1_translator" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_led_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611748939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integration_pio_sw_s1_translator integration:u0\|integration_pio_sw_s1_translator:pio_sw_s1_translator " "Elaborating entity \"integration_pio_sw_s1_translator\" for hierarchy \"integration:u0\|integration_pio_sw_s1_translator:pio_sw_s1_translator\"" {  } { { "qsys/synthesis/integration.vhd" "pio_sw_s1_translator" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.vhd" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611748957 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer integration_pio_sw_s1_translator.vhd(53) " "VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_sw_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_sw_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748958 "|FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer integration_pio_sw_s1_translator.vhd(54) " "VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_sw_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_sw_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748959 "|FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount integration_pio_sw_s1_translator.vhd(55) " "VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_sw_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_sw_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748959 "|FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable integration_pio_sw_s1_translator.vhd(56) " "VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_sw_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_sw_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748959 "|FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect integration_pio_sw_s1_translator.vhd(57) " "VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_sw_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_sw_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748959 "|FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken integration_pio_sw_s1_translator.vhd(58) " "VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_sw_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_sw_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748959 "|FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess integration_pio_sw_s1_translator.vhd(59) " "VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_sw_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_sw_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748959 "|FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock integration_pio_sw_s1_translator.vhd(60) " "VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_sw_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_sw_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748959 "|FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable integration_pio_sw_s1_translator.vhd(61) " "VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_sw_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_sw_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748959 "|FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read integration_pio_sw_s1_translator.vhd(62) " "VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_sw_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_sw_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748959 "|FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write integration_pio_sw_s1_translator.vhd(66) " "VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_sw_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_sw_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748959 "|FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable integration_pio_sw_s1_translator.vhd(67) " "VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_sw_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_sw_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748959 "|FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata integration_pio_sw_s1_translator.vhd(68) " "VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_sw_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_sw_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748960 "|FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest integration_pio_sw_s1_translator.vhd(69) " "VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_sw_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_sw_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748960 "|FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response integration_pio_sw_s1_translator.vhd(72) " "VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_sw_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_sw_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748960 "|FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid integration_pio_sw_s1_translator.vhd(74) " "VHDL Signal Declaration warning at integration_pio_sw_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys/synthesis/integration_pio_sw_s1_translator.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_pio_sw_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1540611748960 "|FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent integration:u0\|altera_merlin_master_agent:s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"integration:u0\|altera_merlin_master_agent:s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "qsys/synthesis/integration.vhd" "s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.vhd" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611748971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent integration:u0\|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"integration:u0\|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "qsys/synthesis/integration.vhd" "pio_led_s1_translator_avalon_universal_slave_0_agent" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.vhd" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611748982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor integration:u0\|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"integration:u0\|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo integration:u0\|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"integration:u0\|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "qsys/synthesis/integration.vhd" "pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.vhd" 1314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integration_addr_router integration:u0\|integration_addr_router:addr_router " "Elaborating entity \"integration_addr_router\" for hierarchy \"integration:u0\|integration_addr_router:addr_router\"" {  } { { "qsys/synthesis/integration.vhd" "addr_router" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.vhd" 1483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integration_addr_router_default_decode integration:u0\|integration_addr_router:addr_router\|integration_addr_router_default_decode:the_default_decode " "Elaborating entity \"integration_addr_router_default_decode\" for hierarchy \"integration:u0\|integration_addr_router:addr_router\|integration_addr_router_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/integration_addr_router.sv" "the_default_decode" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integration_id_router integration:u0\|integration_id_router:id_router " "Elaborating entity \"integration_id_router\" for hierarchy \"integration:u0\|integration_id_router:id_router\"" {  } { { "qsys/synthesis/integration.vhd" "id_router" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.vhd" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integration_id_router_default_decode integration:u0\|integration_id_router:id_router\|integration_id_router_default_decode:the_default_decode " "Elaborating entity \"integration_id_router_default_decode\" for hierarchy \"integration:u0\|integration_id_router:id_router\|integration_id_router_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/integration_id_router.sv" "the_default_decode" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller integration:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"integration:u0\|altera_reset_controller:rst_controller\"" {  } { { "qsys/synthesis/integration.vhd" "rst_controller" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.vhd" 1534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer integration:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"integration:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integration_cmd_xbar_demux integration:u0\|integration_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"integration_cmd_xbar_demux\" for hierarchy \"integration:u0\|integration_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "qsys/synthesis/integration.vhd" "cmd_xbar_demux" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.vhd" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integration_rsp_xbar_demux integration:u0\|integration_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"integration_rsp_xbar_demux\" for hierarchy \"integration:u0\|integration_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "qsys/synthesis/integration.vhd" "rsp_xbar_demux" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.vhd" 1587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integration_rsp_xbar_mux integration:u0\|integration_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"integration_rsp_xbar_mux\" for hierarchy \"integration:u0\|integration_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "qsys/synthesis/integration.vhd" "rsp_xbar_mux" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.vhd" 1623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator integration:u0\|integration_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"integration:u0\|integration_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/synthesis/submodules/integration_rsp_xbar_mux.sv" "arb" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder integration:u0\|integration_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"integration:u0\|integration_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integration_width_adapter integration:u0\|integration_width_adapter:width_adapter " "Elaborating entity \"integration_width_adapter\" for hierarchy \"integration:u0\|integration_width_adapter:width_adapter\"" {  } { { "qsys/synthesis/integration.vhd" "width_adapter" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.vhd" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter integration:u0\|integration_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"integration:u0\|integration_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "qsys/synthesis/integration_width_adapter.vhd" "width_adapter" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor integration:u0\|integration_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"integration:u0\|integration_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integration_width_adapter_001 integration:u0\|integration_width_adapter_001:width_adapter_001 " "Elaborating entity \"integration_width_adapter_001\" for hierarchy \"integration:u0\|integration_width_adapter_001:width_adapter_001\"" {  } { { "qsys/synthesis/integration.vhd" "width_adapter_001" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.vhd" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter integration:u0\|integration_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"integration:u0\|integration_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "qsys/synthesis/integration_width_adapter_001.vhd" "width_adapter_001" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S4PU_Daughterboard S4PU_Daughterboard:U1 " "Elaborating entity \"S4PU_Daughterboard\" for hierarchy \"S4PU_Daughterboard:U1\"" {  } { { "vhdl/FPGA.vhd" "U1" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/FPGA.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S4PU S4PU_Daughterboard:U1\|S4PU:CPU " "Elaborating entity \"S4PU\" for hierarchy \"S4PU_Daughterboard:U1\|S4PU:CPU\"" {  } { { "vhdl/s4pu/S4PU_Daughterboard.vhd" "CPU" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Daughterboard.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S4PU_Control S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Control:CONTROL_BLOCK " "Elaborating entity \"S4PU_Control\" for hierarchy \"S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Control:CONTROL_BLOCK\"" {  } { { "vhdl/s4pu/S4PU.vhd" "CONTROL_BLOCK" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S4PU_Datapath S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK " "Elaborating entity \"S4PU_Datapath\" for hierarchy \"S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\"" {  } { { "vhdl/s4pu/S4PU.vhd" "OPERATIVE_BLOCK" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749310 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_overflow_sig S4PU_Datapath.vhd(135) " "Verilog HDL or VHDL warning at S4PU_Datapath.vhd(135): object \"alu_overflow_sig\" assigned a value but never read" {  } { { "vhdl/s4pu/S4PU_Datapath.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Datapath.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1540611749311 "|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_16 S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|ALU_16:ALU " "Elaborating entity \"ALU_16\" for hierarchy \"S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|ALU_16:ALU\"" {  } { { "vhdl/s4pu/S4PU_Datapath.vhd" "ALU" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Datapath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|Multiplexer:MUX_ALU_A " "Elaborating entity \"Multiplexer\" for hierarchy \"S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|Multiplexer:MUX_ALU_A\"" {  } { { "vhdl/s4pu/S4PU_Datapath.vhd" "MUX_ALU_A" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Datapath.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|Reg:TOS_REG " "Elaborating entity \"Reg\" for hierarchy \"S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|Reg:TOS_REG\"" {  } { { "vhdl/s4pu/S4PU_Datapath.vhd" "TOS_REG" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Datapath.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LIFO_Stack S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK " "Elaborating entity \"LIFO_Stack\" for hierarchy \"S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\"" {  } { { "vhdl/s4pu/S4PU_Datapath.vhd" "DATA_STACK" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Datapath.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_ram S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|onchip_ram:MEMORY " "Elaborating entity \"onchip_ram\" for hierarchy \"S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|onchip_ram:MEMORY\"" {  } { { "vhdl/sequential/LIFO_Stack.vhd" "MEMORY" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/LIFO_Stack.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|onchip_ram:MEMORY\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|onchip_ram:MEMORY\|altsyncram:altsyncram_component\"" {  } { { "magic/onchip_ram/onchip_ram.vhd" "altsyncram_component" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/onchip_ram/onchip_ram.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|onchip_ram:MEMORY\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|onchip_ram:MEMORY\|altsyncram:altsyncram_component\"" {  } { { "magic/onchip_ram/onchip_ram.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/onchip_ram/onchip_ram.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540611749779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|onchip_ram:MEMORY\|altsyncram:altsyncram_component " "Instantiated megafunction \"S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|onchip_ram:MEMORY\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749779 ""}  } { { "magic/onchip_ram/onchip_ram.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/onchip_ram/onchip_ram.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540611749779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vsa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vsa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vsa1 " "Found entity 1: altsyncram_vsa1" {  } { { "db/altsyncram_vsa1.tdf" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_vsa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611749872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611749872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vsa1 S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|onchip_ram:MEMORY\|altsyncram:altsyncram_component\|altsyncram_vsa1:auto_generated " "Elaborating entity \"altsyncram_vsa1\" for hierarchy \"S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|onchip_ram:MEMORY\|altsyncram:altsyncram_component\|altsyncram_vsa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|Reg:TOS_POINTER_REG " "Elaborating entity \"Reg\" for hierarchy \"S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|Reg:TOS_POINTER_REG\"" {  } { { "vhdl/sequential/LIFO_Stack.vhd" "TOS_POINTER_REG" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/LIFO_Stack.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|Multiplexer:MUX_TOSP " "Elaborating entity \"Multiplexer\" for hierarchy \"S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|Multiplexer:MUX_TOSP\"" {  } { { "vhdl/sequential/LIFO_Stack.vhd" "MUX_TOSP" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/LIFO_Stack.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611749998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|Multiplexer:MUX_ADDR " "Elaborating entity \"Multiplexer\" for hierarchy \"S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|LIFO_Stack:DATA_STACK\|Multiplexer:MUX_ADDR\"" {  } { { "vhdl/sequential/LIFO_Stack.vhd" "MUX_ADDR" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/LIFO_Stack.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|Multiplexer:MUX_DS_IN " "Elaborating entity \"Multiplexer\" for hierarchy \"S4PU_Daughterboard:U1\|S4PU:CPU\|S4PU_Datapath:OPERATIVE_BLOCK\|Multiplexer:MUX_DS_IN\"" {  } { { "vhdl/s4pu/S4PU_Datapath.vhd" "MUX_DS_IN" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Datapath.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_ram S4PU_Daughterboard:U1\|main_ram:MAIN_MEMORY " "Elaborating entity \"main_ram\" for hierarchy \"S4PU_Daughterboard:U1\|main_ram:MAIN_MEMORY\"" {  } { { "vhdl/s4pu/S4PU_Daughterboard.vhd" "MAIN_MEMORY" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Daughterboard.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram S4PU_Daughterboard:U1\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"S4PU_Daughterboard:U1\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "magic/main_ram/main_ram.vhd" "altsyncram_component" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/main_ram/main_ram.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "S4PU_Daughterboard:U1\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"S4PU_Daughterboard:U1\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "magic/main_ram/main_ram.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/main_ram/main_ram.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540611750106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "S4PU_Daughterboard:U1\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component " "Instantiated megafunction \"S4PU_Daughterboard:U1\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750106 ""}  } { { "magic/main_ram/main_ram.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/main_ram/main_ram.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540611750106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1b1 " "Found entity 1: altsyncram_l1b1" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_l1b1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611750157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611750157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1b1 S4PU_Daughterboard:U1\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated " "Elaborating entity \"altsyncram_l1b1\" for hierarchy \"S4PU_Daughterboard:U1\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611750268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611750268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa S4PU_Daughterboard:U1\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\|decode_4oa:decode3 " "Elaborating entity \"decode_4oa\" for hierarchy \"S4PU_Daughterboard:U1\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\|decode_4oa:decode3\"" {  } { { "db/altsyncram_l1b1.tdf" "decode3" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_l1b1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa S4PU_Daughterboard:U1\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\|decode_4oa:deep_decode " "Elaborating entity \"decode_4oa\" for hierarchy \"S4PU_Daughterboard:U1\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\|decode_4oa:deep_decode\"" {  } { { "db/altsyncram_l1b1.tdf" "deep_decode" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_l1b1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3kb " "Found entity 1: mux_3kb" {  } { { "db/mux_3kb.tdf" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/mux_3kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611750321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611750321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3kb S4PU_Daughterboard:U1\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\|mux_3kb:mux2 " "Elaborating entity \"mux_3kb\" for hierarchy \"S4PU_Daughterboard:U1\|main_ram:MAIN_MEMORY\|altsyncram:altsyncram_component\|altsyncram_l1b1:auto_generated\|mux_3kb:mux2\"" {  } { { "db/altsyncram_l1b1.tdf" "mux2" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_l1b1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_rom S4PU_Daughterboard:U1\|prog_rom:PROGRAM_MEMORY " "Elaborating entity \"prog_rom\" for hierarchy \"S4PU_Daughterboard:U1\|prog_rom:PROGRAM_MEMORY\"" {  } { { "vhdl/s4pu/S4PU_Daughterboard.vhd" "PROGRAM_MEMORY" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Daughterboard.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram S4PU_Daughterboard:U1\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"S4PU_Daughterboard:U1\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "magic/prog_rom/prog_rom.vhd" "altsyncram_component" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/prog_rom/prog_rom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "S4PU_Daughterboard:U1\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"S4PU_Daughterboard:U1\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "magic/prog_rom/prog_rom.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/prog_rom/prog_rom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540611750352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "S4PU_Daughterboard:U1\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component " "Instantiated megafunction \"S4PU_Daughterboard:U1\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./memory/prog.mif " "Parameter \"init_file\" = \"./memory/prog.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750352 ""}  } { { "magic/prog_rom/prog_rom.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/prog_rom/prog_rom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540611750352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oh81 " "Found entity 1: altsyncram_oh81" {  } { { "db/altsyncram_oh81.tdf" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_oh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540611750393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540611750393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oh81 S4PU_Daughterboard:U1\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component\|altsyncram_oh81:auto_generated " "Elaborating entity \"altsyncram_oh81\" for hierarchy \"S4PU_Daughterboard:U1\|prog_rom:PROGRAM_MEMORY\|altsyncram:altsyncram_component\|altsyncram_oh81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg S4PU_Daughterboard:U1\|Reg:AVALON_READ_REG " "Elaborating entity \"Reg\" for hierarchy \"S4PU_Daughterboard:U1\|Reg:AVALON_READ_REG\"" {  } { { "vhdl/s4pu/S4PU_Daughterboard.vhd" "AVALON_READ_REG" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Daughterboard.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540611750464 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "qsys/synthesis/submodules/integration_pio_led.v" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/integration_pio_led.v" 57 -1 0 } } { "qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1540611753595 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1540611753595 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1540611755132 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/output_files/S4PU-16.map.smsg " "Generated suppressed messages file /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/output_files/S4PU-16.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1540611755411 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1540611755845 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540611755845 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "vhdl/FPGA.vhd" "" { Text "/mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/FPGA.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540611756592 "|FPGA|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1540611756592 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1105 " "Implemented 1105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1540611756593 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1540611756593 ""} { "Info" "ICUT_CUT_TM_LCELLS" "957 " "Implemented 957 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1540611756593 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1540611756593 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1540611756593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "688 " "Peak virtual memory: 688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540611756618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 00:42:36 2018 " "Processing ended: Sat Oct 27 00:42:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540611756618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540611756618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540611756618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540611756618 ""}
