
*** Running vivado
    with args -log Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Wrapper.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Wrapper.tcl -notrace
Command: synth_design -top Wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7928
WARNING: [Synth 8-6901] identifier 'PIXEL_ADDRESS_WIDTH' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/VGA_files/VGAController.v:19]
WARNING: [Synth 8-6901] identifier 'screenEnd' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/VGA_files/VGAController.v:24]
WARNING: [Synth 8-6901] identifier 'tempBypassHelper1' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:69]
WARNING: [Synth 8-6901] identifier 'tempBypassHelper2' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:81]
WARNING: [Synth 8-6901] identifier 'ALU' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/controller.v:71]
WARNING: [Synth 8-6901] identifier 'ALU' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/controller.v:74]
WARNING: [Synth 8-6901] identifier 'counter' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/divider_called_bob.v:13]
WARNING: [Synth 8-6901] identifier 'counter' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/divider_called_bob.v:13]
WARNING: [Synth 8-6901] identifier 'counter' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/divider_called_bob.v:13]
WARNING: [Synth 8-6901] identifier 'counter' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/divider_called_bob.v:13]
WARNING: [Synth 8-6901] identifier 'counter' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/divider_called_bob.v:13]
WARNING: [Synth 8-6901] identifier 'counter' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/divider_called_bob.v:13]
WARNING: [Synth 8-992] opcode is already implicitly declared earlier [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:141]
WARNING: [Synth 8-992] regA_to_read is already implicitly declared earlier [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:169]
WARNING: [Synth 8-992] regB_to_read is already implicitly declared earlier [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:183]
WARNING: [Synth 8-992] ALU_inB is already implicitly declared earlier [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:286]
WARNING: [Synth 8-992] isNE is already implicitly declared earlier [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:299]
WARNING: [Synth 8-992] DX_PC_plus_one_plus_N is already implicitly declared earlier [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:308]
WARNING: [Synth 8-992] multdiv_result is already implicitly declared earlier [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:323]
WARNING: [Synth 8-992] mult_pulse is already implicitly declared earlier [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:326]
WARNING: [Synth 8-992] div_pulse is already implicitly declared earlier [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:326]
WARNING: [Synth 8-992] stallSignal is already implicitly declared earlier [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:336]
WARNING: [Synth 8-992] jump_address is already implicitly declared earlier [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:341]
WARNING: [Synth 8-992] bltCheck is already implicitly declared earlier [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:345]
WARNING: [Synth 8-992] regWriteID_XM is already implicitly declared earlier [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:387]
WARNING: [Synth 8-992] regWriteData_2 is already implicitly declared earlier [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:403]
WARNING: [Synth 8-992] XM_ALU_output_2 is already implicitly declared earlier [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:407]
WARNING: [Synth 8-6901] identifier 'DX_controls' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:89]
WARNING: [Synth 8-6901] identifier 'isNE' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:89]
WARNING: [Synth 8-6901] identifier 'DX_controls' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:89]
WARNING: [Synth 8-6901] identifier 'bltCheck' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:89]
WARNING: [Synth 8-6901] identifier 'DX_controls' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:89]
WARNING: [Synth 8-6901] identifier 'DX_controls' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:89]
WARNING: [Synth 8-6901] identifier 'isNE' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:89]
WARNING: [Synth 8-6901] identifier 'DX_controls' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:89]
WARNING: [Synth 8-6901] identifier 'instAddr' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:43]
WARNING: [Synth 8-6901] identifier 'screenEnd_out' is used before its declaration [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:205]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1329.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Wrapper' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:27]
INFO: [Synth 8-6157] synthesizing module 'BPU' [C:/Users/ay140/Desktop/Boids_FPGA/BPU/BPU.v:2]
INFO: [Synth 8-6155] done synthesizing module 'BPU' (1#1) [C:/Users/ay140/Desktop/Boids_FPGA/BPU/BPU.v:2]
WARNING: [Synth 8-689] width (12) of port connection 'address' does not match port width (20) of module 'BPU' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:142]
INFO: [Synth 8-6157] synthesizing module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/tristate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tristate' (2#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/tristate.v:1]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:144]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:145]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:148]
WARNING: [Synth 8-689] width (12) of port connection 'address' does not match port width (20) of module 'BPU' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:142]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:144]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:145]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:148]
WARNING: [Synth 8-689] width (12) of port connection 'address' does not match port width (20) of module 'BPU' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:142]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:144]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:145]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:148]
WARNING: [Synth 8-689] width (12) of port connection 'address' does not match port width (20) of module 'BPU' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:142]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:144]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:145]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:148]
WARNING: [Synth 8-689] width (12) of port connection 'address' does not match port width (20) of module 'BPU' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:142]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:144]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:145]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:148]
WARNING: [Synth 8-689] width (12) of port connection 'address' does not match port width (20) of module 'BPU' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:142]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:144]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:145]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:148]
WARNING: [Synth 8-689] width (12) of port connection 'address' does not match port width (20) of module 'BPU' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:142]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:144]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:145]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:148]
WARNING: [Synth 8-689] width (12) of port connection 'address' does not match port width (20) of module 'BPU' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:142]
WARNING: [Synth 8-689] width (10) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:144]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:145]
WARNING: [Synth 8-689] width (20) of port connection 'out' does not match port width (32) of module 'tristate' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:148]
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:20]
INFO: [Synth 8-6157] synthesizing module 'bypass_controller' [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:1]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:70]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:82]
INFO: [Synth 8-6157] synthesizing module 'decoder32' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/decoder32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder32' (3#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/decoder32.v:1]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:69]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:71]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:75]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:75]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:75]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:75]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:81]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:83]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:87]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:87]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:87]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:87]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:91]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:97]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:97]
INFO: [Synth 8-6155] done synthesizing module 'bypass_controller' (4#1) [C:/Users/ay140/Desktop/Boids_FPGA/bypass_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'single_reg' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/single_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'dffe_ref' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dffe_ref' (5#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'single_reg' (6#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/single_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'bitwise_and' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/bitwise_and.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bitwise_and' (7#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/bitwise_and.v:3]
INFO: [Synth 8-6157] synthesizing module 'bitwise_or' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/bitwise_or.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bitwise_or' (8#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/bitwise_or.v:1]
INFO: [Synth 8-6157] synthesizing module 'CLA_L2_block' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/CLA_L2_block.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CLA_L2_block' (9#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/CLA_L2_block.v:1]
INFO: [Synth 8-6157] synthesizing module 'CLA_L1_block' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/CLA_L1_block.v:2]
INFO: [Synth 8-6155] done synthesizing module 'CLA_L1_block' (10#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/CLA_L1_block.v:2]
INFO: [Synth 8-6155] done synthesizing module 'adder' (11#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (12#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/mux_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'splitInstruction' [C:/Users/ay140/Desktop/Boids_FPGA/splitInstruction.v:1]
INFO: [Synth 8-6155] done synthesizing module 'splitInstruction' (13#1) [C:/Users/ay140/Desktop/Boids_FPGA/splitInstruction.v:1]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/ay140/Desktop/Boids_FPGA/controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'controller' (14#1) [C:/Users/ay140/Desktop/Boids_FPGA/controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/mux_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (15#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/mux_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'sll' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/sll.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sll' (16#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/sll.v:1]
INFO: [Synth 8-6157] synthesizing module 'sra' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/sra.v:12]
INFO: [Synth 8-6157] synthesizing module 'sra_Nshift' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/sra.v:2]
	Parameter numShifts bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sra_Nshift' (17#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/sra.v:2]
INFO: [Synth 8-6157] synthesizing module 'sra_Nshift__parameterized0' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/sra.v:2]
	Parameter numShifts bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sra_Nshift__parameterized0' (17#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/sra.v:2]
INFO: [Synth 8-6157] synthesizing module 'sra_Nshift__parameterized1' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/sra.v:2]
	Parameter numShifts bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sra_Nshift__parameterized1' (17#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/sra.v:2]
INFO: [Synth 8-6157] synthesizing module 'sra_Nshift__parameterized2' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/sra.v:2]
	Parameter numShifts bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sra_Nshift__parameterized2' (17#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/sra.v:2]
INFO: [Synth 8-6157] synthesizing module 'sra_Nshift__parameterized3' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/sra.v:2]
	Parameter numShifts bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sra_Nshift__parameterized3' (17#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/sra.v:2]
INFO: [Synth 8-6155] done synthesizing module 'sra' (18#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/sra.v:12]
INFO: [Synth 8-6157] synthesizing module 'isThereOverflow' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/isThereOverflow.v:2]
INFO: [Synth 8-6155] done synthesizing module 'isThereOverflow' (19#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/isThereOverflow.v:2]
INFO: [Synth 8-6157] synthesizing module 'bit_flipper' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/bit_flipper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bit_flipper' (20#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/bit_flipper.v:1]
INFO: [Synth 8-6157] synthesizing module 'isNotEqual' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/isNotEqual.v:1]
INFO: [Synth 8-6155] done synthesizing module 'isNotEqual' (21#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/isNotEqual.v:1]
INFO: [Synth 8-6157] synthesizing module 'isLessThan' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/isLessThan.v:2]
INFO: [Synth 8-6155] done synthesizing module 'isLessThan' (22#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/isLessThan.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux_8' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/mux_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_8' (23#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/mux_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (24#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'pulse_generator' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/pulse_generator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pulse_generator' (25#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/pulse_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'multdiv' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/multdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'wallaceTreeMultiplier' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/wallaceTreeMultiplier.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'T_flip_flop' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/T_flip_flop.v:1]
INFO: [Synth 8-6155] done synthesizing module 'T_flip_flop' (26#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/T_flip_flop.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (27#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/full_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (28#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/full_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wallaceTreeMultiplier' (29#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/wallaceTreeMultiplier.v:1]
INFO: [Synth 8-6157] synthesizing module 'divider_called_bob' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/divider_called_bob.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_2_64' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/mux_2_64.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_64' (30#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/mux_2_64.v:1]
INFO: [Synth 8-6157] synthesizing module 'single_reg_64' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/single_reg_64.v:1]
INFO: [Synth 8-6155] done synthesizing module 'single_reg_64' (31#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/single_reg_64.v:1]
INFO: [Synth 8-6155] done synthesizing module 'divider_called_bob' (32#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/divider_called_bob.v:1]
INFO: [Synth 8-6155] done synthesizing module 'multdiv' (33#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/multdiv.v:1]
INFO: [Synth 8-6155] done synthesizing module 'processor' (34#1) [C:/Users/ay140/Desktop/Boids_FPGA/processor.v:20]
INFO: [Synth 8-6157] synthesizing module 'ROM' [C:/Users/ay140/Desktop/Boids_FPGA/ROM.v:2]
	Parameter MEMFILE bound to: 256'b0101010001100101011100110111010000100000010001100110100101101100011001010111001100101111010011010110010101101101011011110111001001111001001000000100011001101001011011000110010101110011001011110111001101101111011100100111010000101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'Test Files/Memory Files/sort.mem' is read successfully [C:/Users/ay140/Desktop/Boids_FPGA/ROM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (35#1) [C:/Users/ay140/Desktop/Boids_FPGA/ROM.v:2]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (36#1) [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/ay140/Desktop/Boids_FPGA/RAM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (37#1) [C:/Users/ay140/Desktop/Boids_FPGA/RAM.v:2]
WARNING: [Synth 8-689] width (8) of port connection 'out' does not match port width (32) of module 'decoder32' [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:128]
INFO: [Synth 8-6157] synthesizing module 'RAM_resettable' [C:/Users/ay140/Desktop/Boids_FPGA/RAM_resettable.v:1]
	Parameter DEPTH bound to: 307200 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAM_resettable' (38#1) [C:/Users/ay140/Desktop/Boids_FPGA/RAM_resettable.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGAController' [C:/Users/ay140/Desktop/Boids_FPGA/VGA_files/VGAController.v:2]
INFO: [Synth 8-6157] synthesizing module 'VGATimingGenerator' [C:/Users/ay140/Desktop/Boids_FPGA/VGA_files/VGATimingGenerator.v:2]
	Parameter HEIGHT bound to: 480 - type: integer 
	Parameter WIDTH bound to: 640 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGATimingGenerator' (39#1) [C:/Users/ay140/Desktop/Boids_FPGA/VGA_files/VGATimingGenerator.v:2]
INFO: [Synth 8-6155] done synthesizing module 'VGAController' (40#1) [C:/Users/ay140/Desktop/Boids_FPGA/VGA_files/VGAController.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Wrapper' (41#1) [C:/Users/ay140/Desktop/Boids_FPGA/Wrapper.v:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.367 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1329.367 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ay140/Desktop/Boids_FPGA/master.xdc]
Finished Parsing XDC File [C:/Users/ay140/Desktop/Boids_FPGA/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ay140/Desktop/Boids_FPGA/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1439.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1439.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1439.117 ; gain = 109.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1439.117 ; gain = 109.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1439.117 ; gain = 109.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1439.117 ; gain = 109.750
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'loop1[0].BoidProcessorUnit' (BPU) to 'loop1[1].BoidProcessorUnit'
INFO: [Synth 8-223] decloning instance 'loop1[0].BoidProcessorUnit' (BPU) to 'loop1[2].BoidProcessorUnit'
INFO: [Synth 8-223] decloning instance 'loop1[0].BoidProcessorUnit' (BPU) to 'loop1[3].BoidProcessorUnit'
INFO: [Synth 8-223] decloning instance 'loop1[0].BoidProcessorUnit' (BPU) to 'loop1[4].BoidProcessorUnit'
INFO: [Synth 8-223] decloning instance 'loop1[0].BoidProcessorUnit' (BPU) to 'loop1[5].BoidProcessorUnit'
INFO: [Synth 8-223] decloning instance 'loop1[0].BoidProcessorUnit' (BPU) to 'loop1[6].BoidProcessorUnit'
INFO: [Synth 8-223] decloning instance 'loop1[0].BoidProcessorUnit' (BPU) to 'loop1[7].BoidProcessorUnit'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1345  
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1847  
+---RAMs : 
	             300K Bit	(307200 X 1 bit)          RAMs := 2     
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 51    
	   2 Input   19 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP VGAControlModule/boid_read_address_reg_reg, operation Mode is: (C or 0)+(A:0x280)*B.
DSP Report: register VGAControlModule/boid_read_address_reg_reg is absorbed into DSP VGAControlModule/boid_read_address_reg_reg.
DSP Report: operator VGAControlModule/currentPixelAddress is absorbed into DSP VGAControlModule/boid_read_address_reg_reg.
DSP Report: operator VGAControlModule/currentPixelAddress0 is absorbed into DSP VGAControlModule/boid_read_address_reg_reg.
DSP Report: operator VGAControlModule/currentPixelAddress is absorbed into DSP VGAControlModule/boid_read_address_reg_reg.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'CPU/DX_latch_controls/loop1[29].d_flip_flop/q_reg/Q' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/dffe_ref.v:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/dffe_ref.v:25]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/dffe_ref.v:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'CPU/DX_latch_controls/loop1[30].d_flip_flop/q_reg/Q' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/dffe_ref.v:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/dffe_ref.v:25]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/dffe_ref.v:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'CPU/DX_latch_controls/loop1[31].d_flip_flop/q_reg/Q' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/dffe_ref.v:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/dffe_ref.v:25]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/dffe_ref.v:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'CPU/DX_latch_controls_ext/loop1[31].d_flip_flop/q_reg/Q' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/dffe_ref.v:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/dffe_ref.v:25]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/ay140/Desktop/Boids_FPGA/HelperModules/dffe_ref.v:25]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1748.879 ; gain = 419.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------------+---------------+----------------+
|Module Name | RTL Object          | Depth x Width | Implemented As | 
+------------+---------------------+---------------+----------------+
|Wrapper     | InstMem/dataOut_reg | 4096x30       | Block RAM      | 
+------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Wrapper     | ProcMem/MemoryArray_reg | 4 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives        | 
+------------+---------------------------+-----------+----------------------+-------------------+
|Wrapper     | Boid_display_mem/ram2_reg | Implied   | 512 K x 1            | RAM128X1D x 4800  | 
|Wrapper     | Boid_display_mem/ram1_reg | Implied   | 512 K x 1            | RAM128X1D x 4800  | 
+------------+---------------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below)
+--------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VGAController | (C or 0)+(A:0x280)*B | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+--------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1748.879 ; gain = 419.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1748.879 ; gain = 419.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Wrapper     | ProcMem/MemoryArray_reg | 4 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+---------------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives        | 
+------------+---------------------------+-----------+----------------------+-------------------+
|Wrapper     | Boid_display_mem/ram2_reg | Implied   | 512 K x 1            | RAM128X1D x 4800  | 
|Wrapper     | Boid_display_mem/ram1_reg | Implied   | 512 K x 1            | RAM128X1D x 4800  | 
+------------+---------------------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 1856.453 ; gain = 527.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:01:58 . Memory (MB): peak = 1866.250 ; gain = 536.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:01:58 . Memory (MB): peak = 1866.250 ; gain = 536.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 1866.250 ; gain = 536.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:02:00 . Memory (MB): peak = 1866.250 ; gain = 536.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:02:00 . Memory (MB): peak = 1866.586 ; gain = 537.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:59 ; elapsed = 00:02:00 . Memory (MB): peak = 1866.586 ; gain = 537.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |     5|
|3     |DSP48E1   |     1|
|4     |LUT1      |     8|
|5     |LUT2      |  1329|
|6     |LUT3      |   340|
|7     |LUT4      |   712|
|8     |LUT5      |  1463|
|9     |LUT6      |  8309|
|10    |MUXF7     |  1162|
|11    |MUXF8     |   564|
|12    |RAM128X1D |  9600|
|13    |RAMB36E1  |     8|
|18    |FDCE      |  1593|
|19    |FDRE      |    55|
|20    |IBUF      |     2|
|21    |OBUF      |    30|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:02:00 . Memory (MB): peak = 1866.586 ; gain = 537.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:50 ; elapsed = 00:01:57 . Memory (MB): peak = 1866.586 ; gain = 427.469
Synthesis Optimization Complete : Time (s): cpu = 00:01:59 ; elapsed = 00:02:00 . Memory (MB): peak = 1866.586 ; gain = 537.219
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.423 . Memory (MB): peak = 1866.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11340 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1866.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9600 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 9600 instances

Synth Design complete, checksum: 3dac979e
INFO: [Common 17-83] Releasing license: Synthesis
121 Infos, 87 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:16 ; elapsed = 00:02:18 . Memory (MB): peak = 1866.586 ; gain = 537.219
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/ay140/Desktop/Boids_FPGA/project_1.runs/synth_1/Wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1866.586 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Wrapper_utilization_synth.rpt -pb Wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 16:42:54 2024...
