

================================================================
== Vitis HLS Report for 'node1'
================================================================
* Date:           Tue Oct  1 18:10:52 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_unbalanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.762 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4118|     4118|  13.713 us|  13.713 us|  4118|  4118|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop4_loop5_loop6  |     4116|     4116|        22|          1|          1|  4096|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      366|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    40|     3688|     2208|    -|
|Memory               |        4|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      225|    -|
|Register             |        -|     -|     1549|      224|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|    40|     5237|     3023|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1066  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1067  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1068  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1069  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1070  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1071  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1072  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1073  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1074   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1075   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1076   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1077   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1078   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1079   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1080   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1081   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|  40| 3688| 2208|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v11_U    |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_1_U  |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_2_U  |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_3_U  |node7_v125_8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +---------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                            |        4|  0|   0|    0|  1024|  128|     4|        32768|
    +---------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln53_1_fu_423_p2                |         +|   0|  0|  20|          13|           1|
    |add_ln53_fu_542_p2                  |         +|   0|  0|  12|           5|           1|
    |add_ln54_1_fu_505_p2                |         +|   0|  0|  17|          10|           1|
    |add_ln54_fu_467_p2                  |         +|   0|  0|  12|           5|           1|
    |add_ln55_fu_499_p2                  |         +|   0|  0|  12|           5|           1|
    |add_ln66_fu_587_p2                  |         +|   0|  0|  15|           8|           8|
    |add_ln70_fu_599_p2                  |         +|   0|  0|  15|           8|           8|
    |and_ln53_fu_461_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_702                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_726                    |       and|   0|  0|   2|           1|           1|
    |cmp48_fu_574_p2                     |      icmp|   0|  0|  12|           5|           1|
    |cmp76_1_fu_579_p2                   |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln53_fu_417_p2                 |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln54_fu_435_p2                 |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln55_fu_455_p2                 |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln61_fu_605_p2                 |      icmp|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage0_iter21  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |        or|   0|  0|   2|           1|           1|
    |or_ln54_fu_473_p2                   |        or|   0|  0|   2|           1|           1|
    |select_ln53_1_fu_548_p3             |    select|   0|  0|   5|           1|           5|
    |select_ln53_fu_441_p3               |    select|   0|  0|   5|           1|           1|
    |select_ln54_1_fu_487_p3             |    select|   0|  0|   5|           1|           5|
    |select_ln54_2_fu_511_p3             |    select|   0|  0|  10|           1|           1|
    |select_ln54_fu_479_p3               |    select|   0|  0|   5|           1|           1|
    |v22_1_fu_747_p3                     |    select|   0|  0|  32|           1|           1|
    |v22_2_fu_754_p3                     |    select|   0|  0|  32|           1|           1|
    |v22_3_fu_761_p3                     |    select|   0|  0|  32|           1|           1|
    |v22_fu_740_p3                       |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln53_fu_449_p2                  |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 366|         114|          82|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten20_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_v13_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v14_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v15_load               |   9|          2|    5|         10|
    |indvar_flatten20_fu_104                 |   9|          2|   13|         26|
    |indvar_flatten_fu_96                    |   9|          2|   10|         20|
    |real_start                              |   9|          2|    1|          2|
    |v13_fu_100                              |   9|          2|    5|         10|
    |v147_0_blk_n                            |   9|          2|    1|          2|
    |v147_1_blk_n                            |   9|          2|    1|          2|
    |v147_2_blk_n                            |   9|          2|    1|          2|
    |v147_3_blk_n                            |   9|          2|    1|          2|
    |v148_0_0_blk_n                          |   9|          2|    1|          2|
    |v148_0_1_blk_n                          |   9|          2|    1|          2|
    |v148_1_0_blk_n                          |   9|          2|    1|          2|
    |v148_1_1_blk_n                          |   9|          2|    1|          2|
    |v148_2_0_blk_n                          |   9|          2|    1|          2|
    |v148_2_1_blk_n                          |   9|          2|    1|          2|
    |v148_3_0_blk_n                          |   9|          2|    1|          2|
    |v148_3_1_blk_n                          |   9|          2|    1|          2|
    |v14_fu_92                               |   9|          2|    5|         10|
    |v15_fu_88                               |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 225|         50|   91|        182|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln70_reg_915                   |   8|   0|    8|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg         |   1|   0|    1|          0|
    |cmp48_reg_893                      |   1|   0|    1|          0|
    |cmp76_1_reg_901                    |   1|   0|    1|          0|
    |icmp_ln54_reg_871                  |   1|   0|    1|          0|
    |icmp_ln61_reg_920                  |   1|   0|    1|          0|
    |indvar_flatten20_fu_104            |  13|   0|   13|          0|
    |indvar_flatten_fu_96               |  10|   0|   10|          0|
    |mux_case_0206_fu_116               |  32|   0|   32|          0|
    |mux_case_02710_fu_124              |  32|   0|   32|          0|
    |mux_case_02_fu_108                 |  32|   0|   32|          0|
    |mux_case_03314_fu_132              |  32|   0|   32|          0|
    |mux_case_1238_fu_120               |  32|   0|   32|          0|
    |mux_case_12912_fu_128              |  32|   0|   32|          0|
    |mux_case_14_fu_112                 |  32|   0|   32|          0|
    |mux_case_15116_fu_136              |  32|   0|   32|          0|
    |select_ln54_1_reg_882              |   5|   0|    5|          0|
    |select_ln54_reg_876                |   5|   0|    5|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |tmp1_reg_1079                      |  32|   0|   32|          0|
    |tmp2_reg_1069                      |  32|   0|   32|          0|
    |tmp3_reg_1059                      |  32|   0|   32|          0|
    |tmp_reg_1089                       |  32|   0|   32|          0|
    |trunc_ln70_reg_887                 |   4|   0|    4|          0|
    |v11_1_addr_reg_1036                |   8|   0|    8|          0|
    |v11_2_addr_reg_1042                |   8|   0|    8|          0|
    |v11_3_addr_reg_1048                |   8|   0|    8|          0|
    |v11_addr_reg_1030                  |   8|   0|    8|          0|
    |v13_fu_100                         |   5|   0|    5|          0|
    |v145_0_load_reg_924                |  32|   0|   32|          0|
    |v145_1_load_reg_929                |  32|   0|   32|          0|
    |v14_fu_92                          |   5|   0|    5|          0|
    |v15_fu_88                          |   5|   0|    5|          0|
    |v22_1_reg_1064                     |  32|   0|   32|          0|
    |v22_2_reg_1074                     |  32|   0|   32|          0|
    |v22_3_reg_1084                     |  32|   0|   32|          0|
    |v22_reg_1054                       |  32|   0|   32|          0|
    |v23_1_reg_995                      |  32|   0|   32|          0|
    |v23_2_reg_1000                     |  32|   0|   32|          0|
    |v23_3_reg_1005                     |  32|   0|   32|          0|
    |v23_4_reg_1010                     |  32|   0|   32|          0|
    |v23_5_reg_1015                     |  32|   0|   32|          0|
    |v23_6_reg_1020                     |  32|   0|   32|          0|
    |v23_7_reg_1025                     |  32|   0|   32|          0|
    |v23_reg_990                        |  32|   0|   32|          0|
    |v24_4_reg_1106                     |  32|   0|   32|          0|
    |v24_5_reg_1100                     |  32|   0|   32|          0|
    |v24_6_reg_1094                     |  32|   0|   32|          0|
    |v24_reg_1112                       |  32|   0|   32|          0|
    |add_ln70_reg_915                   |  64|  32|    8|          0|
    |cmp48_reg_893                      |  64|  32|    1|          0|
    |cmp76_1_reg_901                    |  64|  32|    1|          0|
    |v11_1_addr_reg_1036                |  64|  32|    8|          0|
    |v11_2_addr_reg_1042                |  64|  32|    8|          0|
    |v11_3_addr_reg_1048                |  64|  32|    8|          0|
    |v11_addr_reg_1030                  |  64|  32|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1549| 224| 1143|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node1|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|         node1|  return value|
|v148_0_0_dout            |   in|   32|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_num_data_valid  |   in|    9|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_fifo_cap        |   in|    9|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_empty_n         |   in|    1|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_read            |  out|    1|     ap_fifo|      v148_0_0|       pointer|
|v148_0_1_dout            |   in|   32|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_num_data_valid  |   in|    9|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_fifo_cap        |   in|    9|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_empty_n         |   in|    1|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_read            |  out|    1|     ap_fifo|      v148_0_1|       pointer|
|v148_1_0_dout            |   in|   32|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_num_data_valid  |   in|    9|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_fifo_cap        |   in|    9|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_empty_n         |   in|    1|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_read            |  out|    1|     ap_fifo|      v148_1_0|       pointer|
|v148_1_1_dout            |   in|   32|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_num_data_valid  |   in|    9|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_fifo_cap        |   in|    9|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_empty_n         |   in|    1|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_read            |  out|    1|     ap_fifo|      v148_1_1|       pointer|
|v148_2_0_dout            |   in|   32|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_num_data_valid  |   in|    9|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_fifo_cap        |   in|    9|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_empty_n         |   in|    1|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_read            |  out|    1|     ap_fifo|      v148_2_0|       pointer|
|v148_2_1_dout            |   in|   32|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_num_data_valid  |   in|    9|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_fifo_cap        |   in|    9|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_empty_n         |   in|    1|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_read            |  out|    1|     ap_fifo|      v148_2_1|       pointer|
|v148_3_0_dout            |   in|   32|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_num_data_valid  |   in|    9|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_fifo_cap        |   in|    9|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_empty_n         |   in|    1|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_read            |  out|    1|     ap_fifo|      v148_3_0|       pointer|
|v148_3_1_dout            |   in|   32|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_num_data_valid  |   in|    9|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_fifo_cap        |   in|    9|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_empty_n         |   in|    1|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_read            |  out|    1|     ap_fifo|      v148_3_1|       pointer|
|v147_0_din               |  out|   32|     ap_fifo|        v147_0|       pointer|
|v147_0_num_data_valid    |   in|    9|     ap_fifo|        v147_0|       pointer|
|v147_0_fifo_cap          |   in|    9|     ap_fifo|        v147_0|       pointer|
|v147_0_full_n            |   in|    1|     ap_fifo|        v147_0|       pointer|
|v147_0_write             |  out|    1|     ap_fifo|        v147_0|       pointer|
|v147_1_din               |  out|   32|     ap_fifo|        v147_1|       pointer|
|v147_1_num_data_valid    |   in|    9|     ap_fifo|        v147_1|       pointer|
|v147_1_fifo_cap          |   in|    9|     ap_fifo|        v147_1|       pointer|
|v147_1_full_n            |   in|    1|     ap_fifo|        v147_1|       pointer|
|v147_1_write             |  out|    1|     ap_fifo|        v147_1|       pointer|
|v147_2_din               |  out|   32|     ap_fifo|        v147_2|       pointer|
|v147_2_num_data_valid    |   in|    9|     ap_fifo|        v147_2|       pointer|
|v147_2_fifo_cap          |   in|    9|     ap_fifo|        v147_2|       pointer|
|v147_2_full_n            |   in|    1|     ap_fifo|        v147_2|       pointer|
|v147_2_write             |  out|    1|     ap_fifo|        v147_2|       pointer|
|v147_3_din               |  out|   32|     ap_fifo|        v147_3|       pointer|
|v147_3_num_data_valid    |   in|    9|     ap_fifo|        v147_3|       pointer|
|v147_3_fifo_cap          |   in|    9|     ap_fifo|        v147_3|       pointer|
|v147_3_full_n            |   in|    1|     ap_fifo|        v147_3|       pointer|
|v147_3_write             |  out|    1|     ap_fifo|        v147_3|       pointer|
|v145_0_address0          |  out|    8|   ap_memory|        v145_0|         array|
|v145_0_ce0               |  out|    1|   ap_memory|        v145_0|         array|
|v145_0_q0                |   in|   32|   ap_memory|        v145_0|         array|
|v145_1_address0          |  out|    8|   ap_memory|        v145_1|         array|
|v145_1_ce0               |  out|    1|   ap_memory|        v145_1|         array|
|v145_1_q0                |   in|   32|   ap_memory|        v145_1|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

