#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Feb 20 09:29:22 2022
# Process ID: 18816
# Current directory: C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7488 C:\Users\anags\OneDrive\Desktop\UNI\cuatri 2\Sistemas Digitales Avanzados\Practicas\project_1\project_1.xpr
# Log file: C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/vivado.log
# Journal file: C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 878.977 ; gain = 201.598
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/anags/OneDrive/Desktop/UNI/cuatri -notrace
couldn't read file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 20 10:44:14 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_puerto_serie_behav -key {Behavioral:sim_1:Functional:tb_puerto_serie} -tclbatch {tb_puerto_serie.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_puerto_serie.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_puerto_serie_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 971.273 ; gain = 14.633
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_puerto_serie_behav -key {Behavioral:sim_1:Functional:tb_puerto_serie} -tclbatch {tb_puerto_serie.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_puerto_serie.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_puerto_serie_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.516 ; gain = 9.797
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_puerto_serie_behav -key {Behavioral:sim_1:Functional:tb_puerto_serie} -tclbatch {tb_puerto_serie.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_puerto_serie.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_puerto_serie_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
ERROR: Index 8 out of bound 7 downto 0
Time: 60885 ns  Iteration: 1  Process: /tb_puerto_serie/dut/receptor_i/line__49
  File: C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd

HDL Line: C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd:57
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
add_bp {C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd} 57
remove_bps -file {C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd} -line 57
run 10 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
ERROR: Index 8 out of bound 7 downto 0
Time: 60885 ns  Iteration: 1  Process: /tb_puerto_serie/dut/receptor_i/line__49
  File: C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd

HDL Line: C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd:57
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
ERROR: Index 8 out of bound 7 downto 0
Time: 69565 ns  Iteration: 1  Process: /tb_puerto_serie/dut/receptor_i/line__49
  File: C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd

HDL Line: C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd:78
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:07:38 ; elapsed = 00:07:38 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:58 ; elapsed = 00:00:56 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:02:42 ; elapsed = 00:02:15 . Memory (MB): peak = 1476.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_puerto_serie_behav -key {Behavioral:sim_1:Functional:tb_puerto_serie} -tclbatch {tb_puerto_serie.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_puerto_serie.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_puerto_serie_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:03 ; elapsed = 00:01:02 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:02:33 ; elapsed = 00:02:38 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
C:/Xilinx/Vivado/2019.2/tps/mingw/6.2.0/win64.o/nt/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/bin/ld.exe: reopening xsim.dir/tb_puerto_serie_behav/obj/xsim_0.win64.obj: Permission denied

C:/Xilinx/Vivado/2019.2/tps/mingw/6.2.0/win64.o/nt/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/bin/ld.exe: final link failed: Permission denied
collect2.exe: error: ld returned 1 exit status
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1476.461 ; gain = 0.000
run 200 ns
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
ERROR: Index 8 out of bound 7 downto 0
Time: 78325 ns  Iteration: 1  Process: /tb_puerto_serie/dut/receptor_i/line__49
  File: C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd

HDL Line: C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd:78
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
ERROR: Index 8 out of bound 7 downto 0
Time: 78325 ns  Iteration: 1  Process: /tb_puerto_serie/dut/receptor_i/line__49
  File: C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd

HDL Line: C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd:78
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1476.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_puerto_serie' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_puerto_serie_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.srcs/sources_1/new/receptor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receptor'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/anags/OneDrive/Desktop/UNI/cuatri 2/Sistemas Digitales Avanzados/Practicas/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0b877742e65f48f0b366796d7c932985 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1476.461 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1476.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 20 13:30:02 2022...
