$date
	Sat Oct 24 21:23:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 12 ! salida [11:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ load $end
$var reg 1 % reset $end
$var reg 12 & v_load [11:0] $end
$scope module cont $end
$var wire 1 " Clk $end
$var wire 1 # Enable $end
$var wire 1 $ Load $end
$var wire 1 % Reset $end
$var wire 12 ' V_Load [11:0] $end
$var reg 12 ( Salida [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b111111111111 '
b111111111111 &
1%
0$
0#
0"
b0 !
$end
#1
1"
0%
#2
0"
#3
1"
#4
0"
#5
1"
#6
b1 !
b1 (
0"
1#
#7
b10 !
b10 (
1"
#8
0"
#9
b11 !
b11 (
1"
#10
0"
#11
b100 !
b100 (
1"
#12
0"
#13
b101 !
b101 (
1"
#14
0"
#15
b110 !
b110 (
1"
#16
b111111111111 !
b111111111111 (
0"
1$
#17
1"
#18
0"
#19
1"
#20
0"
#21
1"
#22
0"
#23
1"
#24
0"
#25
1"
#26
0"
#27
1"
#28
0"
#29
1"
#30
0"
#31
1"
#32
0"
#33
1"
#34
0"
#35
1"
#36
b0 !
b0 (
0"
0$
#37
b1 !
b1 (
1"
#38
0"
#39
b10 !
b10 (
1"
#40
0"
#41
b11 !
b11 (
1"
#42
0"
#43
b100 !
b100 (
1"
#44
0"
#45
b101 !
b101 (
1"
#46
0"
#47
b110 !
b110 (
1"
#48
0"
#49
b111 !
b111 (
1"
#50
0"
#51
b1000 !
b1000 (
1"
#52
0"
#53
b1001 !
b1001 (
1"
#54
0"
#55
b1010 !
b1010 (
1"
#56
0"
#57
b1011 !
b1011 (
1"
#58
0"
#59
b1100 !
b1100 (
1"
#60
0"
#61
b1101 !
b1101 (
1"
#62
0"
#63
b1110 !
b1110 (
1"
#64
0"
#65
b1111 !
b1111 (
1"
#66
b0 !
b0 (
0"
1%
#67
1"
#68
0"
#69
1"
#70
0"
#71
1"
#72
0"
#73
1"
#74
0"
#75
1"
#76
0"
#77
1"
#78
0"
#79
1"
#80
0"
#81
1"
#82
0"
#83
1"
#84
0"
#85
1"
#86
0"
#87
1"
#88
0"
#89
1"
#90
0"
#91
1"
#92
0"
#93
1"
#94
0"
#95
1"
#96
0"
#97
b1 !
b1 (
1"
0%
#98
0"
#99
b10 !
b10 (
1"
#100
0"
