# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"test_bench_time_impl.v" \
"../../../../../project_2.srcs/sim_1/new/test_bench.v" \

# Do not sort compile order
nosort
