[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ElabSysCall/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 128
LIB: work
FILE: ${SURELOG_DIR}/tests/ElabSysCall/dut.sv
n<> u<127> t<Top_level_rule> c<1> l<1:1> el<24:10>
  n<> u<1> t<Null_rule> p<127> s<126> l<1:1>
  n<> u<126> t<Source_text> p<127> c<32> l<1:1> el<24:10>
    n<> u<32> t<Description> p<126> c<31> s<63> l<1:1> el<5:10>
      n<> u<31> t<Module_declaration> p<32> c<5> l<1:1> el<5:10>
        n<> u<5> t<Module_nonansi_header> p<31> c<2> s<29> l<1:1> el<1:20>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top_fatal> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:17>
          n<> u<4> t<List_of_ports> p<5> l<1:17> el<1:19>
        n<> u<29> t<Module_item> p<31> c<28> s<30> l<2:1> el<4:4>
          n<> u<28> t<Non_port_module_item> p<29> c<27> l<2:1> el<4:4>
            n<> u<27> t<Module_or_generate_item> p<28> c<26> l<2:1> el<4:4>
              n<> u<26> t<Module_common_item> p<27> c<25> l<2:1> el<4:4>
                n<> u<25> t<Conditional_generate_construct> p<26> c<24> l<2:1> el<4:4>
                  n<> u<24> t<If_generate_construct> p<25> c<23> l<2:1> el<4:4>
                    n<> u<23> t<IF> p<24> s<9> l<2:1> el<2:3>
                    n<> u<9> t<Constant_expression> p<24> c<8> s<22> l<2:5> el<2:6>
                      n<> u<8> t<Constant_primary> p<9> c<7> l<2:5> el<2:6>
                        n<> u<7> t<Primary_literal> p<8> c<6> l<2:5> el<2:6>
                          n<1> u<6> t<IntConst> p<7> l<2:5> el<2:6>
                    n<> u<22> t<Generate_item> p<24> c<21> l<2:8> el<4:4>
                      n<> u<21> t<Generate_begin_end_block> p<22> c<19> l<2:8> el<4:4>
                        n<> u<19> t<Generate_item> p<21> c<18> s<20> l<3:3> el<3:48>
                          n<> u<18> t<Module_or_generate_item> p<19> c<17> l<3:3> el<3:48>
                            n<> u<17> t<Module_common_item> p<18> c<16> l<3:3> el<3:48>
                              n<> u<16> t<Elaboration_system_task> p<17> c<15> l<3:3> el<3:48>
                                n<fatal> u<15> t<StringConst> p<16> s<14> l<3:4> el<3:9>
                                n<> u<14> t<List_of_arguments> p<16> c<13> l<3:10> el<3:46>
                                  n<> u<13> t<Expression> p<14> c<12> l<3:10> el<3:46>
                                    n<> u<12> t<Primary> p<13> c<11> l<3:10> el<3:46>
                                      n<> u<11> t<Primary_literal> p<12> c<10> l<3:10> el<3:46>
                                        n<"Cache way size must be at most 4kB"> u<10> t<StringLiteral> p<11> l<3:10> el<3:46>
                        n<> u<20> t<END> p<21> l<4:1> el<4:4>
        n<> u<30> t<ENDMODULE> p<31> l<5:1> el<5:10>
    n<> u<63> t<Description> p<126> c<62> s<94> l<7:1> el<11:10>
      n<> u<62> t<Module_declaration> p<63> c<36> l<7:1> el<11:10>
        n<> u<36> t<Module_nonansi_header> p<62> c<33> s<60> l<7:1> el<7:20>
          n<module> u<33> t<Module_keyword> p<36> s<34> l<7:1> el<7:7>
          n<top_error> u<34> t<StringConst> p<36> s<35> l<7:8> el<7:17>
          n<> u<35> t<List_of_ports> p<36> l<7:17> el<7:19>
        n<> u<60> t<Module_item> p<62> c<59> s<61> l<8:1> el<10:4>
          n<> u<59> t<Non_port_module_item> p<60> c<58> l<8:1> el<10:4>
            n<> u<58> t<Module_or_generate_item> p<59> c<57> l<8:1> el<10:4>
              n<> u<57> t<Module_common_item> p<58> c<56> l<8:1> el<10:4>
                n<> u<56> t<Conditional_generate_construct> p<57> c<55> l<8:1> el<10:4>
                  n<> u<55> t<If_generate_construct> p<56> c<54> l<8:1> el<10:4>
                    n<> u<54> t<IF> p<55> s<40> l<8:1> el<8:3>
                    n<> u<40> t<Constant_expression> p<55> c<39> s<53> l<8:5> el<8:6>
                      n<> u<39> t<Constant_primary> p<40> c<38> l<8:5> el<8:6>
                        n<> u<38> t<Primary_literal> p<39> c<37> l<8:5> el<8:6>
                          n<1> u<37> t<IntConst> p<38> l<8:5> el<8:6>
                    n<> u<53> t<Generate_item> p<55> c<52> l<8:8> el<10:4>
                      n<> u<52> t<Generate_begin_end_block> p<53> c<50> l<8:8> el<10:4>
                        n<> u<50> t<Generate_item> p<52> c<49> s<51> l<9:3> el<9:48>
                          n<> u<49> t<Module_or_generate_item> p<50> c<48> l<9:3> el<9:48>
                            n<> u<48> t<Module_common_item> p<49> c<47> l<9:3> el<9:48>
                              n<> u<47> t<Elaboration_system_task> p<48> c<46> l<9:3> el<9:48>
                                n<error> u<46> t<StringConst> p<47> s<45> l<9:4> el<9:9>
                                n<> u<45> t<List_of_arguments> p<47> c<44> l<9:10> el<9:46>
                                  n<> u<44> t<Expression> p<45> c<43> l<9:10> el<9:46>
                                    n<> u<43> t<Primary> p<44> c<42> l<9:10> el<9:46>
                                      n<> u<42> t<Primary_literal> p<43> c<41> l<9:10> el<9:46>
                                        n<"Cache way size must be at most 4kB"> u<41> t<StringLiteral> p<42> l<9:10> el<9:46>
                        n<> u<51> t<END> p<52> l<10:1> el<10:4>
        n<> u<61> t<ENDMODULE> p<62> l<11:1> el<11:10>
    n<> u<94> t<Description> p<126> c<93> s<125> l<13:1> el<17:10>
      n<> u<93> t<Module_declaration> p<94> c<67> l<13:1> el<17:10>
        n<> u<67> t<Module_nonansi_header> p<93> c<64> s<91> l<13:1> el<13:22>
          n<module> u<64> t<Module_keyword> p<67> s<65> l<13:1> el<13:7>
          n<top_warning> u<65> t<StringConst> p<67> s<66> l<13:8> el<13:19>
          n<> u<66> t<List_of_ports> p<67> l<13:19> el<13:21>
        n<> u<91> t<Module_item> p<93> c<90> s<92> l<14:1> el<16:4>
          n<> u<90> t<Non_port_module_item> p<91> c<89> l<14:1> el<16:4>
            n<> u<89> t<Module_or_generate_item> p<90> c<88> l<14:1> el<16:4>
              n<> u<88> t<Module_common_item> p<89> c<87> l<14:1> el<16:4>
                n<> u<87> t<Conditional_generate_construct> p<88> c<86> l<14:1> el<16:4>
                  n<> u<86> t<If_generate_construct> p<87> c<85> l<14:1> el<16:4>
                    n<> u<85> t<IF> p<86> s<71> l<14:1> el<14:3>
                    n<> u<71> t<Constant_expression> p<86> c<70> s<84> l<14:5> el<14:6>
                      n<> u<70> t<Constant_primary> p<71> c<69> l<14:5> el<14:6>
                        n<> u<69> t<Primary_literal> p<70> c<68> l<14:5> el<14:6>
                          n<1> u<68> t<IntConst> p<69> l<14:5> el<14:6>
                    n<> u<84> t<Generate_item> p<86> c<83> l<14:8> el<16:4>
                      n<> u<83> t<Generate_begin_end_block> p<84> c<81> l<14:8> el<16:4>
                        n<> u<81> t<Generate_item> p<83> c<80> s<82> l<15:3> el<15:50>
                          n<> u<80> t<Module_or_generate_item> p<81> c<79> l<15:3> el<15:50>
                            n<> u<79> t<Module_common_item> p<80> c<78> l<15:3> el<15:50>
                              n<> u<78> t<Elaboration_system_task> p<79> c<77> l<15:3> el<15:50>
                                n<warning> u<77> t<StringConst> p<78> s<76> l<15:4> el<15:11>
                                n<> u<76> t<List_of_arguments> p<78> c<75> l<15:12> el<15:48>
                                  n<> u<75> t<Expression> p<76> c<74> l<15:12> el<15:48>
                                    n<> u<74> t<Primary> p<75> c<73> l<15:12> el<15:48>
                                      n<> u<73> t<Primary_literal> p<74> c<72> l<15:12> el<15:48>
                                        n<"Cache way size must be at most 4kB"> u<72> t<StringLiteral> p<73> l<15:12> el<15:48>
                        n<> u<82> t<END> p<83> l<16:1> el<16:4>
        n<> u<92> t<ENDMODULE> p<93> l<17:1> el<17:10>
    n<> u<125> t<Description> p<126> c<124> l<20:1> el<24:10>
      n<> u<124> t<Module_declaration> p<125> c<98> l<20:1> el<24:10>
        n<> u<98> t<Module_nonansi_header> p<124> c<95> s<122> l<20:1> el<20:19>
          n<module> u<95> t<Module_keyword> p<98> s<96> l<20:1> el<20:7>
          n<top_info> u<96> t<StringConst> p<98> s<97> l<20:8> el<20:16>
          n<> u<97> t<List_of_ports> p<98> l<20:16> el<20:18>
        n<> u<122> t<Module_item> p<124> c<121> s<123> l<21:1> el<23:4>
          n<> u<121> t<Non_port_module_item> p<122> c<120> l<21:1> el<23:4>
            n<> u<120> t<Module_or_generate_item> p<121> c<119> l<21:1> el<23:4>
              n<> u<119> t<Module_common_item> p<120> c<118> l<21:1> el<23:4>
                n<> u<118> t<Conditional_generate_construct> p<119> c<117> l<21:1> el<23:4>
                  n<> u<117> t<If_generate_construct> p<118> c<116> l<21:1> el<23:4>
                    n<> u<116> t<IF> p<117> s<102> l<21:1> el<21:3>
                    n<> u<102> t<Constant_expression> p<117> c<101> s<115> l<21:5> el<21:6>
                      n<> u<101> t<Constant_primary> p<102> c<100> l<21:5> el<21:6>
                        n<> u<100> t<Primary_literal> p<101> c<99> l<21:5> el<21:6>
                          n<1> u<99> t<IntConst> p<100> l<21:5> el<21:6>
                    n<> u<115> t<Generate_item> p<117> c<114> l<21:8> el<23:4>
                      n<> u<114> t<Generate_begin_end_block> p<115> c<112> l<21:8> el<23:4>
                        n<> u<112> t<Generate_item> p<114> c<111> s<113> l<22:3> el<22:47>
                          n<> u<111> t<Module_or_generate_item> p<112> c<110> l<22:3> el<22:47>
                            n<> u<110> t<Module_common_item> p<111> c<109> l<22:3> el<22:47>
                              n<> u<109> t<Elaboration_system_task> p<110> c<108> l<22:3> el<22:47>
                                n<info> u<108> t<StringConst> p<109> s<107> l<22:4> el<22:8>
                                n<> u<107> t<List_of_arguments> p<109> c<106> l<22:9> el<22:45>
                                  n<> u<106> t<Expression> p<107> c<105> l<22:9> el<22:45>
                                    n<> u<105> t<Primary> p<106> c<104> l<22:9> el<22:45>
                                      n<> u<104> t<Primary_literal> p<105> c<103> l<22:9> el<22:45>
                                        n<"Cache way size must be at most 4kB"> u<103> t<StringLiteral> p<104> l<22:9> el<22:45>
                        n<> u<113> t<END> p<114> l<23:1> el<23:4>
        n<> u<123> t<ENDMODULE> p<124> l<24:1> el<24:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ElabSysCall/dut.sv:1:1: No timescale set for "top_fatal".
[WRN:PA0205] ${SURELOG_DIR}/tests/ElabSysCall/dut.sv:7:1: No timescale set for "top_error".
[WRN:PA0205] ${SURELOG_DIR}/tests/ElabSysCall/dut.sv:13:1: No timescale set for "top_warning".
[WRN:PA0205] ${SURELOG_DIR}/tests/ElabSysCall/dut.sv:20:1: No timescale set for "top_info".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ElabSysCall/dut.sv:7:1: Compile module "work@top_error".
[INF:CP0303] ${SURELOG_DIR}/tests/ElabSysCall/dut.sv:1:1: Compile module "work@top_fatal".
[INF:CP0303] ${SURELOG_DIR}/tests/ElabSysCall/dut.sv:20:1: Compile module "work@top_info".
[INF:CP0303] ${SURELOG_DIR}/tests/ElabSysCall/dut.sv:13:1: Compile module "work@top_warning".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  4
Constant                                               4
Design                                                 1
GenIf                                                  4
Module                                                 4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ElabSysCall/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top_error (work@top_error), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:7:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top_error
  |vpiInternalScope:
  \_Begin: (work@top_error), line:8:8, endln:10:4
    |vpiParent:
    \_Module: work@top_error (work@top_error), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:7:1, endln:11:10
    |vpiFullName:work@top_error
  |vpiDefName:work@top_error
  |vpiGenStmt:
  \_GenIf: , line:8:1, endln:10:4
    |vpiParent:
    \_Module: work@top_error (work@top_error), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:7:1, endln:11:10
    |vpiCondition:
    \_Constant: , line:8:5, endln:8:6
      |vpiParent:
      \_GenIf: , line:8:1, endln:10:4
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top_error), line:8:8, endln:10:4
|vpiAllModules:
\_Module: work@top_fatal (work@top_fatal), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top_fatal
  |vpiInternalScope:
  \_Begin: (work@top_fatal), line:2:8, endln:4:4
    |vpiParent:
    \_Module: work@top_fatal (work@top_fatal), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:1:1, endln:5:10
    |vpiFullName:work@top_fatal
  |vpiDefName:work@top_fatal
  |vpiGenStmt:
  \_GenIf: , line:2:1, endln:4:4
    |vpiParent:
    \_Module: work@top_fatal (work@top_fatal), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:1:1, endln:5:10
    |vpiCondition:
    \_Constant: , line:2:5, endln:2:6
      |vpiParent:
      \_GenIf: , line:2:1, endln:4:4
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top_fatal), line:2:8, endln:4:4
|vpiAllModules:
\_Module: work@top_info (work@top_info), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:20:1, endln:24:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top_info
  |vpiInternalScope:
  \_Begin: (work@top_info), line:21:8, endln:23:4
    |vpiParent:
    \_Module: work@top_info (work@top_info), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:20:1, endln:24:10
    |vpiFullName:work@top_info
  |vpiDefName:work@top_info
  |vpiGenStmt:
  \_GenIf: , line:21:1, endln:23:4
    |vpiParent:
    \_Module: work@top_info (work@top_info), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:20:1, endln:24:10
    |vpiCondition:
    \_Constant: , line:21:5, endln:21:6
      |vpiParent:
      \_GenIf: , line:21:1, endln:23:4
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top_info), line:21:8, endln:23:4
|vpiAllModules:
\_Module: work@top_warning (work@top_warning), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:13:1, endln:17:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top_warning
  |vpiInternalScope:
  \_Begin: (work@top_warning), line:14:8, endln:16:4
    |vpiParent:
    \_Module: work@top_warning (work@top_warning), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:13:1, endln:17:10
    |vpiFullName:work@top_warning
  |vpiDefName:work@top_warning
  |vpiGenStmt:
  \_GenIf: , line:14:1, endln:16:4
    |vpiParent:
    \_Module: work@top_warning (work@top_warning), file:${SURELOG_DIR}/tests/ElabSysCall/dut.sv, line:13:1, endln:17:10
    |vpiCondition:
    \_Constant: , line:14:5, endln:14:6
      |vpiParent:
      \_GenIf: , line:14:1, endln:16:4
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top_warning), line:14:8, endln:16:4
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
