Project Information                       d:\maxplus\projects\exp5\ram\ram.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 06/28/2023 17:45:38

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


RAM


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

ram       EPM7096LC68-7    10       5        0      92      26          95 %
ram1      EPM7096LC68-7    10       3        0      80      26          83 %
ram2      EPM7096LC68-7    13       3        0      93      39          96 %
ram3      EPM7032LC44-6    9        1        0      31      13          96 %

TOTAL:                     42       12       0      296     104         92 %

User Pins:                 15       8        0  



Project Information                       d:\maxplus\projects\exp5\ram\ram.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Ignored unnecessary INPUT pin 'ADDR7'
Warning: Ignored unnecessary INPUT pin 'ADDR6'
Warning: Ignored unnecessary INPUT pin 'ADDR5'
Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Information                       d:\maxplus\projects\exp5\ram\ram.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'RD_D'
Connect: {ram2@5,       ram3@5,       ram@12,       ram1@5}

For node name 'ADDR4'
Connect: {ram2@10,      ram3@14,      ram@9,        ram1@8}

For node name 'ADDR3'
Connect: {ram2@9,       ram3@9,       ram@8,        ram1@9}

For node name 'ADDR2'
Connect: {ram2@8,       ram3@11,      ram@7,        ram1@20}

For node name 'ADDR1'
Connect: {ram2@7,       ram3@12,      ram@5,        ram1@12}

For node name 'ADDR0'
Connect: {ram2@13,      ram3@4,       ram@13,       ram1@13}

For node name 'CS_D'
Connect: {ram2@12,      ram3@7,       ram@10,       ram1@7}

For node name 'DIN5'
Connect: {ram@22,       ram2@22}

For node name 'DIN0'
Connect: {ram3@6,       ram1@22}

For node name '~27100~1'
Connect: {ram@40,       ram2@19}

For node name '~27100~2'
Connect: {ram@36,       ram2@18}

For node name '~27100~3'
Connect: {ram@39,       ram2@20}

For node name '~27130~2'
Connect: {ram1@14,      ram3@13}


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram

***** Logic for device 'ram' compiled without errors.




Device: EPM7096LC68-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF



Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram

** ERROR SUMMARY **

Info: Chip 'ram' in device 'EPM7096LC68-7' has less than 10% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                  R  R     R  R  
                                                  E  E     E  E  
                                V                 S  S     S  S  
              A  A  A     A     C                 E  E  V  E  E  
              D  D  D     D  D  C                 R  R  C  R  R  
              D  D  D  G  D  I  I  G  G  G  G  G  V  V  C  V  V  
              R  R  R  N  R  N  N  N  N  N  N  N  E  E  I  E  E  
              4  3  2  D  1  3  T  D  D  D  D  D  D  D  O  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
    CS_D | 10                                                  60 | RESERVED 
   VCCIO | 11                                                  59 | RESERVED 
    RD_D | 12                                                  58 | GND 
   ADDR0 | 13                                                  57 | RESERVED 
RESERVED | 14                                                  56 | DOUT1 
RESERVED | 15                                                  55 | RESERVED 
     GND | 16                                                  54 | RESERVED 
RESERVED | 17                                                  53 | VCCIO 
RESERVED | 18                  EPM7096LC68-7                   52 | RESERVED 
RESERVED | 19                                                  51 | RESERVED 
RESERVED | 20                                                  50 | RESERVED 
   VCCIO | 21                                                  49 | RESERVED 
    DIN5 | 22                                                  48 | GND 
    DIN1 | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | DOUT3 
RESERVED | 25                                                  45 | RESERVED 
     GND | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  V  R  R  G  V  ~  R  G  ~  ~  R  R  V  
              E  E  E  E  C  E  E  N  C  2  E  N  2  2  E  E  C  
              S  S  S  S  C  S  S  D  C  7  S  D  7  7  S  S  C  
              E  E  E  E  I  E  E     I  1  E     1  1  E  E  I  
              R  R  R  R  O  R  R     N  0  R     0  0  R  R  O  
              V  V  V  V     V  V     T  0  V     0  0  V  V     
              E  E  E  E     E  E        ~  E     ~  ~  E  E     
              D  D  D  D     D  D        2  D     3  1  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    12/16( 75%)   8/ 8(100%)   1/16(  6%)  21/36( 58%) 
B:    LC17 - LC32    16/16(100%)   2/ 8( 25%)   3/16( 18%)  23/36( 63%) 
C:    LC33 - LC48    16/16(100%)   0/ 8(  0%)   3/16( 18%)  23/36( 63%) 
D:    LC49 - LC64    16/16(100%)   3/ 8( 37%)   3/16( 18%)  23/36( 63%) 
E:    LC65 - LC80    16/16(100%)   1/ 8( 12%)  14/16( 87%)  30/36( 83%) 
F:    LC81 - LC96    16/16(100%)   1/ 8( 12%)  13/16( 81%)  29/36( 80%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            15/48     ( 31%)
Total logic cells used:                         92/96     ( 95%)
Total shareable expanders used:                 26/96     ( 27%)
Total Turbo logic cells used:                   92/96     ( 95%)
Total shareable expanders not available (n/a):  11/96     ( 11%)
Average fan-in:                                  9.56
Total fan-in:                                   880

Total input pins required:                      10
Total output pins required:                      5
Total bidirectional pins required:               0
Total logic cells required:                     92
Total flipflops required:                       81
Total product terms required:                  322
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          26

Synthesized logic cells:                        11/  96   ( 11%)



Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  13    (1)  (A)      INPUT               0      0   0    0    0    5   87  ADDR0
   5   (14)  (A)      INPUT               0      0   0    0    0    5   87  ADDR1
   7   (12)  (A)      INPUT               0      0   0    0    0    5   87  ADDR2
   8    (9)  (A)      INPUT               0      0   0    0    0    5   87  ADDR3
   9    (8)  (A)      INPUT               0      0   0    0    0    5   87  ADDR4
  10    (6)  (A)      INPUT               0      0   0    0    0    2   79  CS_D
  23   (17)  (B)      INPUT               0      0   0    0    0    0   32  DIN1
   4   (16)  (A)      INPUT               0      0   0    0    0    0   32  DIN3
  22   (19)  (B)      INPUT               0      0   0    0    0    0   15  DIN5
  12    (4)  (A)      INPUT               0      0   0    0    0    5   87  RD_D


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  56     81    F         FF      t       13      0   0    7   17    1    0  DOUT1
  46     65    E         FF      t       13      0   0    7   17    1    0  DOUT3
  40     56    D     OUTPUT    s t        1      0   1    6    5    0    0  ~27100~1
  36     49    D     OUTPUT    s t        1      0   1    6    5    0    0  ~27100~2
  39     53    D     OUTPUT    s t        1      0   1    6    5    0    0  ~27100~3


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     90    F       TFFE      t        0      0   0    8    1    1    1  MEM0_3 (:39)
 (60)    88    F       TFFE      t        0      0   0    8    1    1    1  MEM0_1 (:41)
   -     85    F       TFFE      t        0      0   0    8    1    1    1  MEM1_3 (:47)
   -     87    F       TFFE      t        0      0   0    8    1    1    1  MEM1_1 (:49)
   -      5    A       TFFE      t        0      0   0    8    1    1    1  MEM2_3 (:55)
 (59)    86    F       TFFE      t        0      0   0    8    1    1    1  MEM2_1 (:57)
   -     79    E       TFFE      t        0      0   0    8    1    1    1  MEM3_3 (:63)
 (57)    84    F       TFFE      t        0      0   0    8    1    1    1  MEM3_1 (:65)
   -     78    E       TFFE      t        0      0   0    8    1    1    1  MEM4_3 (:71)
   -     95    F       TFFE      t        0      0   0    8    1    1    1  MEM4_1 (:73)
   -     76    E       TFFE      t        0      0   0    8    1    1    1  MEM5_3 (:79)
   -     93    F       TFFE      t        0      0   0    8    1    1    1  MEM5_1 (:81)
 (52)    75    E       TFFE      t        0      0   0    8    1    1    1  MEM6_3 (:87)
 (62)    92    F       TFFE      t        0      0   0    8    1    1    1  MEM6_1 (:89)
   -     83    F       TFFE      t        0      0   0    8    1    0    2  MEM7_3 (:95)
   -      3    A       TFFE      t        0      0   0    8    1    0    2  MEM7_1 (:97)
   -     74    E       TFFE      t        0      0   0    8    1    1    1  MEM8_3 (:103)
   -     91    F       TFFE      t        0      0   0    8    1    1    1  MEM8_1 (:105)
   -     70    E       TFFE      t        0      0   0    8    1    1    1  MEM9_3 (:111)
 (61)    89    F       TFFE      t        0      0   0    8    1    1    1  MEM9_1 (:113)
   -     68    E       TFFE      t        0      0   0    8    1    1    1  MEM10_3 (:119)
   -     82    F       TFFE      t        0      0   0    8    1    1    1  MEM10_1 (:121)
 (10)     6    A       TFFE      t        0      0   0    8    1    1    1  MEM11_5 (:125)
   -     66    E       TFFE      t        0      0   0    8    1    0    2  MEM11_3 (:127)
   -     10    A       TFFE      t        0      0   0    8    1    0    2  MEM11_1 (:129)
 (47)    67    E       TFFE      t        0      0   0    8    1    1    1  MEM12_3 (:135)
 (64)    94    F       TFFE      t        0      0   0    8    1    1    1  MEM12_1 (:137)
   -     11    A       TFFE      t        0      0   0    8    1    1    1  MEM13_5 (:141)
   -     71    E       TFFE      t        0      0   0    8    1    0    2  MEM13_3 (:143)
   -     31    B       TFFE      t        0      0   0    8    1    0    2  MEM13_1 (:145)
   -     62    D       TFFE      t        0      0   0    8    1    1    1  MEM14_5 (:149)
 (50)    72    E       TFFE      t        0      0   0    8    1    0    2  MEM14_3 (:151)
 (14)    32    B       TFFE      t        0      0   0    8    1    0    2  MEM14_1 (:153)
   -     63    D       TFFE      t        0      0   0    8    1    1    1  MEM15_5 (:157)
  (7)    12    A       TFFE      t        0      0   0    8    1    0    2  MEM15_3 (:159)
   -     15    A       TFFE      t        0      0   0    8    1    0    2  MEM15_1 (:161)
 (55)    80    E       TFFE      t        0      0   0    8    1    1    1  MEM16_3 (:167)
 (65)    96    F       TFFE      t        0      0   0    8    1    1    1  MEM16_1 (:169)
   -     46    C       TFFE      t        0      0   0    8    1    0    2  MEM17_3 (:175)
   -     30    B       TFFE      t        0      0   0    8    1    0    2  MEM17_1 (:177)
   -     39    C       TFFE      t        0      0   0    8    1    0    2  MEM18_3 (:183)
 (19)    24    B       TFFE      t        0      0   0    8    1    0    2  MEM18_1 (:185)
   -     58    D       TFFE      t        0      0   0    8    1    1    1  MEM19_5 (:189)
 (49)    69    E       TFFE      t        0      0   0    8    1    0    2  MEM19_3 (:191)
   -     23    B       TFFE      t        0      0   0    8    1    0    2  MEM19_1 (:193)
   -     38    C       TFFE      t        0      0   0    8    1    0    2  MEM20_3 (:199)
 (20)    21    B       TFFE      t        0      0   0    8    1    0    2  MEM20_1 (:201)
   -     55    D       TFFE      t        0      0   0    8    1    1    1  MEM21_5 (:205)
 (54)    77    E       TFFE      t        0      0   0    8    1    0    2  MEM21_3 (:207)
 (22)    19    B       TFFE      t        0      0   0    8    1    0    2  MEM21_1 (:209)
 (37)    51    D       TFFE      t        0      0   0    8    1    1    1  MEM22_5 (:213)
 (30)    37    C       TFFE      t        0      0   0    8    1    0    2  MEM22_3 (:215)
  (9)     8    A       TFFE      t        0      0   0    8    1    0    2  MEM22_1 (:217)
 (41)    57    D       TFFE      t        0      0   0    8    1    1    1  MEM23_5 (:221)
 (29)    40    C       TFFE      t        0      0   0    8    1    0    2  MEM23_3 (:223)
 (18)    25    B       TFFE      t        0      0   0    8    1    0    2  MEM23_1 (:225)
 (28)    41    C       TFFE      t        0      0   0    8    1    0    2  MEM24_3 (:231)
   -     26    B       TFFE      t        0      0   0    8    1    0    2  MEM24_1 (:233)
 (42)    59    D       TFFE      t        0      0   0    8    1    1    1  MEM25_5 (:237)
   -     42    C       TFFE      t        0      0   0    8    1    0    2  MEM25_3 (:239)
 (12)     4    A       TFFE      t        0      0   0    8    1    0    2  MEM25_1 (:241)
   -     50    D       TFFE      t        0      0   0    8    1    1    1  MEM26_5 (:245)
   -     34    C       TFFE      t        0      0   0    8    1    0    2  MEM26_3 (:247)
   -      2    A       TFFE      t        0      0   0    8    1    0    2  MEM26_1 (:249)
 (44)    61    D       TFFE      t        0      0   0    8    1    1    1  MEM27_5 (:253)
 (33)    33    C       TFFE      t        0      0   0    8    1    0    2  MEM27_3 (:255)
   -     18    B       TFFE      t        0      0   0    8    1    0    2  MEM27_1 (:257)
   -     60    D       TFFE      t        0      0   0    8    1    1    1  MEM28_5 (:261)
 (27)    43    C       TFFE      t        0      0   0    8    1    0    2  MEM28_3 (:263)
  (8)     9    A       TFFE      t        0      0   0    8    1    0    2  MEM28_1 (:265)
   -     52    D       TFFE      t        0      0   0    8    1    1    1  MEM29_5 (:269)
   -     36    C       TFFE      t        0      0   0    8    1    0    2  MEM29_3 (:271)
 (17)    27    B       TFFE      t        0      0   0    8    1    0    2  MEM29_1 (:273)
   -     54    D       TFFE      t        0      0   0    8    1    1    1  MEM30_5 (:277)
   -     44    C       TFFE      t        0      0   0    8    1    0    2  MEM30_3 (:279)
   -     28    B       TFFE      t        0      0   0    8    1    0    2  MEM30_1 (:281)
 (45)    64    D       TFFE      t        0      0   0    8    1    1    1  MEM31_5 (:285)
 (32)    35    C       TFFE      t        0      0   0    8    1    0    2  MEM31_3 (:287)
   -     22    B       TFFE      t        0      0   0    8    1    0    2  MEM31_1 (:289)
 (25)    45    C       SOFT    s t        1      0   1    6    5    1    0  ~27112~1
   -     47    C       SOFT    s t        1      0   1    6    5    1    0  ~27112~2
 (51)    73    E       SOFT    s t        1      0   1    6    5    1    0  ~27112~3
 (24)    48    C       SOFT    s t        1      0   1    6    5    1    0  ~27112~4
 (23)    17    B       SOFT    s t        1      0   1    6    5    1    0  ~27124~1
 (13)     1    A       SOFT    s t        1      0   1    6    5    1    0  ~27124~2
   -     20    B       SOFT    s t        1      0   1    6    5    1    0  ~27124~3
 (15)    29    B       SOFT    s t        1      0   1    6    5    1    0  ~27124~4


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                 Logic cells placed in LAB 'A'
        +----------------------- LC5 MEM2_3
        | +--------------------- LC3 MEM7_1
        | | +------------------- LC6 MEM11_5
        | | | +----------------- LC10 MEM11_1
        | | | | +--------------- LC11 MEM13_5
        | | | | | +------------- LC12 MEM15_3
        | | | | | | +----------- LC15 MEM15_1
        | | | | | | | +--------- LC8 MEM22_1
        | | | | | | | | +------- LC4 MEM25_1
        | | | | | | | | | +----- LC2 MEM26_1
        | | | | | | | | | | +--- LC9 MEM28_1
        | | | | | | | | | | | +- LC1 ~27124~2
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'A':
LC5  -> * - - - - - - - - - - - | * - - - * - | <-- MEM2_3
LC3  -> - * - - - - - - - - - - | * * - - - - | <-- MEM7_1
LC6  -> - - * - - - - - - - - - | * - - * - - | <-- MEM11_5
LC10 -> - - - * - - - - - - - - | * * - - - - | <-- MEM11_1
LC11 -> - - - - * - - - - - - - | * - - * - - | <-- MEM13_5
LC12 -> - - - - - * - - - - - - | * - * - - - | <-- MEM15_3
LC15 -> - - - - - - * - - - - * | * - - - - - | <-- MEM15_1
LC8  -> - - - - - - - * - - - * | * - - - - - | <-- MEM22_1
LC4  -> - - - - - - - - * - - * | * - - - - - | <-- MEM25_1
LC2  -> - - - - - - - - - * - * | * - - - - - | <-- MEM26_1
LC9  -> - - - - - - - - - - * * | * - - - - - | <-- MEM28_1

Pin
13   -> * * * * * * * * * * * * | * * * * * * | <-- ADDR0
5    -> * * * * * * * * * * * * | * * * * * * | <-- ADDR1
7    -> * * * * * * * * * * * * | * * * * * * | <-- ADDR2
8    -> * * * * * * * * * * * * | * * * * * * | <-- ADDR3
9    -> * * * * * * * * * * * * | * * * * * * | <-- ADDR4
10   -> * * * * * * * * * * * - | * * * * * * | <-- CS_D
23   -> - * - * - - * * * * * - | * * - - - * | <-- DIN1
4    -> * - - - - * - - - - - - | * - * - * * | <-- DIN3
22   -> - - * - * - - - - - - - | * - - * - - | <-- DIN5
12   -> * * * * * * * * * * * * | * * * * * * | <-- RD_D


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC31 MEM13_1
        | +----------------------------- LC32 MEM14_1
        | | +--------------------------- LC30 MEM17_1
        | | | +------------------------- LC24 MEM18_1
        | | | | +----------------------- LC23 MEM19_1
        | | | | | +--------------------- LC21 MEM20_1
        | | | | | | +------------------- LC19 MEM21_1
        | | | | | | | +----------------- LC25 MEM23_1
        | | | | | | | | +--------------- LC26 MEM24_1
        | | | | | | | | | +------------- LC18 MEM27_1
        | | | | | | | | | | +----------- LC27 MEM29_1
        | | | | | | | | | | | +--------- LC28 MEM30_1
        | | | | | | | | | | | | +------- LC22 MEM31_1
        | | | | | | | | | | | | | +----- LC17 ~27124~1
        | | | | | | | | | | | | | | +--- LC20 ~27124~3
        | | | | | | | | | | | | | | | +- LC29 ~27124~4
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'B':
LC31 -> * - - - - - - - - - - - - - * - | - * - - - - | <-- MEM13_1
LC32 -> - * - - - - - - - - - - - - * - | - * - - - - | <-- MEM14_1
LC30 -> - - * - - - - - - - - - - - - * | - * - - - - | <-- MEM17_1
LC24 -> - - - * - - - - - - - - - - - * | - * - - - - | <-- MEM18_1
LC23 -> - - - - * - - - - - - - - - * - | - * - - - - | <-- MEM19_1
LC21 -> - - - - - * - - - - - - - - - * | - * - - - - | <-- MEM20_1
LC19 -> - - - - - - * - - - - - - - * - | - * - - - - | <-- MEM21_1
LC25 -> - - - - - - - * - - - - - * - - | - * - - - - | <-- MEM23_1
LC26 -> - - - - - - - - * - - - - - - * | - * - - - - | <-- MEM24_1
LC18 -> - - - - - - - - - * - - - * - - | - * - - - - | <-- MEM27_1
LC27 -> - - - - - - - - - - * - - * - - | - * - - - - | <-- MEM29_1
LC28 -> - - - - - - - - - - - * - * - - | - * - - - - | <-- MEM30_1
LC22 -> - - - - - - - - - - - - * * - - | - * - - - - | <-- MEM31_1

Pin
13   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR0
5    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR1
7    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR2
8    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR3
9    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR4
10   -> * * * * * * * * * * * * * - - - | * * * * * * | <-- CS_D
23   -> * * * * * * * * * * * * * - - - | * * - - - * | <-- DIN1
12   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- RD_D
LC3  -> - - - - - - - - - - - - - - - * | * * - - - - | <-- MEM7_1
LC10 -> - - - - - - - - - - - - - - * - | * * - - - - | <-- MEM11_1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC46 MEM17_3
        | +----------------------------- LC39 MEM18_3
        | | +--------------------------- LC38 MEM20_3
        | | | +------------------------- LC37 MEM22_3
        | | | | +----------------------- LC40 MEM23_3
        | | | | | +--------------------- LC41 MEM24_3
        | | | | | | +------------------- LC42 MEM25_3
        | | | | | | | +----------------- LC34 MEM26_3
        | | | | | | | | +--------------- LC33 MEM27_3
        | | | | | | | | | +------------- LC43 MEM28_3
        | | | | | | | | | | +----------- LC36 MEM29_3
        | | | | | | | | | | | +--------- LC44 MEM30_3
        | | | | | | | | | | | | +------- LC35 MEM31_3
        | | | | | | | | | | | | | +----- LC45 ~27112~1
        | | | | | | | | | | | | | | +--- LC47 ~27112~2
        | | | | | | | | | | | | | | | +- LC48 ~27112~4
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'C':
LC46 -> * - - - - - - - - - - - - - - * | - - * - - - | <-- MEM17_3
LC39 -> - * - - - - - - - - - - - - - * | - - * - - - | <-- MEM18_3
LC38 -> - - * - - - - - - - - - - - - * | - - * - - - | <-- MEM20_3
LC37 -> - - - * - - - - - - - - - - * - | - - * - - - | <-- MEM22_3
LC40 -> - - - - * - - - - - - - - * - - | - - * - - - | <-- MEM23_3
LC41 -> - - - - - * - - - - - - - - - * | - - * - - - | <-- MEM24_3
LC42 -> - - - - - - * - - - - - - - * - | - - * - - - | <-- MEM25_3
LC34 -> - - - - - - - * - - - - - - * - | - - * - - - | <-- MEM26_3
LC33 -> - - - - - - - - * - - - - * - - | - - * - - - | <-- MEM27_3
LC43 -> - - - - - - - - - * - - - - * - | - - * - - - | <-- MEM28_3
LC36 -> - - - - - - - - - - * - - * - - | - - * - - - | <-- MEM29_3
LC44 -> - - - - - - - - - - - * - * - - | - - * - - - | <-- MEM30_3
LC35 -> - - - - - - - - - - - - * * - - | - - * - - - | <-- MEM31_3

Pin
13   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR0
5    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR1
7    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR2
8    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR3
9    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR4
10   -> * * * * * * * * * * * * * - - - | * * * * * * | <-- CS_D
4    -> * * * * * * * * * * * * * - - - | * - * - * * | <-- DIN3
12   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- RD_D
LC83 -> - - - - - - - - - - - - - - - * | - - * - - * | <-- MEM7_3
LC12 -> - - - - - - - - - - - - - - * - | * - * - - - | <-- MEM15_3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC62 MEM14_5
        | +----------------------------- LC63 MEM15_5
        | | +--------------------------- LC58 MEM19_5
        | | | +------------------------- LC55 MEM21_5
        | | | | +----------------------- LC51 MEM22_5
        | | | | | +--------------------- LC57 MEM23_5
        | | | | | | +------------------- LC59 MEM25_5
        | | | | | | | +----------------- LC50 MEM26_5
        | | | | | | | | +--------------- LC61 MEM27_5
        | | | | | | | | | +------------- LC60 MEM28_5
        | | | | | | | | | | +----------- LC52 MEM29_5
        | | | | | | | | | | | +--------- LC54 MEM30_5
        | | | | | | | | | | | | +------- LC64 MEM31_5
        | | | | | | | | | | | | | +----- LC56 ~27100~1
        | | | | | | | | | | | | | | +--- LC49 ~27100~2
        | | | | | | | | | | | | | | | +- LC53 ~27100~3
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'D':
LC62 -> * - - - - - - - - - - - - - - * | - - - * - - | <-- MEM14_5
LC63 -> - * - - - - - - - - - - - - * - | - - - * - - | <-- MEM15_5
LC58 -> - - * - - - - - - - - - - - - * | - - - * - - | <-- MEM19_5
LC55 -> - - - * - - - - - - - - - - - * | - - - * - - | <-- MEM21_5
LC51 -> - - - - * - - - - - - - - - * - | - - - * - - | <-- MEM22_5
LC57 -> - - - - - * - - - - - - - * - - | - - - * - - | <-- MEM23_5
LC59 -> - - - - - - * - - - - - - - * - | - - - * - - | <-- MEM25_5
LC50 -> - - - - - - - * - - - - - - * - | - - - * - - | <-- MEM26_5
LC61 -> - - - - - - - - * - - - - * - - | - - - * - - | <-- MEM27_5
LC60 -> - - - - - - - - - * - - - - * - | - - - * - - | <-- MEM28_5
LC52 -> - - - - - - - - - - * - - * - - | - - - * - - | <-- MEM29_5
LC54 -> - - - - - - - - - - - * - * - - | - - - * - - | <-- MEM30_5
LC64 -> - - - - - - - - - - - - * * - - | - - - * - - | <-- MEM31_5

Pin
13   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR0
5    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR1
7    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR2
8    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR3
9    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR4
10   -> * * * * * * * * * * * * * - - - | * * * * * * | <-- CS_D
22   -> * * * * * * * * * * * * * - - - | * - - * - - | <-- DIN5
12   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- RD_D
LC6  -> - - - - - - - - - - - - - - - * | * - - * - - | <-- MEM11_5
LC11 -> - - - - - - - - - - - - - - - * | * - - * - - | <-- MEM13_5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                         Logic cells placed in LAB 'E'
        +------------------------------- LC65 DOUT3
        | +----------------------------- LC79 MEM3_3
        | | +--------------------------- LC78 MEM4_3
        | | | +------------------------- LC76 MEM5_3
        | | | | +----------------------- LC75 MEM6_3
        | | | | | +--------------------- LC74 MEM8_3
        | | | | | | +------------------- LC70 MEM9_3
        | | | | | | | +----------------- LC68 MEM10_3
        | | | | | | | | +--------------- LC66 MEM11_3
        | | | | | | | | | +------------- LC67 MEM12_3
        | | | | | | | | | | +----------- LC71 MEM13_3
        | | | | | | | | | | | +--------- LC72 MEM14_3
        | | | | | | | | | | | | +------- LC80 MEM16_3
        | | | | | | | | | | | | | +----- LC69 MEM19_3
        | | | | | | | | | | | | | | +--- LC77 MEM21_3
        | | | | | | | | | | | | | | | +- LC73 ~27112~3
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'E':
LC65 -> * - - - - - - - - - - - - - - - | - - - - * - | <-- DOUT3
LC79 -> * * - - - - - - - - - - - - - - | - - - - * - | <-- MEM3_3
LC78 -> * - * - - - - - - - - - - - - - | - - - - * - | <-- MEM4_3
LC76 -> * - - * - - - - - - - - - - - - | - - - - * - | <-- MEM5_3
LC75 -> * - - - * - - - - - - - - - - - | - - - - * - | <-- MEM6_3
LC74 -> * - - - - * - - - - - - - - - - | - - - - * - | <-- MEM8_3
LC70 -> * - - - - - * - - - - - - - - - | - - - - * - | <-- MEM9_3
LC68 -> * - - - - - - * - - - - - - - - | - - - - * - | <-- MEM10_3
LC66 -> - - - - - - - - * - - - - - - * | - - - - * - | <-- MEM11_3
LC67 -> * - - - - - - - - * - - - - - - | - - - - * - | <-- MEM12_3
LC71 -> - - - - - - - - - - * - - - - * | - - - - * - | <-- MEM13_3
LC72 -> - - - - - - - - - - - * - - - * | - - - - * - | <-- MEM14_3
LC80 -> * - - - - - - - - - - - * - - - | - - - - * - | <-- MEM16_3
LC69 -> - - - - - - - - - - - - - * - * | - - - - * - | <-- MEM19_3
LC77 -> - - - - - - - - - - - - - - * * | - - - - * - | <-- MEM21_3
LC73 -> * - - - - - - - - - - - - - - - | - - - - * - | <-- ~27112~3

Pin
13   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR0
5    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR1
7    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR2
8    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR3
9    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR4
10   -> * * * * * * * * * * * * * * * - | * * * * * * | <-- CS_D
4    -> - * * * * * * * * * * * * * * - | * - * - * * | <-- DIN3
12   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- RD_D
LC90 -> * - - - - - - - - - - - - - - - | - - - - * * | <-- MEM0_3
LC85 -> * - - - - - - - - - - - - - - - | - - - - * * | <-- MEM1_3
LC5  -> * - - - - - - - - - - - - - - - | * - - - * - | <-- MEM2_3
LC45 -> * - - - - - - - - - - - - - - - | - - - - * - | <-- ~27112~1
LC47 -> * - - - - - - - - - - - - - - - | - - - - * - | <-- ~27112~2
LC48 -> * - - - - - - - - - - - - - - - | - - - - * - | <-- ~27112~4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                         Logic cells placed in LAB 'F'
        +------------------------------- LC81 DOUT1
        | +----------------------------- LC90 MEM0_3
        | | +--------------------------- LC88 MEM0_1
        | | | +------------------------- LC85 MEM1_3
        | | | | +----------------------- LC87 MEM1_1
        | | | | | +--------------------- LC86 MEM2_1
        | | | | | | +------------------- LC84 MEM3_1
        | | | | | | | +----------------- LC95 MEM4_1
        | | | | | | | | +--------------- LC93 MEM5_1
        | | | | | | | | | +------------- LC92 MEM6_1
        | | | | | | | | | | +----------- LC83 MEM7_3
        | | | | | | | | | | | +--------- LC91 MEM8_1
        | | | | | | | | | | | | +------- LC89 MEM9_1
        | | | | | | | | | | | | | +----- LC82 MEM10_1
        | | | | | | | | | | | | | | +--- LC94 MEM12_1
        | | | | | | | | | | | | | | | +- LC96 MEM16_1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'F':
LC81 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- DOUT1
LC90 -> - * - - - - - - - - - - - - - - | - - - - * * | <-- MEM0_3
LC88 -> * - * - - - - - - - - - - - - - | - - - - - * | <-- MEM0_1
LC85 -> - - - * - - - - - - - - - - - - | - - - - * * | <-- MEM1_3
LC87 -> * - - - * - - - - - - - - - - - | - - - - - * | <-- MEM1_1
LC86 -> * - - - - * - - - - - - - - - - | - - - - - * | <-- MEM2_1
LC84 -> * - - - - - * - - - - - - - - - | - - - - - * | <-- MEM3_1
LC95 -> * - - - - - - * - - - - - - - - | - - - - - * | <-- MEM4_1
LC93 -> * - - - - - - - * - - - - - - - | - - - - - * | <-- MEM5_1
LC92 -> * - - - - - - - - * - - - - - - | - - - - - * | <-- MEM6_1
LC83 -> - - - - - - - - - - * - - - - - | - - * - - * | <-- MEM7_3
LC91 -> * - - - - - - - - - - * - - - - | - - - - - * | <-- MEM8_1
LC89 -> * - - - - - - - - - - - * - - - | - - - - - * | <-- MEM9_1
LC82 -> * - - - - - - - - - - - - * - - | - - - - - * | <-- MEM10_1
LC94 -> * - - - - - - - - - - - - - * - | - - - - - * | <-- MEM12_1
LC96 -> * - - - - - - - - - - - - - - * | - - - - - * | <-- MEM16_1

Pin
13   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR0
5    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR1
7    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR2
8    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR3
9    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR4
10   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- CS_D
23   -> - - * - * * * * * * - * * * * * | * * - - - * | <-- DIN1
4    -> - * - * - - - - - - * - - - - - | * - * - * * | <-- DIN3
12   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- RD_D
LC17 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- ~27124~1
LC1  -> * - - - - - - - - - - - - - - - | - - - - - * | <-- ~27124~2
LC20 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- ~27124~3
LC29 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- ~27124~4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram

** EQUATIONS **

ADDR0    : INPUT;
ADDR1    : INPUT;
ADDR2    : INPUT;
ADDR3    : INPUT;
ADDR4    : INPUT;
CS_D     : INPUT;
DIN1     : INPUT;
DIN3     : INPUT;
DIN5     : INPUT;
RD_D     : INPUT;

-- Node name is 'DOUT1' = ':31' 
-- Equation name is 'DOUT1', type is output 
 DOUT1   = DFFE( _EQ001 $  VCC, !CS_D,  VCC,  VCC,  VCC);
  _EQ001 = !_LC001 & !_LC017 & !_LC020 & !_LC029 &  _X001 &  _X002 &  _X003 & 
              _X004 &  _X005 &  _X006 &  _X007 &  _X008 &  _X009 &  _X010 & 
              _X011 &  _X012 &  _X013;
  _X001  = EXP( DOUT1 & !RD_D);
  _X002  = EXP( ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM5_1 &  RD_D);
  _X003  = EXP(!ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM12_1 &  RD_D);
  _X004  = EXP(!ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM0_1 &  RD_D);
  _X005  = EXP( ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM1_1 &  RD_D);
  _X006  = EXP(!ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM2_1 &  RD_D);
  _X007  = EXP(!ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM4_1 &  RD_D);
  _X008  = EXP(!ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM8_1 &  RD_D);
  _X009  = EXP(!ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM16_1 &  RD_D);
  _X010  = EXP( ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM3_1 &  RD_D);
  _X011  = EXP(!ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM10_1 &  RD_D);
  _X012  = EXP(!ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM6_1 &  RD_D);
  _X013  = EXP( ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM9_1 &  RD_D);

-- Node name is 'DOUT3' = ':27' 
-- Equation name is 'DOUT3', type is output 
 DOUT3   = DFFE( _EQ002 $  VCC, !CS_D,  VCC,  VCC,  VCC);
  _EQ002 = !_LC045 & !_LC047 & !_LC048 & !_LC073 &  _X014 &  _X015 &  _X016 & 
              _X017 &  _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 & 
              _X024 &  _X025 &  _X026;
  _X014  = EXP( DOUT3 & !RD_D);
  _X015  = EXP( ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM5_3 &  RD_D);
  _X016  = EXP(!ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM12_3 &  RD_D);
  _X017  = EXP(!ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM0_3 &  RD_D);
  _X018  = EXP( ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM1_3 &  RD_D);
  _X019  = EXP(!ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM2_3 &  RD_D);
  _X020  = EXP(!ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM4_3 &  RD_D);
  _X021  = EXP(!ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM8_3 &  RD_D);
  _X022  = EXP(!ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM16_3 &  RD_D);
  _X023  = EXP( ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM3_3 &  RD_D);
  _X024  = EXP(!ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM10_3 &  RD_D);
  _X025  = EXP(!ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM6_3 &  RD_D);
  _X026  = EXP( ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM9_3 &  RD_D);

-- Node name is ':41' = 'MEM0_1' 
-- Equation name is 'MEM0_1', location is LC088, type is buried.
MEM0_1   = TFFE( _EQ003, !CS_D,  VCC,  VCC,  VCC);
  _EQ003 = !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN1 & !MEM0_1 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN1 &  MEM0_1 & 
             !RD_D;

-- Node name is ':39' = 'MEM0_3' 
-- Equation name is 'MEM0_3', location is LC090, type is buried.
MEM0_3   = TFFE( _EQ004, !CS_D,  VCC,  VCC,  VCC);
  _EQ004 = !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN3 & !MEM0_3 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN3 &  MEM0_3 & 
             !RD_D;

-- Node name is ':49' = 'MEM1_1' 
-- Equation name is 'MEM1_1', location is LC087, type is buried.
MEM1_1   = TFFE( _EQ005, !CS_D,  VCC,  VCC,  VCC);
  _EQ005 =  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN1 & !MEM1_1 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN1 &  MEM1_1 & 
             !RD_D;

-- Node name is ':47' = 'MEM1_3' 
-- Equation name is 'MEM1_3', location is LC085, type is buried.
MEM1_3   = TFFE( _EQ006, !CS_D,  VCC,  VCC,  VCC);
  _EQ006 =  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN3 & !MEM1_3 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN3 &  MEM1_3 & 
             !RD_D;

-- Node name is ':57' = 'MEM2_1' 
-- Equation name is 'MEM2_1', location is LC086, type is buried.
MEM2_1   = TFFE( _EQ007, !CS_D,  VCC,  VCC,  VCC);
  _EQ007 = !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN1 & !MEM2_1 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN1 &  MEM2_1 & 
             !RD_D;

-- Node name is ':55' = 'MEM2_3' 
-- Equation name is 'MEM2_3', location is LC005, type is buried.
MEM2_3   = TFFE( _EQ008, !CS_D,  VCC,  VCC,  VCC);
  _EQ008 = !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN3 & !MEM2_3 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN3 &  MEM2_3 & 
             !RD_D;

-- Node name is ':65' = 'MEM3_1' 
-- Equation name is 'MEM3_1', location is LC084, type is buried.
MEM3_1   = TFFE( _EQ009, !CS_D,  VCC,  VCC,  VCC);
  _EQ009 =  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN1 & !MEM3_1 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN1 &  MEM3_1 & 
             !RD_D;

-- Node name is ':63' = 'MEM3_3' 
-- Equation name is 'MEM3_3', location is LC079, type is buried.
MEM3_3   = TFFE( _EQ010, !CS_D,  VCC,  VCC,  VCC);
  _EQ010 =  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN3 & !MEM3_3 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN3 &  MEM3_3 & 
             !RD_D;

-- Node name is ':73' = 'MEM4_1' 
-- Equation name is 'MEM4_1', location is LC095, type is buried.
MEM4_1   = TFFE( _EQ011, !CS_D,  VCC,  VCC,  VCC);
  _EQ011 = !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN1 & !MEM4_1 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN1 &  MEM4_1 & 
             !RD_D;

-- Node name is ':71' = 'MEM4_3' 
-- Equation name is 'MEM4_3', location is LC078, type is buried.
MEM4_3   = TFFE( _EQ012, !CS_D,  VCC,  VCC,  VCC);
  _EQ012 = !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN3 & !MEM4_3 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN3 &  MEM4_3 & 
             !RD_D;

-- Node name is ':81' = 'MEM5_1' 
-- Equation name is 'MEM5_1', location is LC093, type is buried.
MEM5_1   = TFFE( _EQ013, !CS_D,  VCC,  VCC,  VCC);
  _EQ013 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN1 & !MEM5_1 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN1 &  MEM5_1 & 
             !RD_D;

-- Node name is ':79' = 'MEM5_3' 
-- Equation name is 'MEM5_3', location is LC076, type is buried.
MEM5_3   = TFFE( _EQ014, !CS_D,  VCC,  VCC,  VCC);
  _EQ014 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN3 & !MEM5_3 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN3 &  MEM5_3 & 
             !RD_D;

-- Node name is ':89' = 'MEM6_1' 
-- Equation name is 'MEM6_1', location is LC092, type is buried.
MEM6_1   = TFFE( _EQ015, !CS_D,  VCC,  VCC,  VCC);
  _EQ015 = !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN1 & !MEM6_1 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN1 &  MEM6_1 & 
             !RD_D;

-- Node name is ':87' = 'MEM6_3' 
-- Equation name is 'MEM6_3', location is LC075, type is buried.
MEM6_3   = TFFE( _EQ016, !CS_D,  VCC,  VCC,  VCC);
  _EQ016 = !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN3 & !MEM6_3 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN3 &  MEM6_3 & 
             !RD_D;

-- Node name is ':97' = 'MEM7_1' 
-- Equation name is 'MEM7_1', location is LC003, type is buried.
MEM7_1   = TFFE( _EQ017, !CS_D,  VCC,  VCC,  VCC);
  _EQ017 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN1 & !MEM7_1 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN1 &  MEM7_1 & 
             !RD_D;

-- Node name is ':95' = 'MEM7_3' 
-- Equation name is 'MEM7_3', location is LC083, type is buried.
MEM7_3   = TFFE( _EQ018, !CS_D,  VCC,  VCC,  VCC);
  _EQ018 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN3 & !MEM7_3 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN3 &  MEM7_3 & 
             !RD_D;

-- Node name is ':105' = 'MEM8_1' 
-- Equation name is 'MEM8_1', location is LC091, type is buried.
MEM8_1   = TFFE( _EQ019, !CS_D,  VCC,  VCC,  VCC);
  _EQ019 = !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN1 & !MEM8_1 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN1 &  MEM8_1 & 
             !RD_D;

-- Node name is ':103' = 'MEM8_3' 
-- Equation name is 'MEM8_3', location is LC074, type is buried.
MEM8_3   = TFFE( _EQ020, !CS_D,  VCC,  VCC,  VCC);
  _EQ020 = !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN3 & !MEM8_3 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN3 &  MEM8_3 & 
             !RD_D;

-- Node name is ':113' = 'MEM9_1' 
-- Equation name is 'MEM9_1', location is LC089, type is buried.
MEM9_1   = TFFE( _EQ021, !CS_D,  VCC,  VCC,  VCC);
  _EQ021 =  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN1 & !MEM9_1 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN1 &  MEM9_1 & 
             !RD_D;

-- Node name is ':111' = 'MEM9_3' 
-- Equation name is 'MEM9_3', location is LC070, type is buried.
MEM9_3   = TFFE( _EQ022, !CS_D,  VCC,  VCC,  VCC);
  _EQ022 =  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN3 & !MEM9_3 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN3 &  MEM9_3 & 
             !RD_D;

-- Node name is ':121' = 'MEM10_1' 
-- Equation name is 'MEM10_1', location is LC082, type is buried.
MEM10_1  = TFFE( _EQ023, !CS_D,  VCC,  VCC,  VCC);
  _EQ023 = !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN1 & !MEM10_1 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN1 &  MEM10_1 & 
             !RD_D;

-- Node name is ':119' = 'MEM10_3' 
-- Equation name is 'MEM10_3', location is LC068, type is buried.
MEM10_3  = TFFE( _EQ024, !CS_D,  VCC,  VCC,  VCC);
  _EQ024 = !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN3 & !MEM10_3 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN3 &  MEM10_3 & 
             !RD_D;

-- Node name is ':129' = 'MEM11_1' 
-- Equation name is 'MEM11_1', location is LC010, type is buried.
MEM11_1  = TFFE( _EQ025, !CS_D,  VCC,  VCC,  VCC);
  _EQ025 =  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN1 & !MEM11_1 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN1 &  MEM11_1 & 
             !RD_D;

-- Node name is ':127' = 'MEM11_3' 
-- Equation name is 'MEM11_3', location is LC066, type is buried.
MEM11_3  = TFFE( _EQ026, !CS_D,  VCC,  VCC,  VCC);
  _EQ026 =  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN3 & !MEM11_3 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN3 &  MEM11_3 & 
             !RD_D;

-- Node name is ':125' = 'MEM11_5' 
-- Equation name is 'MEM11_5', location is LC006, type is buried.
MEM11_5  = TFFE( _EQ027, !CS_D,  VCC,  VCC,  VCC);
  _EQ027 =  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN5 & !MEM11_5 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN5 &  MEM11_5 & 
             !RD_D;

-- Node name is ':137' = 'MEM12_1' 
-- Equation name is 'MEM12_1', location is LC094, type is buried.
MEM12_1  = TFFE( _EQ028, !CS_D,  VCC,  VCC,  VCC);
  _EQ028 = !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN1 & !MEM12_1 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN1 &  MEM12_1 & 
             !RD_D;

-- Node name is ':135' = 'MEM12_3' 
-- Equation name is 'MEM12_3', location is LC067, type is buried.
MEM12_3  = TFFE( _EQ029, !CS_D,  VCC,  VCC,  VCC);
  _EQ029 = !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN3 & !MEM12_3 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN3 &  MEM12_3 & 
             !RD_D;

-- Node name is ':145' = 'MEM13_1' 
-- Equation name is 'MEM13_1', location is LC031, type is buried.
MEM13_1  = TFFE( _EQ030, !CS_D,  VCC,  VCC,  VCC);
  _EQ030 =  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN1 & !MEM13_1 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN1 &  MEM13_1 & 
             !RD_D;

-- Node name is ':143' = 'MEM13_3' 
-- Equation name is 'MEM13_3', location is LC071, type is buried.
MEM13_3  = TFFE( _EQ031, !CS_D,  VCC,  VCC,  VCC);
  _EQ031 =  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN3 & !MEM13_3 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN3 &  MEM13_3 & 
             !RD_D;

-- Node name is ':141' = 'MEM13_5' 
-- Equation name is 'MEM13_5', location is LC011, type is buried.
MEM13_5  = TFFE( _EQ032, !CS_D,  VCC,  VCC,  VCC);
  _EQ032 =  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN5 & !MEM13_5 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN5 &  MEM13_5 & 
             !RD_D;

-- Node name is ':153' = 'MEM14_1' 
-- Equation name is 'MEM14_1', location is LC032, type is buried.
MEM14_1  = TFFE( _EQ033, !CS_D,  VCC,  VCC,  VCC);
  _EQ033 = !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN1 & !MEM14_1 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN1 &  MEM14_1 & 
             !RD_D;

-- Node name is ':151' = 'MEM14_3' 
-- Equation name is 'MEM14_3', location is LC072, type is buried.
MEM14_3  = TFFE( _EQ034, !CS_D,  VCC,  VCC,  VCC);
  _EQ034 = !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN3 & !MEM14_3 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN3 &  MEM14_3 & 
             !RD_D;

-- Node name is ':149' = 'MEM14_5' 
-- Equation name is 'MEM14_5', location is LC062, type is buried.
MEM14_5  = TFFE( _EQ035, !CS_D,  VCC,  VCC,  VCC);
  _EQ035 = !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN5 & !MEM14_5 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN5 &  MEM14_5 & 
             !RD_D;

-- Node name is ':161' = 'MEM15_1' 
-- Equation name is 'MEM15_1', location is LC015, type is buried.
MEM15_1  = TFFE( _EQ036, !CS_D,  VCC,  VCC,  VCC);
  _EQ036 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN1 & !MEM15_1 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN1 &  MEM15_1 & 
             !RD_D;

-- Node name is ':159' = 'MEM15_3' 
-- Equation name is 'MEM15_3', location is LC012, type is buried.
MEM15_3  = TFFE( _EQ037, !CS_D,  VCC,  VCC,  VCC);
  _EQ037 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN3 & !MEM15_3 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN3 &  MEM15_3 & 
             !RD_D;

-- Node name is ':157' = 'MEM15_5' 
-- Equation name is 'MEM15_5', location is LC063, type is buried.
MEM15_5  = TFFE( _EQ038, !CS_D,  VCC,  VCC,  VCC);
  _EQ038 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN5 & !MEM15_5 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN5 &  MEM15_5 & 
             !RD_D;

-- Node name is ':169' = 'MEM16_1' 
-- Equation name is 'MEM16_1', location is LC096, type is buried.
MEM16_1  = TFFE( _EQ039, !CS_D,  VCC,  VCC,  VCC);
  _EQ039 = !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN1 & !MEM16_1 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN1 &  MEM16_1 & 
             !RD_D;

-- Node name is ':167' = 'MEM16_3' 
-- Equation name is 'MEM16_3', location is LC080, type is buried.
MEM16_3  = TFFE( _EQ040, !CS_D,  VCC,  VCC,  VCC);
  _EQ040 = !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN3 & !MEM16_3 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN3 &  MEM16_3 & 
             !RD_D;

-- Node name is ':177' = 'MEM17_1' 
-- Equation name is 'MEM17_1', location is LC030, type is buried.
MEM17_1  = TFFE( _EQ041, !CS_D,  VCC,  VCC,  VCC);
  _EQ041 =  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN1 & !MEM17_1 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN1 &  MEM17_1 & 
             !RD_D;

-- Node name is ':175' = 'MEM17_3' 
-- Equation name is 'MEM17_3', location is LC046, type is buried.
MEM17_3  = TFFE( _EQ042, !CS_D,  VCC,  VCC,  VCC);
  _EQ042 =  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN3 & !MEM17_3 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN3 &  MEM17_3 & 
             !RD_D;

-- Node name is ':185' = 'MEM18_1' 
-- Equation name is 'MEM18_1', location is LC024, type is buried.
MEM18_1  = TFFE( _EQ043, !CS_D,  VCC,  VCC,  VCC);
  _EQ043 = !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN1 & !MEM18_1 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN1 &  MEM18_1 & 
             !RD_D;

-- Node name is ':183' = 'MEM18_3' 
-- Equation name is 'MEM18_3', location is LC039, type is buried.
MEM18_3  = TFFE( _EQ044, !CS_D,  VCC,  VCC,  VCC);
  _EQ044 = !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN3 & !MEM18_3 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN3 &  MEM18_3 & 
             !RD_D;

-- Node name is ':193' = 'MEM19_1' 
-- Equation name is 'MEM19_1', location is LC023, type is buried.
MEM19_1  = TFFE( _EQ045, !CS_D,  VCC,  VCC,  VCC);
  _EQ045 =  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN1 & !MEM19_1 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN1 &  MEM19_1 & 
             !RD_D;

-- Node name is ':191' = 'MEM19_3' 
-- Equation name is 'MEM19_3', location is LC069, type is buried.
MEM19_3  = TFFE( _EQ046, !CS_D,  VCC,  VCC,  VCC);
  _EQ046 =  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN3 & !MEM19_3 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN3 &  MEM19_3 & 
             !RD_D;

-- Node name is ':189' = 'MEM19_5' 
-- Equation name is 'MEM19_5', location is LC058, type is buried.
MEM19_5  = TFFE( _EQ047, !CS_D,  VCC,  VCC,  VCC);
  _EQ047 =  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN5 & !MEM19_5 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN5 &  MEM19_5 & 
             !RD_D;

-- Node name is ':201' = 'MEM20_1' 
-- Equation name is 'MEM20_1', location is LC021, type is buried.
MEM20_1  = TFFE( _EQ048, !CS_D,  VCC,  VCC,  VCC);
  _EQ048 = !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN1 & !MEM20_1 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN1 &  MEM20_1 & 
             !RD_D;

-- Node name is ':199' = 'MEM20_3' 
-- Equation name is 'MEM20_3', location is LC038, type is buried.
MEM20_3  = TFFE( _EQ049, !CS_D,  VCC,  VCC,  VCC);
  _EQ049 = !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN3 & !MEM20_3 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN3 &  MEM20_3 & 
             !RD_D;

-- Node name is ':209' = 'MEM21_1' 
-- Equation name is 'MEM21_1', location is LC019, type is buried.
MEM21_1  = TFFE( _EQ050, !CS_D,  VCC,  VCC,  VCC);
  _EQ050 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN1 & !MEM21_1 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN1 &  MEM21_1 & 
             !RD_D;

-- Node name is ':207' = 'MEM21_3' 
-- Equation name is 'MEM21_3', location is LC077, type is buried.
MEM21_3  = TFFE( _EQ051, !CS_D,  VCC,  VCC,  VCC);
  _EQ051 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN3 & !MEM21_3 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN3 &  MEM21_3 & 
             !RD_D;

-- Node name is ':205' = 'MEM21_5' 
-- Equation name is 'MEM21_5', location is LC055, type is buried.
MEM21_5  = TFFE( _EQ052, !CS_D,  VCC,  VCC,  VCC);
  _EQ052 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN5 & !MEM21_5 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN5 &  MEM21_5 & 
             !RD_D;

-- Node name is ':217' = 'MEM22_1' 
-- Equation name is 'MEM22_1', location is LC008, type is buried.
MEM22_1  = TFFE( _EQ053, !CS_D,  VCC,  VCC,  VCC);
  _EQ053 = !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN1 & !MEM22_1 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN1 &  MEM22_1 & 
             !RD_D;

-- Node name is ':215' = 'MEM22_3' 
-- Equation name is 'MEM22_3', location is LC037, type is buried.
MEM22_3  = TFFE( _EQ054, !CS_D,  VCC,  VCC,  VCC);
  _EQ054 = !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN3 & !MEM22_3 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN3 &  MEM22_3 & 
             !RD_D;

-- Node name is ':213' = 'MEM22_5' 
-- Equation name is 'MEM22_5', location is LC051, type is buried.
MEM22_5  = TFFE( _EQ055, !CS_D,  VCC,  VCC,  VCC);
  _EQ055 = !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN5 & !MEM22_5 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN5 &  MEM22_5 & 
             !RD_D;

-- Node name is ':225' = 'MEM23_1' 
-- Equation name is 'MEM23_1', location is LC025, type is buried.
MEM23_1  = TFFE( _EQ056, !CS_D,  VCC,  VCC,  VCC);
  _EQ056 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN1 & !MEM23_1 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN1 &  MEM23_1 & 
             !RD_D;

-- Node name is ':223' = 'MEM23_3' 
-- Equation name is 'MEM23_3', location is LC040, type is buried.
MEM23_3  = TFFE( _EQ057, !CS_D,  VCC,  VCC,  VCC);
  _EQ057 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN3 & !MEM23_3 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN3 &  MEM23_3 & 
             !RD_D;

-- Node name is ':221' = 'MEM23_5' 
-- Equation name is 'MEM23_5', location is LC057, type is buried.
MEM23_5  = TFFE( _EQ058, !CS_D,  VCC,  VCC,  VCC);
  _EQ058 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN5 & !MEM23_5 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN5 &  MEM23_5 & 
             !RD_D;

-- Node name is ':233' = 'MEM24_1' 
-- Equation name is 'MEM24_1', location is LC026, type is buried.
MEM24_1  = TFFE( _EQ059, !CS_D,  VCC,  VCC,  VCC);
  _EQ059 = !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN1 & !MEM24_1 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN1 &  MEM24_1 & 
             !RD_D;

-- Node name is ':231' = 'MEM24_3' 
-- Equation name is 'MEM24_3', location is LC041, type is buried.
MEM24_3  = TFFE( _EQ060, !CS_D,  VCC,  VCC,  VCC);
  _EQ060 = !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN3 & !MEM24_3 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN3 &  MEM24_3 & 
             !RD_D;

-- Node name is ':241' = 'MEM25_1' 
-- Equation name is 'MEM25_1', location is LC004, type is buried.
MEM25_1  = TFFE( _EQ061, !CS_D,  VCC,  VCC,  VCC);
  _EQ061 =  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN1 & !MEM25_1 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN1 &  MEM25_1 & 
             !RD_D;

-- Node name is ':239' = 'MEM25_3' 
-- Equation name is 'MEM25_3', location is LC042, type is buried.
MEM25_3  = TFFE( _EQ062, !CS_D,  VCC,  VCC,  VCC);
  _EQ062 =  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN3 & !MEM25_3 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN3 &  MEM25_3 & 
             !RD_D;

-- Node name is ':237' = 'MEM25_5' 
-- Equation name is 'MEM25_5', location is LC059, type is buried.
MEM25_5  = TFFE( _EQ063, !CS_D,  VCC,  VCC,  VCC);
  _EQ063 =  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN5 & !MEM25_5 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN5 &  MEM25_5 & 
             !RD_D;

-- Node name is ':249' = 'MEM26_1' 
-- Equation name is 'MEM26_1', location is LC002, type is buried.
MEM26_1  = TFFE( _EQ064, !CS_D,  VCC,  VCC,  VCC);
  _EQ064 = !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN1 & !MEM26_1 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN1 &  MEM26_1 & 
             !RD_D;

-- Node name is ':247' = 'MEM26_3' 
-- Equation name is 'MEM26_3', location is LC034, type is buried.
MEM26_3  = TFFE( _EQ065, !CS_D,  VCC,  VCC,  VCC);
  _EQ065 = !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN3 & !MEM26_3 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN3 &  MEM26_3 & 
             !RD_D;

-- Node name is ':245' = 'MEM26_5' 
-- Equation name is 'MEM26_5', location is LC050, type is buried.
MEM26_5  = TFFE( _EQ066, !CS_D,  VCC,  VCC,  VCC);
  _EQ066 = !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN5 & !MEM26_5 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN5 &  MEM26_5 & 
             !RD_D;

-- Node name is ':257' = 'MEM27_1' 
-- Equation name is 'MEM27_1', location is LC018, type is buried.
MEM27_1  = TFFE( _EQ067, !CS_D,  VCC,  VCC,  VCC);
  _EQ067 =  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN1 & !MEM27_1 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN1 &  MEM27_1 & 
             !RD_D;

-- Node name is ':255' = 'MEM27_3' 
-- Equation name is 'MEM27_3', location is LC033, type is buried.
MEM27_3  = TFFE( _EQ068, !CS_D,  VCC,  VCC,  VCC);
  _EQ068 =  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN3 & !MEM27_3 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN3 &  MEM27_3 & 
             !RD_D;

-- Node name is ':253' = 'MEM27_5' 
-- Equation name is 'MEM27_5', location is LC061, type is buried.
MEM27_5  = TFFE( _EQ069, !CS_D,  VCC,  VCC,  VCC);
  _EQ069 =  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN5 & !MEM27_5 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN5 &  MEM27_5 & 
             !RD_D;

-- Node name is ':265' = 'MEM28_1' 
-- Equation name is 'MEM28_1', location is LC009, type is buried.
MEM28_1  = TFFE( _EQ070, !CS_D,  VCC,  VCC,  VCC);
  _EQ070 = !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN1 & !MEM28_1 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN1 &  MEM28_1 & 
             !RD_D;

-- Node name is ':263' = 'MEM28_3' 
-- Equation name is 'MEM28_3', location is LC043, type is buried.
MEM28_3  = TFFE( _EQ071, !CS_D,  VCC,  VCC,  VCC);
  _EQ071 = !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN3 & !MEM28_3 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN3 &  MEM28_3 & 
             !RD_D;

-- Node name is ':261' = 'MEM28_5' 
-- Equation name is 'MEM28_5', location is LC060, type is buried.
MEM28_5  = TFFE( _EQ072, !CS_D,  VCC,  VCC,  VCC);
  _EQ072 = !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN5 & !MEM28_5 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN5 &  MEM28_5 & 
             !RD_D;

-- Node name is ':273' = 'MEM29_1' 
-- Equation name is 'MEM29_1', location is LC027, type is buried.
MEM29_1  = TFFE( _EQ073, !CS_D,  VCC,  VCC,  VCC);
  _EQ073 =  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN1 & !MEM29_1 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN1 &  MEM29_1 & 
             !RD_D;

-- Node name is ':271' = 'MEM29_3' 
-- Equation name is 'MEM29_3', location is LC036, type is buried.
MEM29_3  = TFFE( _EQ074, !CS_D,  VCC,  VCC,  VCC);
  _EQ074 =  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN3 & !MEM29_3 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN3 &  MEM29_3 & 
             !RD_D;

-- Node name is ':269' = 'MEM29_5' 
-- Equation name is 'MEM29_5', location is LC052, type is buried.
MEM29_5  = TFFE( _EQ075, !CS_D,  VCC,  VCC,  VCC);
  _EQ075 =  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN5 & !MEM29_5 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN5 &  MEM29_5 & 
             !RD_D;

-- Node name is ':281' = 'MEM30_1' 
-- Equation name is 'MEM30_1', location is LC028, type is buried.
MEM30_1  = TFFE( _EQ076, !CS_D,  VCC,  VCC,  VCC);
  _EQ076 = !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN1 & !MEM30_1 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN1 &  MEM30_1 & 
             !RD_D;

-- Node name is ':279' = 'MEM30_3' 
-- Equation name is 'MEM30_3', location is LC044, type is buried.
MEM30_3  = TFFE( _EQ077, !CS_D,  VCC,  VCC,  VCC);
  _EQ077 = !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN3 & !MEM30_3 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN3 &  MEM30_3 & 
             !RD_D;

-- Node name is ':277' = 'MEM30_5' 
-- Equation name is 'MEM30_5', location is LC054, type is buried.
MEM30_5  = TFFE( _EQ078, !CS_D,  VCC,  VCC,  VCC);
  _EQ078 = !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN5 & !MEM30_5 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN5 &  MEM30_5 & 
             !RD_D;

-- Node name is ':289' = 'MEM31_1' 
-- Equation name is 'MEM31_1', location is LC022, type is buried.
MEM31_1  = TFFE( _EQ079, !CS_D,  VCC,  VCC,  VCC);
  _EQ079 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN1 & !MEM31_1 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN1 &  MEM31_1 & 
             !RD_D;

-- Node name is ':287' = 'MEM31_3' 
-- Equation name is 'MEM31_3', location is LC035, type is buried.
MEM31_3  = TFFE( _EQ080, !CS_D,  VCC,  VCC,  VCC);
  _EQ080 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN3 & !MEM31_3 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN3 &  MEM31_3 & 
             !RD_D;

-- Node name is ':285' = 'MEM31_5' 
-- Equation name is 'MEM31_5', location is LC064, type is buried.
MEM31_5  = TFFE( _EQ081, !CS_D,  VCC,  VCC,  VCC);
  _EQ081 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN5 & !MEM31_5 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN5 &  MEM31_5 & 
             !RD_D;

-- Node name is '~27100~1' 
-- Equation name is '~27100~1', location is LC056, type is output.
 ~27100~1 = LCELL( _EQ082 $  GND);
  _EQ082 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM31_5 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM30_5 &  RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM29_5 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM27_5 &  RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM23_5 &  RD_D;

-- Node name is '~27100~2' 
-- Equation name is '~27100~2', location is LC049, type is output.
 ~27100~2 = LCELL( _EQ083 $  GND);
  _EQ083 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM15_5 &  RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM28_5 &  RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM26_5 &  RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM25_5 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM22_5 &  RD_D;

-- Node name is '~27100~3' 
-- Equation name is '~27100~3', location is LC053, type is output.
 ~27100~3 = LCELL( _EQ084 $  GND);
  _EQ084 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM21_5 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM19_5 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM14_5 &  RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM13_5 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM11_5 &  RD_D;

-- Node name is '~27112~1' 
-- Equation name is '~27112~1', location is LC045, type is buried.
-- synthesized logic cell 
_LC045   = LCELL( _EQ085 $  GND);
  _EQ085 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM31_3 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM30_3 &  RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM29_3 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM27_3 &  RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM23_3 &  RD_D;

-- Node name is '~27112~2' 
-- Equation name is '~27112~2', location is LC047, type is buried.
-- synthesized logic cell 
_LC047   = LCELL( _EQ086 $  GND);
  _EQ086 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM15_3 &  RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM28_3 &  RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM26_3 &  RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM25_3 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM22_3 &  RD_D;

-- Node name is '~27112~3' 
-- Equation name is '~27112~3', location is LC073, type is buried.
-- synthesized logic cell 
_LC073   = LCELL( _EQ087 $  GND);
  _EQ087 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM21_3 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM19_3 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM14_3 &  RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM13_3 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM11_3 &  RD_D;

-- Node name is '~27112~4' 
-- Equation name is '~27112~4', location is LC048, type is buried.
-- synthesized logic cell 
_LC048   = LCELL( _EQ088 $  GND);
  _EQ088 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM7_3 &  RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM24_3 &  RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM20_3 &  RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM18_3 &  RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM17_3 &  RD_D;

-- Node name is '~27124~1' 
-- Equation name is '~27124~1', location is LC017, type is buried.
-- synthesized logic cell 
_LC017   = LCELL( _EQ089 $  GND);
  _EQ089 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM31_1 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM30_1 &  RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM29_1 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM27_1 &  RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM23_1 &  RD_D;

-- Node name is '~27124~2' 
-- Equation name is '~27124~2', location is LC001, type is buried.
-- synthesized logic cell 
_LC001   = LCELL( _EQ090 $  GND);
  _EQ090 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM15_1 &  RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM28_1 &  RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM26_1 &  RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM25_1 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM22_1 &  RD_D;

-- Node name is '~27124~3' 
-- Equation name is '~27124~3', location is LC020, type is buried.
-- synthesized logic cell 
_LC020   = LCELL( _EQ091 $  GND);
  _EQ091 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM21_1 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM19_1 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM14_1 &  RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM13_1 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM11_1 &  RD_D;

-- Node name is '~27124~4' 
-- Equation name is '~27124~4', location is LC029, type is buried.
-- synthesized logic cell 
_LC029   = LCELL( _EQ092 $  GND);
  _EQ092 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM7_1 &  RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM24_1 &  RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM20_1 &  RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM18_1 &  RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM17_1 &  RD_D;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram1

***** Logic for device 'ram1' compiled without errors.




Device: EPM7096LC68-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF

                                                  R  R     R  R  
                                                  E  E     E  E  
                                V                 S  S     S  S  
              A  A              C                 E  E  V  E  E  
              D  D  C     R  D  C                 R  R  C  R  R  
              D  D  S  G  D  I  I  G  G  G  G  G  V  V  C  V  V  
              R  R  _  N  _  N  N  N  N  N  N  N  E  E  I  E  E  
              3  4  D  D  D  6  T  D  D  D  D  D  D  D  O  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | RESERVED 
   VCCIO | 11                                                  59 | RESERVED 
   ADDR1 | 12                                                  58 | GND 
   ADDR0 | 13                                                  57 | RESERVED 
~27130~2 | 14                                                  56 | DOUT2 
RESERVED | 15                                                  55 | RESERVED 
     GND | 16                                                  54 | RESERVED 
RESERVED | 17                                                  53 | VCCIO 
RESERVED | 18                  EPM7096LC68-7                   52 | RESERVED 
RESERVED | 19                                                  51 | RESERVED 
   ADDR2 | 20                                                  50 | RESERVED 
   VCCIO | 21                                                  49 | RESERVED 
    DIN0 | 22                                                  48 | GND 
    DIN2 | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | DOUT6 
RESERVED | 25                                                  45 | RESERVED 
     GND | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  V  R  R  G  V  R  R  G  R  R  R  R  V  
              E  E  E  E  C  E  E  N  C  E  E  N  E  E  E  E  C  
              S  S  S  S  C  S  S  D  C  S  S  D  S  S  S  S  C  
              E  E  E  E  I  E  E     I  E  E     E  E  E  E  I  
              R  R  R  R  O  R  R     N  R  R     R  R  R  R  O  
              V  V  V  V     V  V     T  V  V     V  V  V  V     
              E  E  E  E     E  E        E  E     E  E  E  E     
              D  D  D  D     D  D        D  D     D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram1

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     0/16(  0%)   7/ 8( 87%)   0/16(  0%)   0/36(  0%) 
B:    LC17 - LC32    16/16(100%)   4/ 8( 50%)   2/16( 12%)  24/36( 66%) 
C:    LC33 - LC48    16/16(100%)   0/ 8(  0%)   3/16( 18%)  23/36( 63%) 
D:    LC49 - LC64    16/16(100%)   0/ 8(  0%)   3/16( 18%)  23/36( 63%) 
E:    LC65 - LC80    16/16(100%)   1/ 8( 12%)  14/16( 87%)  30/36( 83%) 
F:    LC81 - LC96    16/16(100%)   1/ 8( 12%)  13/16( 81%)  29/36( 80%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            13/48     ( 27%)
Total logic cells used:                         80/96     ( 83%)
Total shareable expanders used:                 26/96     ( 27%)
Total Turbo logic cells used:                   80/96     ( 83%)
Total shareable expanders not available (n/a):   9/96     (  9%)
Average fan-in:                                  9.60
Total fan-in:                                   768

Total input pins required:                      10
Total output pins required:                      3
Total bidirectional pins required:               0
Total logic cells required:                     80
Total flipflops required:                       71
Total product terms required:                  282
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          26

Synthesized logic cells:                         9/  96   (  9%)



Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram1

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  13    (1)  (A)      INPUT               0      0   0    0    0    3   77  ADDR0
  12    (4)  (A)      INPUT               0      0   0    0    0    3   77  ADDR1
  20   (21)  (B)      INPUT               0      0   0    0    0    3   77  ADDR2
   9    (8)  (A)      INPUT               0      0   0    0    0    3   77  ADDR3
   8    (9)  (A)      INPUT               0      0   0    0    0    3   77  ADDR4
   7   (12)  (A)      INPUT               0      0   0    0    0    2   69  CS_D
  22   (19)  (B)      INPUT               0      0   0    0    0    0    5  DIN0
  23   (17)  (B)      INPUT               0      0   0    0    0    0   32  DIN2
   4   (16)  (A)      INPUT               0      0   0    0    0    0   32  DIN6
   5   (14)  (A)      INPUT               0      0   0    0    0    3   77  RD_D


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram1

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  56     81    F         FF      t       13      0   0    7   17    1    0  DOUT2
  46     65    E         FF      t       13      0   0    7   17    1    0  DOUT6
  14     32    B     OUTPUT    s t        1      0   1    6    5    0    0  ~27130~2


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram1

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (61)    89    F       TFFE      t        0      0   0    8    1    1    1  MEM0_6 (:36)
 (62)    92    F       TFFE      t        0      0   0    8    1    1    1  MEM0_2 (:40)
 (57)    84    F       TFFE      t        0      0   0    8    1    1    1  MEM1_6 (:44)
   -     91    F       TFFE      t        0      0   0    8    1    1    1  MEM1_2 (:48)
   -     20    B       TFFE      t        0      0   0    8    1    1    1  MEM2_6 (:52)
   -     90    F       TFFE      t        0      0   0    8    1    1    1  MEM2_2 (:56)
   -     70    E       TFFE      t        0      0   0    8    1    1    1  MEM3_6 (:60)
 (60)    88    F       TFFE      t        0      0   0    8    1    1    1  MEM3_2 (:64)
 (49)    69    E       TFFE      t        0      0   0    8    1    1    1  MEM4_6 (:68)
   -     87    F       TFFE      t        0      0   0    8    1    1    1  MEM4_2 (:72)
   -     68    E       TFFE      t        0      0   0    8    1    1    1  MEM5_6 (:76)
 (59)    86    F       TFFE      t        0      0   0    8    1    1    1  MEM5_2 (:80)
   -     79    E       TFFE      t        0      0   0    8    1    1    1  MEM6_6 (:84)
   -     85    F       TFFE      t        0      0   0    8    1    1    1  MEM6_2 (:88)
   -     83    F       TFFE      t        0      0   0    8    1    0    2  MEM7_6 (:92)
 (22)    19    B       TFFE      t        0      0   0    8    1    0    2  MEM7_2 (:96)
 (52)    75    E       TFFE      t        0      0   0    8    1    1    1  MEM8_6 (:100)
   -     82    F       TFFE      t        0      0   0    8    1    1    1  MEM8_2 (:104)
   -     74    E       TFFE      t        0      0   0    8    1    1    1  MEM9_6 (:108)
   -     95    F       TFFE      t        0      0   0    8    1    1    1  MEM9_2 (:112)
   -     71    E       TFFE      t        0      0   0    8    1    1    1  MEM10_6 (:116)
   -     93    F       TFFE      t        0      0   0    8    1    1    1  MEM10_2 (:120)
 (50)    72    E       TFFE      t        0      0   0    8    1    0    2  MEM11_6 (:124)
 (15)    29    B       TFFE      t        0      0   0    8    1    0    2  MEM11_2 (:128)
   -     76    E       TFFE      t        0      0   0    8    1    1    1  MEM12_6 (:132)
 (64)    94    F       TFFE      t        0      0   0    8    1    1    1  MEM12_2 (:136)
 (55)    80    E       TFFE      t        0      0   0    8    1    0    2  MEM13_6 (:140)
 (24)    48    C       TFFE      t        0      0   0    8    1    0    2  MEM13_2 (:144)
   -     78    E       TFFE      t        0      0   0    8    1    0    2  MEM14_6 (:148)
   -     38    C       TFFE      t        0      0   0    8    1    0    2  MEM14_2 (:152)
 (17)    27    B       TFFE      t        0      0   0    8    1    0    2  MEM15_6 (:156)
   -     23    B       TFFE      t        0      0   0    8    1    0    2  MEM15_2 (:160)
   -     22    B       TFFE      t        0      0   0    8    1    1    1  MEM15_0 (:162)
 (47)    67    E       TFFE      t        0      0   0    8    1    1    1  MEM16_6 (:164)
 (65)    96    F       TFFE      t        0      0   0    8    1    1    1  MEM16_2 (:168)
   -     58    D       TFFE      t        0      0   0    8    1    0    2  MEM17_6 (:172)
   -     47    C       TFFE      t        0      0   0    8    1    0    2  MEM17_2 (:176)
   -     63    D       TFFE      t        0      0   0    8    1    0    2  MEM18_6 (:180)
   -     44    C       TFFE      t        0      0   0    8    1    0    2  MEM18_2 (:184)
 (51)    73    E       TFFE      t        0      0   0    8    1    0    2  MEM19_6 (:188)
 (28)    41    C       TFFE      t        0      0   0    8    1    0    2  MEM19_2 (:192)
   -     62    D       TFFE      t        0      0   0    8    1    0    2  MEM20_6 (:196)
 (29)    40    C       TFFE      t        0      0   0    8    1    0    2  MEM20_2 (:200)
   -     66    E       TFFE      t        0      0   0    8    1    0    2  MEM21_6 (:204)
   -     39    C       TFFE      t        0      0   0    8    1    0    2  MEM21_2 (:208)
   -     54    D       TFFE      t        0      0   0    8    1    0    2  MEM22_6 (:212)
 (18)    25    B       TFFE      t        0      0   0    8    1    0    2  MEM22_2 (:216)
 (19)    24    B       TFFE      t        0      0   0    8    1    1    1  MEM22_0 (:218)
 (39)    53    D       TFFE      t        0      0   0    8    1    0    2  MEM23_6 (:220)
 (32)    35    C       TFFE      t        0      0   0    8    1    0    2  MEM23_2 (:224)
 (37)    51    D       TFFE      t        0      0   0    8    1    0    2  MEM24_6 (:228)
   -     34    C       TFFE      t        0      0   0    8    1    0    2  MEM24_2 (:232)
 (36)    49    D       TFFE      t        0      0   0    8    1    0    2  MEM25_6 (:236)
   -     18    B       TFFE      t        0      0   0    8    1    0    2  MEM25_2 (:240)
 (23)    17    B       TFFE      t        0      0   0    8    1    1    1  MEM25_0 (:242)
 (41)    57    D       TFFE      t        0      0   0    8    1    0    2  MEM26_6 (:244)
   -     30    B       TFFE      t        0      0   0    8    1    0    2  MEM26_2 (:248)
 (20)    21    B       TFFE      t        0      0   0    8    1    1    1  MEM26_0 (:250)
 (42)    59    D       TFFE      t        0      0   0    8    1    0    2  MEM27_6 (:252)
   -     42    C       TFFE      t        0      0   0    8    1    0    2  MEM27_2 (:256)
   -     60    D       TFFE      t        0      0   0    8    1    0    2  MEM28_6 (:260)
   -     31    B       TFFE      t        0      0   0    8    1    0    2  MEM28_2 (:264)
   -     28    B       TFFE      t        0      0   0    8    1    1    1  MEM28_0 (:266)
 (40)    56    D       TFFE      t        0      0   0    8    1    0    2  MEM29_6 (:268)
 (30)    37    C       TFFE      t        0      0   0    8    1    0    2  MEM29_2 (:272)
   -     55    D       TFFE      t        0      0   0    8    1    0    2  MEM30_6 (:276)
   -     36    C       TFFE      t        0      0   0    8    1    0    2  MEM30_2 (:280)
   -     52    D       TFFE      t        0      0   0    8    1    0    2  MEM31_6 (:284)
 (33)    33    C       TFFE      t        0      0   0    8    1    0    2  MEM31_2 (:288)
   -     50    D       SOFT    s t        1      0   1    6    5    1    0  ~27094~1
 (45)    64    D       SOFT    s t        1      0   1    6    5    1    0  ~27094~2
 (54)    77    E       SOFT    s t        1      0   1    6    5    1    0  ~27094~3
 (44)    61    D       SOFT    s t        1      0   1    6    5    1    0  ~27094~4
   -     46    C       SOFT    s t        1      0   1    6    5    1    0  ~27118~1
   -     26    B       SOFT    s t        1      0   1    6    5    1    0  ~27118~2
 (25)    45    C       SOFT    s t        1      0   1    6    5    1    0  ~27118~3
 (27)    43    C       SOFT    s t        1      0   1    6    5    1    0  ~27118~4


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC20 MEM2_6
        | +----------------------------- LC19 MEM7_2
        | | +--------------------------- LC29 MEM11_2
        | | | +------------------------- LC27 MEM15_6
        | | | | +----------------------- LC23 MEM15_2
        | | | | | +--------------------- LC22 MEM15_0
        | | | | | | +------------------- LC25 MEM22_2
        | | | | | | | +----------------- LC24 MEM22_0
        | | | | | | | | +--------------- LC18 MEM25_2
        | | | | | | | | | +------------- LC17 MEM25_0
        | | | | | | | | | | +----------- LC30 MEM26_2
        | | | | | | | | | | | +--------- LC21 MEM26_0
        | | | | | | | | | | | | +------- LC31 MEM28_2
        | | | | | | | | | | | | | +----- LC28 MEM28_0
        | | | | | | | | | | | | | | +--- LC26 ~27118~2
        | | | | | | | | | | | | | | | +- LC32 ~27130~2
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'B':
LC20 -> * - - - - - - - - - - - - - - - | - * - - * - | <-- MEM2_6
LC19 -> - * - - - - - - - - - - - - - - | - * * - - - | <-- MEM7_2
LC29 -> - - * - - - - - - - - - - - - - | - * * - - - | <-- MEM11_2
LC27 -> - - - * - - - - - - - - - - - - | - * - * - - | <-- MEM15_6
LC23 -> - - - - * - - - - - - - - - * - | - * - - - - | <-- MEM15_2
LC22 -> - - - - - * - - - - - - - - - * | - * - - - - | <-- MEM15_0
LC25 -> - - - - - - * - - - - - - - * - | - * - - - - | <-- MEM22_2
LC24 -> - - - - - - - * - - - - - - - * | - * - - - - | <-- MEM22_0
LC18 -> - - - - - - - - * - - - - - * - | - * - - - - | <-- MEM25_2
LC17 -> - - - - - - - - - * - - - - - * | - * - - - - | <-- MEM25_0
LC30 -> - - - - - - - - - - * - - - * - | - * - - - - | <-- MEM26_2
LC21 -> - - - - - - - - - - - * - - - * | - * - - - - | <-- MEM26_0
LC31 -> - - - - - - - - - - - - * - * - | - * - - - - | <-- MEM28_2
LC28 -> - - - - - - - - - - - - - * - * | - * - - - - | <-- MEM28_0

Pin
13   -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR0
12   -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR1
20   -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR2
9    -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR3
8    -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR4
7    -> * * * * * * * * * * * * * * - - | - * * * * * | <-- CS_D
22   -> - - - - - * - * - * - * - * - - | - * - - - - | <-- DIN0
23   -> - * * - * - * - * - * - * - - - | - * * - - * | <-- DIN2
4    -> * - - * - - - - - - - - - - - - | - * - * * * | <-- DIN6
5    -> * * * * * * * * * * * * * * * * | - * * * * * | <-- RD_D


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC48 MEM13_2
        | +----------------------------- LC38 MEM14_2
        | | +--------------------------- LC47 MEM17_2
        | | | +------------------------- LC44 MEM18_2
        | | | | +----------------------- LC41 MEM19_2
        | | | | | +--------------------- LC40 MEM20_2
        | | | | | | +------------------- LC39 MEM21_2
        | | | | | | | +----------------- LC35 MEM23_2
        | | | | | | | | +--------------- LC34 MEM24_2
        | | | | | | | | | +------------- LC42 MEM27_2
        | | | | | | | | | | +----------- LC37 MEM29_2
        | | | | | | | | | | | +--------- LC36 MEM30_2
        | | | | | | | | | | | | +------- LC33 MEM31_2
        | | | | | | | | | | | | | +----- LC46 ~27118~1
        | | | | | | | | | | | | | | +--- LC45 ~27118~3
        | | | | | | | | | | | | | | | +- LC43 ~27118~4
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'C':
LC48 -> * - - - - - - - - - - - - - * - | - - * - - - | <-- MEM13_2
LC38 -> - * - - - - - - - - - - - - * - | - - * - - - | <-- MEM14_2
LC47 -> - - * - - - - - - - - - - - - * | - - * - - - | <-- MEM17_2
LC44 -> - - - * - - - - - - - - - - - * | - - * - - - | <-- MEM18_2
LC41 -> - - - - * - - - - - - - - - * - | - - * - - - | <-- MEM19_2
LC40 -> - - - - - * - - - - - - - - - * | - - * - - - | <-- MEM20_2
LC39 -> - - - - - - * - - - - - - - * - | - - * - - - | <-- MEM21_2
LC35 -> - - - - - - - * - - - - - * - - | - - * - - - | <-- MEM23_2
LC34 -> - - - - - - - - * - - - - - - * | - - * - - - | <-- MEM24_2
LC42 -> - - - - - - - - - * - - - * - - | - - * - - - | <-- MEM27_2
LC37 -> - - - - - - - - - - * - - * - - | - - * - - - | <-- MEM29_2
LC36 -> - - - - - - - - - - - * - * - - | - - * - - - | <-- MEM30_2
LC33 -> - - - - - - - - - - - - * * - - | - - * - - - | <-- MEM31_2

Pin
13   -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR0
12   -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR1
20   -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR2
9    -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR3
8    -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR4
7    -> * * * * * * * * * * * * * - - - | - * * * * * | <-- CS_D
23   -> * * * * * * * * * * * * * - - - | - * * - - * | <-- DIN2
5    -> * * * * * * * * * * * * * * * * | - * * * * * | <-- RD_D
LC19 -> - - - - - - - - - - - - - - - * | - * * - - - | <-- MEM7_2
LC29 -> - - - - - - - - - - - - - - * - | - * * - - - | <-- MEM11_2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC58 MEM17_6
        | +----------------------------- LC63 MEM18_6
        | | +--------------------------- LC62 MEM20_6
        | | | +------------------------- LC54 MEM22_6
        | | | | +----------------------- LC53 MEM23_6
        | | | | | +--------------------- LC51 MEM24_6
        | | | | | | +------------------- LC49 MEM25_6
        | | | | | | | +----------------- LC57 MEM26_6
        | | | | | | | | +--------------- LC59 MEM27_6
        | | | | | | | | | +------------- LC60 MEM28_6
        | | | | | | | | | | +----------- LC56 MEM29_6
        | | | | | | | | | | | +--------- LC55 MEM30_6
        | | | | | | | | | | | | +------- LC52 MEM31_6
        | | | | | | | | | | | | | +----- LC50 ~27094~1
        | | | | | | | | | | | | | | +--- LC64 ~27094~2
        | | | | | | | | | | | | | | | +- LC61 ~27094~4
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'D':
LC58 -> * - - - - - - - - - - - - - - * | - - - * - - | <-- MEM17_6
LC63 -> - * - - - - - - - - - - - - - * | - - - * - - | <-- MEM18_6
LC62 -> - - * - - - - - - - - - - - - * | - - - * - - | <-- MEM20_6
LC54 -> - - - * - - - - - - - - - - * - | - - - * - - | <-- MEM22_6
LC53 -> - - - - * - - - - - - - - * - - | - - - * - - | <-- MEM23_6
LC51 -> - - - - - * - - - - - - - - - * | - - - * - - | <-- MEM24_6
LC49 -> - - - - - - * - - - - - - - * - | - - - * - - | <-- MEM25_6
LC57 -> - - - - - - - * - - - - - - * - | - - - * - - | <-- MEM26_6
LC59 -> - - - - - - - - * - - - - * - - | - - - * - - | <-- MEM27_6
LC60 -> - - - - - - - - - * - - - - * - | - - - * - - | <-- MEM28_6
LC56 -> - - - - - - - - - - * - - * - - | - - - * - - | <-- MEM29_6
LC55 -> - - - - - - - - - - - * - * - - | - - - * - - | <-- MEM30_6
LC52 -> - - - - - - - - - - - - * * - - | - - - * - - | <-- MEM31_6

Pin
13   -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR0
12   -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR1
20   -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR2
9    -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR3
8    -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR4
7    -> * * * * * * * * * * * * * - - - | - * * * * * | <-- CS_D
4    -> * * * * * * * * * * * * * - - - | - * - * * * | <-- DIN6
5    -> * * * * * * * * * * * * * * * * | - * * * * * | <-- RD_D
LC83 -> - - - - - - - - - - - - - - - * | - - - * - * | <-- MEM7_6
LC27 -> - - - - - - - - - - - - - - * - | - * - * - - | <-- MEM15_6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                         Logic cells placed in LAB 'E'
        +------------------------------- LC65 DOUT6
        | +----------------------------- LC70 MEM3_6
        | | +--------------------------- LC69 MEM4_6
        | | | +------------------------- LC68 MEM5_6
        | | | | +----------------------- LC79 MEM6_6
        | | | | | +--------------------- LC75 MEM8_6
        | | | | | | +------------------- LC74 MEM9_6
        | | | | | | | +----------------- LC71 MEM10_6
        | | | | | | | | +--------------- LC72 MEM11_6
        | | | | | | | | | +------------- LC76 MEM12_6
        | | | | | | | | | | +----------- LC80 MEM13_6
        | | | | | | | | | | | +--------- LC78 MEM14_6
        | | | | | | | | | | | | +------- LC67 MEM16_6
        | | | | | | | | | | | | | +----- LC73 MEM19_6
        | | | | | | | | | | | | | | +--- LC66 MEM21_6
        | | | | | | | | | | | | | | | +- LC77 ~27094~3
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'E':
LC65 -> * - - - - - - - - - - - - - - - | - - - - * - | <-- DOUT6
LC70 -> * * - - - - - - - - - - - - - - | - - - - * - | <-- MEM3_6
LC69 -> * - * - - - - - - - - - - - - - | - - - - * - | <-- MEM4_6
LC68 -> * - - * - - - - - - - - - - - - | - - - - * - | <-- MEM5_6
LC79 -> * - - - * - - - - - - - - - - - | - - - - * - | <-- MEM6_6
LC75 -> * - - - - * - - - - - - - - - - | - - - - * - | <-- MEM8_6
LC74 -> * - - - - - * - - - - - - - - - | - - - - * - | <-- MEM9_6
LC71 -> * - - - - - - * - - - - - - - - | - - - - * - | <-- MEM10_6
LC72 -> - - - - - - - - * - - - - - - * | - - - - * - | <-- MEM11_6
LC76 -> * - - - - - - - - * - - - - - - | - - - - * - | <-- MEM12_6
LC80 -> - - - - - - - - - - * - - - - * | - - - - * - | <-- MEM13_6
LC78 -> - - - - - - - - - - - * - - - * | - - - - * - | <-- MEM14_6
LC67 -> * - - - - - - - - - - - * - - - | - - - - * - | <-- MEM16_6
LC73 -> - - - - - - - - - - - - - * - * | - - - - * - | <-- MEM19_6
LC66 -> - - - - - - - - - - - - - - * * | - - - - * - | <-- MEM21_6
LC77 -> * - - - - - - - - - - - - - - - | - - - - * - | <-- ~27094~3

Pin
13   -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR0
12   -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR1
20   -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR2
9    -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR3
8    -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR4
7    -> * * * * * * * * * * * * * * * - | - * * * * * | <-- CS_D
4    -> - * * * * * * * * * * * * * * - | - * - * * * | <-- DIN6
5    -> * * * * * * * * * * * * * * * * | - * * * * * | <-- RD_D
LC89 -> * - - - - - - - - - - - - - - - | - - - - * * | <-- MEM0_6
LC84 -> * - - - - - - - - - - - - - - - | - - - - * * | <-- MEM1_6
LC20 -> * - - - - - - - - - - - - - - - | - * - - * - | <-- MEM2_6
LC50 -> * - - - - - - - - - - - - - - - | - - - - * - | <-- ~27094~1
LC64 -> * - - - - - - - - - - - - - - - | - - - - * - | <-- ~27094~2
LC61 -> * - - - - - - - - - - - - - - - | - - - - * - | <-- ~27094~4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                         Logic cells placed in LAB 'F'
        +------------------------------- LC81 DOUT2
        | +----------------------------- LC89 MEM0_6
        | | +--------------------------- LC92 MEM0_2
        | | | +------------------------- LC84 MEM1_6
        | | | | +----------------------- LC91 MEM1_2
        | | | | | +--------------------- LC90 MEM2_2
        | | | | | | +------------------- LC88 MEM3_2
        | | | | | | | +----------------- LC87 MEM4_2
        | | | | | | | | +--------------- LC86 MEM5_2
        | | | | | | | | | +------------- LC85 MEM6_2
        | | | | | | | | | | +----------- LC83 MEM7_6
        | | | | | | | | | | | +--------- LC82 MEM8_2
        | | | | | | | | | | | | +------- LC95 MEM9_2
        | | | | | | | | | | | | | +----- LC93 MEM10_2
        | | | | | | | | | | | | | | +--- LC94 MEM12_2
        | | | | | | | | | | | | | | | +- LC96 MEM16_2
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'F':
LC81 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- DOUT2
LC89 -> - * - - - - - - - - - - - - - - | - - - - * * | <-- MEM0_6
LC92 -> * - * - - - - - - - - - - - - - | - - - - - * | <-- MEM0_2
LC84 -> - - - * - - - - - - - - - - - - | - - - - * * | <-- MEM1_6
LC91 -> * - - - * - - - - - - - - - - - | - - - - - * | <-- MEM1_2
LC90 -> * - - - - * - - - - - - - - - - | - - - - - * | <-- MEM2_2
LC88 -> * - - - - - * - - - - - - - - - | - - - - - * | <-- MEM3_2
LC87 -> * - - - - - - * - - - - - - - - | - - - - - * | <-- MEM4_2
LC86 -> * - - - - - - - * - - - - - - - | - - - - - * | <-- MEM5_2
LC85 -> * - - - - - - - - * - - - - - - | - - - - - * | <-- MEM6_2
LC83 -> - - - - - - - - - - * - - - - - | - - - * - * | <-- MEM7_6
LC82 -> * - - - - - - - - - - * - - - - | - - - - - * | <-- MEM8_2
LC95 -> * - - - - - - - - - - - * - - - | - - - - - * | <-- MEM9_2
LC93 -> * - - - - - - - - - - - - * - - | - - - - - * | <-- MEM10_2
LC94 -> * - - - - - - - - - - - - - * - | - - - - - * | <-- MEM12_2
LC96 -> * - - - - - - - - - - - - - - * | - - - - - * | <-- MEM16_2

Pin
13   -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR0
12   -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR1
20   -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR2
9    -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR3
8    -> * * * * * * * * * * * * * * * * | - * * * * * | <-- ADDR4
7    -> * * * * * * * * * * * * * * * * | - * * * * * | <-- CS_D
23   -> - - * - * * * * * * - * * * * * | - * * - - * | <-- DIN2
4    -> - * - * - - - - - - * - - - - - | - * - * * * | <-- DIN6
5    -> * * * * * * * * * * * * * * * * | - * * * * * | <-- RD_D
LC46 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- ~27118~1
LC26 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- ~27118~2
LC45 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- ~27118~3
LC43 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- ~27118~4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram1

** EQUATIONS **

ADDR0    : INPUT;
ADDR1    : INPUT;
ADDR2    : INPUT;
ADDR3    : INPUT;
ADDR4    : INPUT;
CS_D     : INPUT;
DIN0     : INPUT;
DIN2     : INPUT;
DIN6     : INPUT;
RD_D     : INPUT;

-- Node name is 'DOUT2' = ':29' 
-- Equation name is 'DOUT2', type is output 
 DOUT2   = DFFE( _EQ001 $  VCC, !CS_D,  VCC,  VCC,  VCC);
  _EQ001 = !_LC026 & !_LC043 & !_LC045 & !_LC046 &  _X001 &  _X002 &  _X003 & 
              _X004 &  _X005 &  _X006 &  _X007 &  _X008 &  _X009 &  _X010 & 
              _X011 &  _X012 &  _X013;
  _X001  = EXP( DOUT2 & !RD_D);
  _X002  = EXP( ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM5_2 &  RD_D);
  _X003  = EXP(!ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM12_2 &  RD_D);
  _X004  = EXP(!ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM0_2 &  RD_D);
  _X005  = EXP( ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM1_2 &  RD_D);
  _X006  = EXP(!ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM2_2 &  RD_D);
  _X007  = EXP(!ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM4_2 &  RD_D);
  _X008  = EXP(!ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM8_2 &  RD_D);
  _X009  = EXP(!ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM16_2 &  RD_D);
  _X010  = EXP( ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM3_2 &  RD_D);
  _X011  = EXP(!ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM10_2 &  RD_D);
  _X012  = EXP(!ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM6_2 &  RD_D);
  _X013  = EXP( ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM9_2 &  RD_D);

-- Node name is 'DOUT6' = ':21' 
-- Equation name is 'DOUT6', type is output 
 DOUT6   = DFFE( _EQ002 $  VCC, !CS_D,  VCC,  VCC,  VCC);
  _EQ002 = !_LC050 & !_LC061 & !_LC064 & !_LC077 &  _X014 &  _X015 &  _X016 & 
              _X017 &  _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 & 
              _X024 &  _X025 &  _X026;
  _X014  = EXP( DOUT6 & !RD_D);
  _X015  = EXP( ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM5_6 &  RD_D);
  _X016  = EXP(!ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM12_6 &  RD_D);
  _X017  = EXP(!ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM0_6 &  RD_D);
  _X018  = EXP( ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM1_6 &  RD_D);
  _X019  = EXP(!ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM2_6 &  RD_D);
  _X020  = EXP(!ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM4_6 &  RD_D);
  _X021  = EXP(!ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM8_6 &  RD_D);
  _X022  = EXP(!ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM16_6 &  RD_D);
  _X023  = EXP( ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM3_6 &  RD_D);
  _X024  = EXP(!ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM10_6 &  RD_D);
  _X025  = EXP(!ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM6_6 &  RD_D);
  _X026  = EXP( ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM9_6 &  RD_D);

-- Node name is ':40' = 'MEM0_2' 
-- Equation name is 'MEM0_2', location is LC092, type is buried.
MEM0_2   = TFFE( _EQ003, !CS_D,  VCC,  VCC,  VCC);
  _EQ003 = !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN2 & !MEM0_2 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN2 &  MEM0_2 & 
             !RD_D;

-- Node name is ':36' = 'MEM0_6' 
-- Equation name is 'MEM0_6', location is LC089, type is buried.
MEM0_6   = TFFE( _EQ004, !CS_D,  VCC,  VCC,  VCC);
  _EQ004 = !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN6 & !MEM0_6 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN6 &  MEM0_6 & 
             !RD_D;

-- Node name is ':48' = 'MEM1_2' 
-- Equation name is 'MEM1_2', location is LC091, type is buried.
MEM1_2   = TFFE( _EQ005, !CS_D,  VCC,  VCC,  VCC);
  _EQ005 =  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN2 & !MEM1_2 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN2 &  MEM1_2 & 
             !RD_D;

-- Node name is ':44' = 'MEM1_6' 
-- Equation name is 'MEM1_6', location is LC084, type is buried.
MEM1_6   = TFFE( _EQ006, !CS_D,  VCC,  VCC,  VCC);
  _EQ006 =  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN6 & !MEM1_6 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN6 &  MEM1_6 & 
             !RD_D;

-- Node name is ':56' = 'MEM2_2' 
-- Equation name is 'MEM2_2', location is LC090, type is buried.
MEM2_2   = TFFE( _EQ007, !CS_D,  VCC,  VCC,  VCC);
  _EQ007 = !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN2 & !MEM2_2 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN2 &  MEM2_2 & 
             !RD_D;

-- Node name is ':52' = 'MEM2_6' 
-- Equation name is 'MEM2_6', location is LC020, type is buried.
MEM2_6   = TFFE( _EQ008, !CS_D,  VCC,  VCC,  VCC);
  _EQ008 = !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN6 & !MEM2_6 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN6 &  MEM2_6 & 
             !RD_D;

-- Node name is ':64' = 'MEM3_2' 
-- Equation name is 'MEM3_2', location is LC088, type is buried.
MEM3_2   = TFFE( _EQ009, !CS_D,  VCC,  VCC,  VCC);
  _EQ009 =  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN2 & !MEM3_2 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN2 &  MEM3_2 & 
             !RD_D;

-- Node name is ':60' = 'MEM3_6' 
-- Equation name is 'MEM3_6', location is LC070, type is buried.
MEM3_6   = TFFE( _EQ010, !CS_D,  VCC,  VCC,  VCC);
  _EQ010 =  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN6 & !MEM3_6 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN6 &  MEM3_6 & 
             !RD_D;

-- Node name is ':72' = 'MEM4_2' 
-- Equation name is 'MEM4_2', location is LC087, type is buried.
MEM4_2   = TFFE( _EQ011, !CS_D,  VCC,  VCC,  VCC);
  _EQ011 = !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN2 & !MEM4_2 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN2 &  MEM4_2 & 
             !RD_D;

-- Node name is ':68' = 'MEM4_6' 
-- Equation name is 'MEM4_6', location is LC069, type is buried.
MEM4_6   = TFFE( _EQ012, !CS_D,  VCC,  VCC,  VCC);
  _EQ012 = !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN6 & !MEM4_6 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN6 &  MEM4_6 & 
             !RD_D;

-- Node name is ':80' = 'MEM5_2' 
-- Equation name is 'MEM5_2', location is LC086, type is buried.
MEM5_2   = TFFE( _EQ013, !CS_D,  VCC,  VCC,  VCC);
  _EQ013 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN2 & !MEM5_2 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN2 &  MEM5_2 & 
             !RD_D;

-- Node name is ':76' = 'MEM5_6' 
-- Equation name is 'MEM5_6', location is LC068, type is buried.
MEM5_6   = TFFE( _EQ014, !CS_D,  VCC,  VCC,  VCC);
  _EQ014 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN6 & !MEM5_6 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN6 &  MEM5_6 & 
             !RD_D;

-- Node name is ':88' = 'MEM6_2' 
-- Equation name is 'MEM6_2', location is LC085, type is buried.
MEM6_2   = TFFE( _EQ015, !CS_D,  VCC,  VCC,  VCC);
  _EQ015 = !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN2 & !MEM6_2 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN2 &  MEM6_2 & 
             !RD_D;

-- Node name is ':84' = 'MEM6_6' 
-- Equation name is 'MEM6_6', location is LC079, type is buried.
MEM6_6   = TFFE( _EQ016, !CS_D,  VCC,  VCC,  VCC);
  _EQ016 = !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN6 & !MEM6_6 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN6 &  MEM6_6 & 
             !RD_D;

-- Node name is ':96' = 'MEM7_2' 
-- Equation name is 'MEM7_2', location is LC019, type is buried.
MEM7_2   = TFFE( _EQ017, !CS_D,  VCC,  VCC,  VCC);
  _EQ017 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN2 & !MEM7_2 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN2 &  MEM7_2 & 
             !RD_D;

-- Node name is ':92' = 'MEM7_6' 
-- Equation name is 'MEM7_6', location is LC083, type is buried.
MEM7_6   = TFFE( _EQ018, !CS_D,  VCC,  VCC,  VCC);
  _EQ018 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN6 & !MEM7_6 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN6 &  MEM7_6 & 
             !RD_D;

-- Node name is ':104' = 'MEM8_2' 
-- Equation name is 'MEM8_2', location is LC082, type is buried.
MEM8_2   = TFFE( _EQ019, !CS_D,  VCC,  VCC,  VCC);
  _EQ019 = !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN2 & !MEM8_2 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN2 &  MEM8_2 & 
             !RD_D;

-- Node name is ':100' = 'MEM8_6' 
-- Equation name is 'MEM8_6', location is LC075, type is buried.
MEM8_6   = TFFE( _EQ020, !CS_D,  VCC,  VCC,  VCC);
  _EQ020 = !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN6 & !MEM8_6 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN6 &  MEM8_6 & 
             !RD_D;

-- Node name is ':112' = 'MEM9_2' 
-- Equation name is 'MEM9_2', location is LC095, type is buried.
MEM9_2   = TFFE( _EQ021, !CS_D,  VCC,  VCC,  VCC);
  _EQ021 =  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN2 & !MEM9_2 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN2 &  MEM9_2 & 
             !RD_D;

-- Node name is ':108' = 'MEM9_6' 
-- Equation name is 'MEM9_6', location is LC074, type is buried.
MEM9_6   = TFFE( _EQ022, !CS_D,  VCC,  VCC,  VCC);
  _EQ022 =  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN6 & !MEM9_6 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN6 &  MEM9_6 & 
             !RD_D;

-- Node name is ':120' = 'MEM10_2' 
-- Equation name is 'MEM10_2', location is LC093, type is buried.
MEM10_2  = TFFE( _EQ023, !CS_D,  VCC,  VCC,  VCC);
  _EQ023 = !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN2 & !MEM10_2 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN2 &  MEM10_2 & 
             !RD_D;

-- Node name is ':116' = 'MEM10_6' 
-- Equation name is 'MEM10_6', location is LC071, type is buried.
MEM10_6  = TFFE( _EQ024, !CS_D,  VCC,  VCC,  VCC);
  _EQ024 = !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN6 & !MEM10_6 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN6 &  MEM10_6 & 
             !RD_D;

-- Node name is ':128' = 'MEM11_2' 
-- Equation name is 'MEM11_2', location is LC029, type is buried.
MEM11_2  = TFFE( _EQ025, !CS_D,  VCC,  VCC,  VCC);
  _EQ025 =  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN2 & !MEM11_2 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN2 &  MEM11_2 & 
             !RD_D;

-- Node name is ':124' = 'MEM11_6' 
-- Equation name is 'MEM11_6', location is LC072, type is buried.
MEM11_6  = TFFE( _EQ026, !CS_D,  VCC,  VCC,  VCC);
  _EQ026 =  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN6 & !MEM11_6 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN6 &  MEM11_6 & 
             !RD_D;

-- Node name is ':136' = 'MEM12_2' 
-- Equation name is 'MEM12_2', location is LC094, type is buried.
MEM12_2  = TFFE( _EQ027, !CS_D,  VCC,  VCC,  VCC);
  _EQ027 = !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN2 & !MEM12_2 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN2 &  MEM12_2 & 
             !RD_D;

-- Node name is ':132' = 'MEM12_6' 
-- Equation name is 'MEM12_6', location is LC076, type is buried.
MEM12_6  = TFFE( _EQ028, !CS_D,  VCC,  VCC,  VCC);
  _EQ028 = !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN6 & !MEM12_6 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN6 &  MEM12_6 & 
             !RD_D;

-- Node name is ':144' = 'MEM13_2' 
-- Equation name is 'MEM13_2', location is LC048, type is buried.
MEM13_2  = TFFE( _EQ029, !CS_D,  VCC,  VCC,  VCC);
  _EQ029 =  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN2 & !MEM13_2 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN2 &  MEM13_2 & 
             !RD_D;

-- Node name is ':140' = 'MEM13_6' 
-- Equation name is 'MEM13_6', location is LC080, type is buried.
MEM13_6  = TFFE( _EQ030, !CS_D,  VCC,  VCC,  VCC);
  _EQ030 =  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN6 & !MEM13_6 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN6 &  MEM13_6 & 
             !RD_D;

-- Node name is ':152' = 'MEM14_2' 
-- Equation name is 'MEM14_2', location is LC038, type is buried.
MEM14_2  = TFFE( _EQ031, !CS_D,  VCC,  VCC,  VCC);
  _EQ031 = !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN2 & !MEM14_2 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN2 &  MEM14_2 & 
             !RD_D;

-- Node name is ':148' = 'MEM14_6' 
-- Equation name is 'MEM14_6', location is LC078, type is buried.
MEM14_6  = TFFE( _EQ032, !CS_D,  VCC,  VCC,  VCC);
  _EQ032 = !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN6 & !MEM14_6 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN6 &  MEM14_6 & 
             !RD_D;

-- Node name is ':162' = 'MEM15_0' 
-- Equation name is 'MEM15_0', location is LC022, type is buried.
MEM15_0  = TFFE( _EQ033, !CS_D,  VCC,  VCC,  VCC);
  _EQ033 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN0 & !MEM15_0 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN0 &  MEM15_0 & 
             !RD_D;

-- Node name is ':160' = 'MEM15_2' 
-- Equation name is 'MEM15_2', location is LC023, type is buried.
MEM15_2  = TFFE( _EQ034, !CS_D,  VCC,  VCC,  VCC);
  _EQ034 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN2 & !MEM15_2 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN2 &  MEM15_2 & 
             !RD_D;

-- Node name is ':156' = 'MEM15_6' 
-- Equation name is 'MEM15_6', location is LC027, type is buried.
MEM15_6  = TFFE( _EQ035, !CS_D,  VCC,  VCC,  VCC);
  _EQ035 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN6 & !MEM15_6 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN6 &  MEM15_6 & 
             !RD_D;

-- Node name is ':168' = 'MEM16_2' 
-- Equation name is 'MEM16_2', location is LC096, type is buried.
MEM16_2  = TFFE( _EQ036, !CS_D,  VCC,  VCC,  VCC);
  _EQ036 = !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN2 & !MEM16_2 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN2 &  MEM16_2 & 
             !RD_D;

-- Node name is ':164' = 'MEM16_6' 
-- Equation name is 'MEM16_6', location is LC067, type is buried.
MEM16_6  = TFFE( _EQ037, !CS_D,  VCC,  VCC,  VCC);
  _EQ037 = !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN6 & !MEM16_6 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN6 &  MEM16_6 & 
             !RD_D;

-- Node name is ':176' = 'MEM17_2' 
-- Equation name is 'MEM17_2', location is LC047, type is buried.
MEM17_2  = TFFE( _EQ038, !CS_D,  VCC,  VCC,  VCC);
  _EQ038 =  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN2 & !MEM17_2 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN2 &  MEM17_2 & 
             !RD_D;

-- Node name is ':172' = 'MEM17_6' 
-- Equation name is 'MEM17_6', location is LC058, type is buried.
MEM17_6  = TFFE( _EQ039, !CS_D,  VCC,  VCC,  VCC);
  _EQ039 =  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN6 & !MEM17_6 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN6 &  MEM17_6 & 
             !RD_D;

-- Node name is ':184' = 'MEM18_2' 
-- Equation name is 'MEM18_2', location is LC044, type is buried.
MEM18_2  = TFFE( _EQ040, !CS_D,  VCC,  VCC,  VCC);
  _EQ040 = !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN2 & !MEM18_2 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN2 &  MEM18_2 & 
             !RD_D;

-- Node name is ':180' = 'MEM18_6' 
-- Equation name is 'MEM18_6', location is LC063, type is buried.
MEM18_6  = TFFE( _EQ041, !CS_D,  VCC,  VCC,  VCC);
  _EQ041 = !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN6 & !MEM18_6 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN6 &  MEM18_6 & 
             !RD_D;

-- Node name is ':192' = 'MEM19_2' 
-- Equation name is 'MEM19_2', location is LC041, type is buried.
MEM19_2  = TFFE( _EQ042, !CS_D,  VCC,  VCC,  VCC);
  _EQ042 =  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN2 & !MEM19_2 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN2 &  MEM19_2 & 
             !RD_D;

-- Node name is ':188' = 'MEM19_6' 
-- Equation name is 'MEM19_6', location is LC073, type is buried.
MEM19_6  = TFFE( _EQ043, !CS_D,  VCC,  VCC,  VCC);
  _EQ043 =  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN6 & !MEM19_6 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN6 &  MEM19_6 & 
             !RD_D;

-- Node name is ':200' = 'MEM20_2' 
-- Equation name is 'MEM20_2', location is LC040, type is buried.
MEM20_2  = TFFE( _EQ044, !CS_D,  VCC,  VCC,  VCC);
  _EQ044 = !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN2 & !MEM20_2 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN2 &  MEM20_2 & 
             !RD_D;

-- Node name is ':196' = 'MEM20_6' 
-- Equation name is 'MEM20_6', location is LC062, type is buried.
MEM20_6  = TFFE( _EQ045, !CS_D,  VCC,  VCC,  VCC);
  _EQ045 = !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN6 & !MEM20_6 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN6 &  MEM20_6 & 
             !RD_D;

-- Node name is ':208' = 'MEM21_2' 
-- Equation name is 'MEM21_2', location is LC039, type is buried.
MEM21_2  = TFFE( _EQ046, !CS_D,  VCC,  VCC,  VCC);
  _EQ046 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN2 & !MEM21_2 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN2 &  MEM21_2 & 
             !RD_D;

-- Node name is ':204' = 'MEM21_6' 
-- Equation name is 'MEM21_6', location is LC066, type is buried.
MEM21_6  = TFFE( _EQ047, !CS_D,  VCC,  VCC,  VCC);
  _EQ047 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN6 & !MEM21_6 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN6 &  MEM21_6 & 
             !RD_D;

-- Node name is ':218' = 'MEM22_0' 
-- Equation name is 'MEM22_0', location is LC024, type is buried.
MEM22_0  = TFFE( _EQ048, !CS_D,  VCC,  VCC,  VCC);
  _EQ048 = !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN0 & !MEM22_0 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN0 &  MEM22_0 & 
             !RD_D;

-- Node name is ':216' = 'MEM22_2' 
-- Equation name is 'MEM22_2', location is LC025, type is buried.
MEM22_2  = TFFE( _EQ049, !CS_D,  VCC,  VCC,  VCC);
  _EQ049 = !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN2 & !MEM22_2 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN2 &  MEM22_2 & 
             !RD_D;

-- Node name is ':212' = 'MEM22_6' 
-- Equation name is 'MEM22_6', location is LC054, type is buried.
MEM22_6  = TFFE( _EQ050, !CS_D,  VCC,  VCC,  VCC);
  _EQ050 = !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN6 & !MEM22_6 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN6 &  MEM22_6 & 
             !RD_D;

-- Node name is ':224' = 'MEM23_2' 
-- Equation name is 'MEM23_2', location is LC035, type is buried.
MEM23_2  = TFFE( _EQ051, !CS_D,  VCC,  VCC,  VCC);
  _EQ051 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN2 & !MEM23_2 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN2 &  MEM23_2 & 
             !RD_D;

-- Node name is ':220' = 'MEM23_6' 
-- Equation name is 'MEM23_6', location is LC053, type is buried.
MEM23_6  = TFFE( _EQ052, !CS_D,  VCC,  VCC,  VCC);
  _EQ052 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN6 & !MEM23_6 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN6 &  MEM23_6 & 
             !RD_D;

-- Node name is ':232' = 'MEM24_2' 
-- Equation name is 'MEM24_2', location is LC034, type is buried.
MEM24_2  = TFFE( _EQ053, !CS_D,  VCC,  VCC,  VCC);
  _EQ053 = !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN2 & !MEM24_2 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN2 &  MEM24_2 & 
             !RD_D;

-- Node name is ':228' = 'MEM24_6' 
-- Equation name is 'MEM24_6', location is LC051, type is buried.
MEM24_6  = TFFE( _EQ054, !CS_D,  VCC,  VCC,  VCC);
  _EQ054 = !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN6 & !MEM24_6 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN6 &  MEM24_6 & 
             !RD_D;

-- Node name is ':242' = 'MEM25_0' 
-- Equation name is 'MEM25_0', location is LC017, type is buried.
MEM25_0  = TFFE( _EQ055, !CS_D,  VCC,  VCC,  VCC);
  _EQ055 =  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN0 & !MEM25_0 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN0 &  MEM25_0 & 
             !RD_D;

-- Node name is ':240' = 'MEM25_2' 
-- Equation name is 'MEM25_2', location is LC018, type is buried.
MEM25_2  = TFFE( _EQ056, !CS_D,  VCC,  VCC,  VCC);
  _EQ056 =  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN2 & !MEM25_2 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN2 &  MEM25_2 & 
             !RD_D;

-- Node name is ':236' = 'MEM25_6' 
-- Equation name is 'MEM25_6', location is LC049, type is buried.
MEM25_6  = TFFE( _EQ057, !CS_D,  VCC,  VCC,  VCC);
  _EQ057 =  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN6 & !MEM25_6 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN6 &  MEM25_6 & 
             !RD_D;

-- Node name is ':250' = 'MEM26_0' 
-- Equation name is 'MEM26_0', location is LC021, type is buried.
MEM26_0  = TFFE( _EQ058, !CS_D,  VCC,  VCC,  VCC);
  _EQ058 = !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN0 & !MEM26_0 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN0 &  MEM26_0 & 
             !RD_D;

-- Node name is ':248' = 'MEM26_2' 
-- Equation name is 'MEM26_2', location is LC030, type is buried.
MEM26_2  = TFFE( _EQ059, !CS_D,  VCC,  VCC,  VCC);
  _EQ059 = !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN2 & !MEM26_2 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN2 &  MEM26_2 & 
             !RD_D;

-- Node name is ':244' = 'MEM26_6' 
-- Equation name is 'MEM26_6', location is LC057, type is buried.
MEM26_6  = TFFE( _EQ060, !CS_D,  VCC,  VCC,  VCC);
  _EQ060 = !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN6 & !MEM26_6 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN6 &  MEM26_6 & 
             !RD_D;

-- Node name is ':256' = 'MEM27_2' 
-- Equation name is 'MEM27_2', location is LC042, type is buried.
MEM27_2  = TFFE( _EQ061, !CS_D,  VCC,  VCC,  VCC);
  _EQ061 =  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN2 & !MEM27_2 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN2 &  MEM27_2 & 
             !RD_D;

-- Node name is ':252' = 'MEM27_6' 
-- Equation name is 'MEM27_6', location is LC059, type is buried.
MEM27_6  = TFFE( _EQ062, !CS_D,  VCC,  VCC,  VCC);
  _EQ062 =  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN6 & !MEM27_6 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN6 &  MEM27_6 & 
             !RD_D;

-- Node name is ':266' = 'MEM28_0' 
-- Equation name is 'MEM28_0', location is LC028, type is buried.
MEM28_0  = TFFE( _EQ063, !CS_D,  VCC,  VCC,  VCC);
  _EQ063 = !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN0 & !MEM28_0 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN0 &  MEM28_0 & 
             !RD_D;

-- Node name is ':264' = 'MEM28_2' 
-- Equation name is 'MEM28_2', location is LC031, type is buried.
MEM28_2  = TFFE( _EQ064, !CS_D,  VCC,  VCC,  VCC);
  _EQ064 = !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN2 & !MEM28_2 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN2 &  MEM28_2 & 
             !RD_D;

-- Node name is ':260' = 'MEM28_6' 
-- Equation name is 'MEM28_6', location is LC060, type is buried.
MEM28_6  = TFFE( _EQ065, !CS_D,  VCC,  VCC,  VCC);
  _EQ065 = !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN6 & !MEM28_6 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN6 &  MEM28_6 & 
             !RD_D;

-- Node name is ':272' = 'MEM29_2' 
-- Equation name is 'MEM29_2', location is LC037, type is buried.
MEM29_2  = TFFE( _EQ066, !CS_D,  VCC,  VCC,  VCC);
  _EQ066 =  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN2 & !MEM29_2 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN2 &  MEM29_2 & 
             !RD_D;

-- Node name is ':268' = 'MEM29_6' 
-- Equation name is 'MEM29_6', location is LC056, type is buried.
MEM29_6  = TFFE( _EQ067, !CS_D,  VCC,  VCC,  VCC);
  _EQ067 =  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN6 & !MEM29_6 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN6 &  MEM29_6 & 
             !RD_D;

-- Node name is ':280' = 'MEM30_2' 
-- Equation name is 'MEM30_2', location is LC036, type is buried.
MEM30_2  = TFFE( _EQ068, !CS_D,  VCC,  VCC,  VCC);
  _EQ068 = !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN2 & !MEM30_2 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN2 &  MEM30_2 & 
             !RD_D;

-- Node name is ':276' = 'MEM30_6' 
-- Equation name is 'MEM30_6', location is LC055, type is buried.
MEM30_6  = TFFE( _EQ069, !CS_D,  VCC,  VCC,  VCC);
  _EQ069 = !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN6 & !MEM30_6 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN6 &  MEM30_6 & 
             !RD_D;

-- Node name is ':288' = 'MEM31_2' 
-- Equation name is 'MEM31_2', location is LC033, type is buried.
MEM31_2  = TFFE( _EQ070, !CS_D,  VCC,  VCC,  VCC);
  _EQ070 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN2 & !MEM31_2 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN2 &  MEM31_2 & 
             !RD_D;

-- Node name is ':284' = 'MEM31_6' 
-- Equation name is 'MEM31_6', location is LC052, type is buried.
MEM31_6  = TFFE( _EQ071, !CS_D,  VCC,  VCC,  VCC);
  _EQ071 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN6 & !MEM31_6 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN6 &  MEM31_6 & 
             !RD_D;

-- Node name is '~27094~1' 
-- Equation name is '~27094~1', location is LC050, type is buried.
-- synthesized logic cell 
_LC050   = LCELL( _EQ072 $  GND);
  _EQ072 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM31_6 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM30_6 &  RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM29_6 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM27_6 &  RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM23_6 &  RD_D;

-- Node name is '~27094~2' 
-- Equation name is '~27094~2', location is LC064, type is buried.
-- synthesized logic cell 
_LC064   = LCELL( _EQ073 $  GND);
  _EQ073 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM15_6 &  RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM28_6 &  RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM26_6 &  RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM25_6 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM22_6 &  RD_D;

-- Node name is '~27094~3' 
-- Equation name is '~27094~3', location is LC077, type is buried.
-- synthesized logic cell 
_LC077   = LCELL( _EQ074 $  GND);
  _EQ074 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM21_6 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM19_6 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM14_6 &  RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM13_6 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM11_6 &  RD_D;

-- Node name is '~27094~4' 
-- Equation name is '~27094~4', location is LC061, type is buried.
-- synthesized logic cell 
_LC061   = LCELL( _EQ075 $  GND);
  _EQ075 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM7_6 &  RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM24_6 &  RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM20_6 &  RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM18_6 &  RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM17_6 &  RD_D;

-- Node name is '~27118~1' 
-- Equation name is '~27118~1', location is LC046, type is buried.
-- synthesized logic cell 
_LC046   = LCELL( _EQ076 $  GND);
  _EQ076 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM31_2 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM30_2 &  RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM29_2 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM27_2 &  RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM23_2 &  RD_D;

-- Node name is '~27118~2' 
-- Equation name is '~27118~2', location is LC026, type is buried.
-- synthesized logic cell 
_LC026   = LCELL( _EQ077 $  GND);
  _EQ077 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM15_2 &  RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM28_2 &  RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM26_2 &  RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM25_2 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM22_2 &  RD_D;

-- Node name is '~27118~3' 
-- Equation name is '~27118~3', location is LC045, type is buried.
-- synthesized logic cell 
_LC045   = LCELL( _EQ078 $  GND);
  _EQ078 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM21_2 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM19_2 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM14_2 &  RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM13_2 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM11_2 &  RD_D;

-- Node name is '~27118~4' 
-- Equation name is '~27118~4', location is LC043, type is buried.
-- synthesized logic cell 
_LC043   = LCELL( _EQ079 $  GND);
  _EQ079 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM7_2 &  RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM24_2 &  RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM20_2 &  RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM18_2 &  RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM17_2 &  RD_D;

-- Node name is '~27130~2' 
-- Equation name is '~27130~2', location is LC032, type is output.
 ~27130~2 = LCELL( _EQ080 $  GND);
  _EQ080 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM15_0 &  RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM28_0 &  RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM26_0 &  RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM25_0 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM22_0 &  RD_D;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram2

***** Logic for device 'ram2' compiled without errors.




Device: EPM7096LC68-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF



Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram2

** ERROR SUMMARY **

Info: Chip 'ram2' in device 'EPM7096LC68-7' has less than 10% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                  R  R     R  R  
                                                  E  E     E  E  
                                V                 S  S     S  S  
              A  A  A           C                 E  E  V  E  E  
              D  D  D     R  D  C                 R  R  C  R  R  
              D  D  D  G  D  I  I  G  G  G  G  G  V  V  C  V  V  
              R  R  R  N  _  N  N  N  N  N  N  N  E  E  I  E  E  
              3  2  1  D  D  7  T  D  D  D  D  D  D  D  O  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
   ADDR4 | 10                                                  60 | RESERVED 
   VCCIO | 11                                                  59 | RESERVED 
    CS_D | 12                                                  58 | GND 
   ADDR0 | 13                                                  57 | RESERVED 
RESERVED | 14                                                  56 | DOUT4 
RESERVED | 15                                                  55 | RESERVED 
     GND | 16                                                  54 | RESERVED 
RESERVED | 17                                                  53 | VCCIO 
~27100~2 | 18                  EPM7096LC68-7                   52 | RESERVED 
~27100~1 | 19                                                  51 | RESERVED 
~27100~3 | 20                                                  50 | RESERVED 
   VCCIO | 21                                                  49 | RESERVED 
    DIN5 | 22                                                  48 | GND 
    DIN4 | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | DOUT5 
RESERVED | 25                                                  45 | RESERVED 
     GND | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  V  R  R  G  V  D  R  G  R  R  R  R  V  
              E  E  E  E  C  E  E  N  C  O  E  N  E  E  E  E  C  
              S  S  S  S  C  S  S  D  C  U  S  D  S  S  S  S  C  
              E  E  E  E  I  E  E     I  T  E     E  E  E  E  I  
              R  R  R  R  O  R  R     N  7  R     R  R  R  R  O  
              V  V  V  V     V  V     T     V     V  V  V  V     
              E  E  E  E     E  E           E     E  E  E  E     
              D  D  D  D     D  D           D     D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram2

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    16/16(100%)   8/ 8(100%)   2/16( 12%)  24/36( 66%) 
B:    LC17 - LC32    16/16(100%)   5/ 8( 62%)   3/16( 18%)  23/36( 63%) 
C:    LC33 - LC48    16/16(100%)   0/ 8(  0%)   3/16( 18%)  23/36( 63%) 
D:    LC49 - LC64    16/16(100%)   1/ 8( 12%)  14/16( 87%)  30/36( 83%) 
E:    LC65 - LC80    13/16( 81%)   1/ 8( 12%)  13/16( 81%)  25/36( 69%) 
F:    LC81 - LC96    16/16(100%)   1/ 8( 12%)  13/16( 81%)  29/36( 80%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            16/48     ( 33%)
Total logic cells used:                         93/96     ( 96%)
Total shareable expanders used:                 39/96     ( 40%)
Total Turbo logic cells used:                   93/96     ( 96%)
Total shareable expanders not available (n/a):   9/96     (  9%)
Average fan-in:                                  9.67
Total fan-in:                                   900

Total input pins required:                      13
Total output pins required:                      3
Total bidirectional pins required:               0
Total logic cells required:                     93
Total flipflops required:                       84
Total product terms required:                  333
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          39

Synthesized logic cells:                         9/  96   (  9%)



Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram2

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  13    (1)  (A)      INPUT               0      0   0    0    0    3   90  ADDR0
   7   (12)  (A)      INPUT               0      0   0    0    0    3   90  ADDR1
   8    (9)  (A)      INPUT               0      0   0    0    0    3   90  ADDR2
   9    (8)  (A)      INPUT               0      0   0    0    0    3   90  ADDR3
  10    (6)  (A)      INPUT               0      0   0    0    0    3   90  ADDR4
  12    (4)  (A)      INPUT               0      0   0    0    0    3   81  CS_D
  23   (17)  (B)      INPUT               0      0   0    0    0    0   32  DIN4
  22   (19)  (B)      INPUT               0      0   0    0    0    0   17  DIN5
   4   (16)  (A)      INPUT               0      0   0    0    0    0   32  DIN7
   5   (14)  (A)      INPUT               0      0   0    0    0    3   90  RD_D
  19   (24)  (B)      INPUT    s          0      0   0    0    0    1    0  ~27100~1
  18   (25)  (B)      INPUT    s          0      0   0    0    0    1    0  ~27100~2
  20   (21)  (B)      INPUT    s          0      0   0    0    0    1    0  ~27100~3


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram2

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  56     81    F         FF      t       13      0   0    7   17    1    0  DOUT4
  46     65    E         FF      t       13      0   0   10   14    1    0  DOUT5
  36     49    D         FF      t       13      0   0    7   17    1    0  DOUT7


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram2

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (62)    92    F       TFFE      t        0      0   0    8    1    1    1  MEM0_7 (:35)
   -     70    E       TFFE      t        0      0   0    8    1    1    1  MEM0_5 (:37)
 (57)    84    F       TFFE      t        0      0   0    8    1    1    1  MEM0_4 (:38)
 (61)    89    F       TFFE      t        0      0   0    8    1    1    1  MEM1_7 (:43)
   -     68    E       TFFE      t        0      0   0    8    1    1    1  MEM1_5 (:45)
   -     83    F       TFFE      t        0      0   0    8    1    1    1  MEM1_4 (:46)
   -      5    A       TFFE      t        0      0   0    8    1    1    1  MEM2_7 (:51)
 (47)    67    E       TFFE      t        0      0   0    8    1    1    1  MEM2_5 (:53)
   -     95    F       TFFE      t        0      0   0    8    1    1    1  MEM2_4 (:54)
 (42)    59    D       TFFE      t        0      0   0    8    1    1    1  MEM3_7 (:59)
   -     74    E       TFFE      t        0      0   0    8    1    1    1  MEM3_5 (:61)
   -     93    F       TFFE      t        0      0   0    8    1    1    1  MEM3_4 (:62)
 (41)    57    D       TFFE      t        0      0   0    8    1    1    1  MEM4_7 (:67)
 (51)    73    E       TFFE      t        0      0   0    8    1    1    1  MEM4_5 (:69)
   -     90    F       TFFE      t        0      0   0    8    1    1    1  MEM4_4 (:70)
 (39)    53    D       TFFE      t        0      0   0    8    1    1    1  MEM5_7 (:75)
 (49)    69    E       TFFE      t        0      0   0    8    1    1    1  MEM5_5 (:77)
   -     82    F       TFFE      t        0      0   0    8    1    1    1  MEM5_4 (:78)
   -     52    D       TFFE      t        0      0   0    8    1    1    1  MEM6_7 (:83)
   -     66    E       TFFE      t        0      0   0    8    1    1    1  MEM6_5 (:85)
 (60)    88    F       TFFE      t        0      0   0    8    1    1    1  MEM6_4 (:86)
   -     91    F       TFFE      t        0      0   0    8    1    0    2  MEM7_7 (:91)
   -     13    A       TFFE      t        0      0   0    8    1    0    2  MEM7_5 (:93)
 (10)     6    A       TFFE      t        0      0   0    8    1    0    2  MEM7_4 (:94)
   -     60    D       TFFE      t        0      0   0    8    1    1    1  MEM8_7 (:99)
   -     71    E       TFFE      t        0      0   0    8    1    1    1  MEM8_5 (:101)
   -     87    F       TFFE      t        0      0   0    8    1    1    1  MEM8_4 (:102)
 (40)    56    D       TFFE      t        0      0   0    8    1    1    1  MEM9_7 (:107)
 (50)    72    E       TFFE      t        0      0   0    8    1    1    1  MEM9_5 (:109)
 (64)    94    F       TFFE      t        0      0   0    8    1    1    1  MEM9_4 (:110)
   -     62    D       TFFE      t        0      0   0    8    1    1    1  MEM10_7 (:115)
   -     76    E       TFFE      t        0      0   0    8    1    1    1  MEM10_5 (:117)
 (65)    96    F       TFFE      t        0      0   0    8    1    1    1  MEM10_4 (:118)
   -     58    D       TFFE      t        0      0   0    8    1    0    2  MEM11_7 (:123)
   -      2    A       TFFE      t        0      0   0    8    1    0    2  MEM11_4 (:126)
   -     55    D       TFFE      t        0      0   0    8    1    1    1  MEM12_7 (:131)
 (54)    77    E       TFFE      t        0      0   0    8    1    1    1  MEM12_5 (:133)
 (59)    86    F       TFFE      t        0      0   0    8    1    1    1  MEM12_4 (:134)
 (45)    64    D       TFFE      t        0      0   0    8    1    0    2  MEM13_7 (:139)
   -     30    B       TFFE      t        0      0   0    8    1    0    2  MEM13_4 (:142)
   -     63    D       TFFE      t        0      0   0    8    1    0    2  MEM14_7 (:147)
 (19)    24    B       TFFE      t        0      0   0    8    1    0    2  MEM14_4 (:150)
   -      3    A       TFFE      t        0      0   0    8    1    0    2  MEM15_7 (:155)
  (5)    14    A       TFFE      t        0      0   0    8    1    0    2  MEM15_4 (:158)
   -     54    D       TFFE      t        0      0   0    8    1    1    1  MEM16_7 (:163)
 (52)    75    E       TFFE      t        0      0   0    8    1    1    1  MEM16_5 (:165)
   -     85    F       TFFE      t        0      0   0    8    1    1    1  MEM16_4 (:166)
 (27)    43    C       TFFE      t        0      0   0    8    1    0    2  MEM17_7 (:171)
  (4)    16    A       TFFE      t        0      0   0    8    1    0    2  MEM17_5 (:173)
 (18)    25    B       TFFE      t        0      0   0    8    1    0    2  MEM17_4 (:174)
 (30)    37    C       TFFE      t        0      0   0    8    1    0    2  MEM18_7 (:179)
 (13)     1    A       TFFE      t        0      0   0    8    1    0    2  MEM18_5 (:181)
   -     18    B       TFFE      t        0      0   0    8    1    0    2  MEM18_4 (:182)
   -     50    D       TFFE      t        0      0   0    8    1    0    2  MEM19_7 (:187)
 (17)    27    B       TFFE      t        0      0   0    8    1    0    2  MEM19_4 (:190)
 (28)    41    C       TFFE      t        0      0   0    8    1    0    2  MEM20_7 (:195)
 (12)     4    A       TFFE      t        0      0   0    8    1    0    2  MEM20_5 (:197)
 (22)    19    B       TFFE      t        0      0   0    8    1    0    2  MEM20_4 (:198)
 (37)    51    D       TFFE      t        0      0   0    8    1    0    2  MEM21_7 (:203)
   -     20    B       TFFE      t        0      0   0    8    1    0    2  MEM21_4 (:206)
   -     36    C       TFFE      t        0      0   0    8    1    0    2  MEM22_7 (:211)
  (8)     9    A       TFFE      t        0      0   0    8    1    0    2  MEM22_4 (:214)
   -     39    C       TFFE      t        0      0   0    8    1    0    2  MEM23_7 (:219)
   -     23    B       TFFE      t        0      0   0    8    1    0    2  MEM23_4 (:222)
   -     38    C       TFFE      t        0      0   0    8    1    0    2  MEM24_7 (:227)
   -     15    A       TFFE      t        0      0   0    8    1    0    2  MEM24_5 (:229)
 (20)    21    B       TFFE      t        0      0   0    8    1    0    2  MEM24_4 (:230)
 (24)    48    C       TFFE      t        0      0   0    8    1    0    2  MEM25_7 (:235)
  (7)    12    A       TFFE      t        0      0   0    8    1    0    2  MEM25_4 (:238)
   -     47    C       TFFE      t        0      0   0    8    1    0    2  MEM26_7 (:243)
   -     11    A       TFFE      t        0      0   0    8    1    0    2  MEM26_4 (:246)
 (29)    40    C       TFFE      t        0      0   0    8    1    0    2  MEM27_7 (:251)
 (15)    29    B       TFFE      t        0      0   0    8    1    0    2  MEM27_4 (:254)
   -     42    C       TFFE      t        0      0   0    8    1    0    2  MEM28_7 (:259)
   -     10    A       TFFE      t        0      0   0    8    1    0    2  MEM28_4 (:262)
   -     46    C       TFFE      t        0      0   0    8    1    0    2  MEM29_7 (:267)
   -     26    B       TFFE      t        0      0   0    8    1    0    2  MEM29_4 (:270)
   -     44    C       TFFE      t        0      0   0    8    1    0    2  MEM30_7 (:275)
   -     28    B       TFFE      t        0      0   0    8    1    0    2  MEM30_4 (:278)
 (25)    45    C       TFFE      t        0      0   0    8    1    0    2  MEM31_7 (:283)
   -     31    B       TFFE      t        0      0   0    8    1    0    2  MEM31_4 (:286)
 (33)    33    C       SOFT    s t        1      0   1    6    5    1    0  ~27088~1
   -     34    C       SOFT    s t        1      0   1    6    5    1    0  ~27088~2
 (44)    61    D       SOFT    s t        1      0   1    6    5    1    0  ~27088~3
 (32)    35    C       SOFT    s t        1      0   1    6    5    1    0  ~27088~4
   -      7    A       SOFT    s t        1      0   1    6    5    1    0  ~27100~4
 (23)    17    B       SOFT    s t        1      0   1    6    5    1    0  ~27106~1
  (9)     8    A       SOFT    s t        1      0   1    6    5    1    0  ~27106~2
   -     22    B       SOFT    s t        1      0   1    6    5    1    0  ~27106~3
 (14)    32    B       SOFT    s t        1      0   1    6    5    1    0  ~27106~4


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                         Logic cells placed in LAB 'A'
        +------------------------------- LC5 MEM2_7
        | +----------------------------- LC13 MEM7_5
        | | +--------------------------- LC6 MEM7_4
        | | | +------------------------- LC2 MEM11_4
        | | | | +----------------------- LC3 MEM15_7
        | | | | | +--------------------- LC14 MEM15_4
        | | | | | | +------------------- LC16 MEM17_5
        | | | | | | | +----------------- LC1 MEM18_5
        | | | | | | | | +--------------- LC4 MEM20_5
        | | | | | | | | | +------------- LC9 MEM22_4
        | | | | | | | | | | +----------- LC15 MEM24_5
        | | | | | | | | | | | +--------- LC12 MEM25_4
        | | | | | | | | | | | | +------- LC11 MEM26_4
        | | | | | | | | | | | | | +----- LC10 MEM28_4
        | | | | | | | | | | | | | | +--- LC7 ~27100~4
        | | | | | | | | | | | | | | | +- LC8 ~27106~2
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'A':
LC5  -> * - - - - - - - - - - - - - - - | * - - * - - | <-- MEM2_7
LC13 -> - * - - - - - - - - - - - - * - | * - - - - - | <-- MEM7_5
LC6  -> - - * - - - - - - - - - - - - - | * * - - - - | <-- MEM7_4
LC2  -> - - - * - - - - - - - - - - - - | * * - - - - | <-- MEM11_4
LC3  -> - - - - * - - - - - - - - - - - | * - * - - - | <-- MEM15_7
LC14 -> - - - - - * - - - - - - - - - * | * - - - - - | <-- MEM15_4
LC16 -> - - - - - - * - - - - - - - * - | * - - - - - | <-- MEM17_5
LC1  -> - - - - - - - * - - - - - - * - | * - - - - - | <-- MEM18_5
LC4  -> - - - - - - - - * - - - - - * - | * - - - - - | <-- MEM20_5
LC9  -> - - - - - - - - - * - - - - - * | * - - - - - | <-- MEM22_4
LC15 -> - - - - - - - - - - * - - - * - | * - - - - - | <-- MEM24_5
LC12 -> - - - - - - - - - - - * - - - * | * - - - - - | <-- MEM25_4
LC11 -> - - - - - - - - - - - - * - - * | * - - - - - | <-- MEM26_4
LC10 -> - - - - - - - - - - - - - * - * | * - - - - - | <-- MEM28_4

Pin
13   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR0
7    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR1
8    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR2
9    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR3
10   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR4
12   -> * * * * * * * * * * * * * * - - | * * * * * * | <-- CS_D
23   -> - - * * - * - - - * - * * * - - | * * - - - * | <-- DIN4
22   -> - * - - - - * * * - * - - - - - | * - - - * - | <-- DIN5
4    -> * - - - * - - - - - - - - - - - | * - * * - * | <-- DIN7
5    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- RD_D


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC30 MEM13_4
        | +----------------------------- LC24 MEM14_4
        | | +--------------------------- LC25 MEM17_4
        | | | +------------------------- LC18 MEM18_4
        | | | | +----------------------- LC27 MEM19_4
        | | | | | +--------------------- LC19 MEM20_4
        | | | | | | +------------------- LC20 MEM21_4
        | | | | | | | +----------------- LC23 MEM23_4
        | | | | | | | | +--------------- LC21 MEM24_4
        | | | | | | | | | +------------- LC29 MEM27_4
        | | | | | | | | | | +----------- LC26 MEM29_4
        | | | | | | | | | | | +--------- LC28 MEM30_4
        | | | | | | | | | | | | +------- LC31 MEM31_4
        | | | | | | | | | | | | | +----- LC17 ~27106~1
        | | | | | | | | | | | | | | +--- LC22 ~27106~3
        | | | | | | | | | | | | | | | +- LC32 ~27106~4
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'B':
LC30 -> * - - - - - - - - - - - - - * - | - * - - - - | <-- MEM13_4
LC24 -> - * - - - - - - - - - - - - * - | - * - - - - | <-- MEM14_4
LC25 -> - - * - - - - - - - - - - - - * | - * - - - - | <-- MEM17_4
LC18 -> - - - * - - - - - - - - - - - * | - * - - - - | <-- MEM18_4
LC27 -> - - - - * - - - - - - - - - * - | - * - - - - | <-- MEM19_4
LC19 -> - - - - - * - - - - - - - - - * | - * - - - - | <-- MEM20_4
LC20 -> - - - - - - * - - - - - - - * - | - * - - - - | <-- MEM21_4
LC23 -> - - - - - - - * - - - - - * - - | - * - - - - | <-- MEM23_4
LC21 -> - - - - - - - - * - - - - - - * | - * - - - - | <-- MEM24_4
LC29 -> - - - - - - - - - * - - - * - - | - * - - - - | <-- MEM27_4
LC26 -> - - - - - - - - - - * - - * - - | - * - - - - | <-- MEM29_4
LC28 -> - - - - - - - - - - - * - * - - | - * - - - - | <-- MEM30_4
LC31 -> - - - - - - - - - - - - * * - - | - * - - - - | <-- MEM31_4

Pin
13   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR0
7    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR1
8    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR2
9    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR3
10   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR4
12   -> * * * * * * * * * * * * * - - - | * * * * * * | <-- CS_D
23   -> * * * * * * * * * * * * * - - - | * * - - - * | <-- DIN4
5    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- RD_D
LC6  -> - - - - - - - - - - - - - - - * | * * - - - - | <-- MEM7_4
LC2  -> - - - - - - - - - - - - - - * - | * * - - - - | <-- MEM11_4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC43 MEM17_7
        | +----------------------------- LC37 MEM18_7
        | | +--------------------------- LC41 MEM20_7
        | | | +------------------------- LC36 MEM22_7
        | | | | +----------------------- LC39 MEM23_7
        | | | | | +--------------------- LC38 MEM24_7
        | | | | | | +------------------- LC48 MEM25_7
        | | | | | | | +----------------- LC47 MEM26_7
        | | | | | | | | +--------------- LC40 MEM27_7
        | | | | | | | | | +------------- LC42 MEM28_7
        | | | | | | | | | | +----------- LC46 MEM29_7
        | | | | | | | | | | | +--------- LC44 MEM30_7
        | | | | | | | | | | | | +------- LC45 MEM31_7
        | | | | | | | | | | | | | +----- LC33 ~27088~1
        | | | | | | | | | | | | | | +--- LC34 ~27088~2
        | | | | | | | | | | | | | | | +- LC35 ~27088~4
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'C':
LC43 -> * - - - - - - - - - - - - - - * | - - * - - - | <-- MEM17_7
LC37 -> - * - - - - - - - - - - - - - * | - - * - - - | <-- MEM18_7
LC41 -> - - * - - - - - - - - - - - - * | - - * - - - | <-- MEM20_7
LC36 -> - - - * - - - - - - - - - - * - | - - * - - - | <-- MEM22_7
LC39 -> - - - - * - - - - - - - - * - - | - - * - - - | <-- MEM23_7
LC38 -> - - - - - * - - - - - - - - - * | - - * - - - | <-- MEM24_7
LC48 -> - - - - - - * - - - - - - - * - | - - * - - - | <-- MEM25_7
LC47 -> - - - - - - - * - - - - - - * - | - - * - - - | <-- MEM26_7
LC40 -> - - - - - - - - * - - - - * - - | - - * - - - | <-- MEM27_7
LC42 -> - - - - - - - - - * - - - - * - | - - * - - - | <-- MEM28_7
LC46 -> - - - - - - - - - - * - - * - - | - - * - - - | <-- MEM29_7
LC44 -> - - - - - - - - - - - * - * - - | - - * - - - | <-- MEM30_7
LC45 -> - - - - - - - - - - - - * * - - | - - * - - - | <-- MEM31_7

Pin
13   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR0
7    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR1
8    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR2
9    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR3
10   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR4
12   -> * * * * * * * * * * * * * - - - | * * * * * * | <-- CS_D
4    -> * * * * * * * * * * * * * - - - | * - * * - * | <-- DIN7
5    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- RD_D
LC91 -> - - - - - - - - - - - - - - - * | - - * - - * | <-- MEM7_7
LC3  -> - - - - - - - - - - - - - - * - | * - * - - - | <-- MEM15_7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC49 DOUT7
        | +----------------------------- LC59 MEM3_7
        | | +--------------------------- LC57 MEM4_7
        | | | +------------------------- LC53 MEM5_7
        | | | | +----------------------- LC52 MEM6_7
        | | | | | +--------------------- LC60 MEM8_7
        | | | | | | +------------------- LC56 MEM9_7
        | | | | | | | +----------------- LC62 MEM10_7
        | | | | | | | | +--------------- LC58 MEM11_7
        | | | | | | | | | +------------- LC55 MEM12_7
        | | | | | | | | | | +----------- LC64 MEM13_7
        | | | | | | | | | | | +--------- LC63 MEM14_7
        | | | | | | | | | | | | +------- LC54 MEM16_7
        | | | | | | | | | | | | | +----- LC50 MEM19_7
        | | | | | | | | | | | | | | +--- LC51 MEM21_7
        | | | | | | | | | | | | | | | +- LC61 ~27088~3
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'D':
LC49 -> * - - - - - - - - - - - - - - - | - - - * - - | <-- DOUT7
LC59 -> * * - - - - - - - - - - - - - - | - - - * - - | <-- MEM3_7
LC57 -> * - * - - - - - - - - - - - - - | - - - * - - | <-- MEM4_7
LC53 -> * - - * - - - - - - - - - - - - | - - - * - - | <-- MEM5_7
LC52 -> * - - - * - - - - - - - - - - - | - - - * - - | <-- MEM6_7
LC60 -> * - - - - * - - - - - - - - - - | - - - * - - | <-- MEM8_7
LC56 -> * - - - - - * - - - - - - - - - | - - - * - - | <-- MEM9_7
LC62 -> * - - - - - - * - - - - - - - - | - - - * - - | <-- MEM10_7
LC58 -> - - - - - - - - * - - - - - - * | - - - * - - | <-- MEM11_7
LC55 -> * - - - - - - - - * - - - - - - | - - - * - - | <-- MEM12_7
LC64 -> - - - - - - - - - - * - - - - * | - - - * - - | <-- MEM13_7
LC63 -> - - - - - - - - - - - * - - - * | - - - * - - | <-- MEM14_7
LC54 -> * - - - - - - - - - - - * - - - | - - - * - - | <-- MEM16_7
LC50 -> - - - - - - - - - - - - - * - * | - - - * - - | <-- MEM19_7
LC51 -> - - - - - - - - - - - - - - * * | - - - * - - | <-- MEM21_7
LC61 -> * - - - - - - - - - - - - - - - | - - - * - - | <-- ~27088~3

Pin
13   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR0
7    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR1
8    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR2
9    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR3
10   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR4
12   -> * * * * * * * * * * * * * * * - | * * * * * * | <-- CS_D
4    -> - * * * * * * * * * * * * * * - | * - * * - * | <-- DIN7
5    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- RD_D
LC92 -> * - - - - - - - - - - - - - - - | - - - * - * | <-- MEM0_7
LC89 -> * - - - - - - - - - - - - - - - | - - - * - * | <-- MEM1_7
LC5  -> * - - - - - - - - - - - - - - - | * - - * - - | <-- MEM2_7
LC33 -> * - - - - - - - - - - - - - - - | - - - * - - | <-- ~27088~1
LC34 -> * - - - - - - - - - - - - - - - | - - - * - - | <-- ~27088~2
LC35 -> * - - - - - - - - - - - - - - - | - - - * - - | <-- ~27088~4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                   Logic cells placed in LAB 'E'
        +------------------------- LC65 DOUT5
        | +----------------------- LC70 MEM0_5
        | | +--------------------- LC68 MEM1_5
        | | | +------------------- LC67 MEM2_5
        | | | | +----------------- LC74 MEM3_5
        | | | | | +--------------- LC73 MEM4_5
        | | | | | | +------------- LC69 MEM5_5
        | | | | | | | +----------- LC66 MEM6_5
        | | | | | | | | +--------- LC71 MEM8_5
        | | | | | | | | | +------- LC72 MEM9_5
        | | | | | | | | | | +----- LC76 MEM10_5
        | | | | | | | | | | | +--- LC77 MEM12_5
        | | | | | | | | | | | | +- LC75 MEM16_5
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'E':
LC65 -> * - - - - - - - - - - - - | - - - - * - | <-- DOUT5
LC70 -> * * - - - - - - - - - - - | - - - - * - | <-- MEM0_5
LC68 -> * - * - - - - - - - - - - | - - - - * - | <-- MEM1_5
LC67 -> * - - * - - - - - - - - - | - - - - * - | <-- MEM2_5
LC74 -> * - - - * - - - - - - - - | - - - - * - | <-- MEM3_5
LC73 -> * - - - - * - - - - - - - | - - - - * - | <-- MEM4_5
LC69 -> * - - - - - * - - - - - - | - - - - * - | <-- MEM5_5
LC66 -> * - - - - - - * - - - - - | - - - - * - | <-- MEM6_5
LC71 -> * - - - - - - - * - - - - | - - - - * - | <-- MEM8_5
LC72 -> * - - - - - - - - * - - - | - - - - * - | <-- MEM9_5
LC76 -> * - - - - - - - - - * - - | - - - - * - | <-- MEM10_5
LC77 -> * - - - - - - - - - - * - | - - - - * - | <-- MEM12_5
LC75 -> * - - - - - - - - - - - * | - - - - * - | <-- MEM16_5

Pin
13   -> * * * * * * * * * * * * * | * * * * * * | <-- ADDR0
7    -> * * * * * * * * * * * * * | * * * * * * | <-- ADDR1
8    -> * * * * * * * * * * * * * | * * * * * * | <-- ADDR2
9    -> * * * * * * * * * * * * * | * * * * * * | <-- ADDR3
10   -> * * * * * * * * * * * * * | * * * * * * | <-- ADDR4
12   -> * * * * * * * * * * * * * | * * * * * * | <-- CS_D
22   -> - * * * * * * * * * * * * | * - - - * - | <-- DIN5
5    -> * * * * * * * * * * * * * | * * * * * * | <-- RD_D
19   -> * - - - - - - - - - - - - | - - - - * - | <-- ~27100~1
18   -> * - - - - - - - - - - - - | - - - - * - | <-- ~27100~2
20   -> * - - - - - - - - - - - - | - - - - * - | <-- ~27100~3
LC7  -> * - - - - - - - - - - - - | - - - - * - | <-- ~27100~4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                         Logic cells placed in LAB 'F'
        +------------------------------- LC81 DOUT4
        | +----------------------------- LC92 MEM0_7
        | | +--------------------------- LC84 MEM0_4
        | | | +------------------------- LC89 MEM1_7
        | | | | +----------------------- LC83 MEM1_4
        | | | | | +--------------------- LC95 MEM2_4
        | | | | | | +------------------- LC93 MEM3_4
        | | | | | | | +----------------- LC90 MEM4_4
        | | | | | | | | +--------------- LC82 MEM5_4
        | | | | | | | | | +------------- LC88 MEM6_4
        | | | | | | | | | | +----------- LC91 MEM7_7
        | | | | | | | | | | | +--------- LC87 MEM8_4
        | | | | | | | | | | | | +------- LC94 MEM9_4
        | | | | | | | | | | | | | +----- LC96 MEM10_4
        | | | | | | | | | | | | | | +--- LC86 MEM12_4
        | | | | | | | | | | | | | | | +- LC85 MEM16_4
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'F':
LC81 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- DOUT4
LC92 -> - * - - - - - - - - - - - - - - | - - - * - * | <-- MEM0_7
LC84 -> * - * - - - - - - - - - - - - - | - - - - - * | <-- MEM0_4
LC89 -> - - - * - - - - - - - - - - - - | - - - * - * | <-- MEM1_7
LC83 -> * - - - * - - - - - - - - - - - | - - - - - * | <-- MEM1_4
LC95 -> * - - - - * - - - - - - - - - - | - - - - - * | <-- MEM2_4
LC93 -> * - - - - - * - - - - - - - - - | - - - - - * | <-- MEM3_4
LC90 -> * - - - - - - * - - - - - - - - | - - - - - * | <-- MEM4_4
LC82 -> * - - - - - - - * - - - - - - - | - - - - - * | <-- MEM5_4
LC88 -> * - - - - - - - - * - - - - - - | - - - - - * | <-- MEM6_4
LC91 -> - - - - - - - - - - * - - - - - | - - * - - * | <-- MEM7_7
LC87 -> * - - - - - - - - - - * - - - - | - - - - - * | <-- MEM8_4
LC94 -> * - - - - - - - - - - - * - - - | - - - - - * | <-- MEM9_4
LC96 -> * - - - - - - - - - - - - * - - | - - - - - * | <-- MEM10_4
LC86 -> * - - - - - - - - - - - - - * - | - - - - - * | <-- MEM12_4
LC85 -> * - - - - - - - - - - - - - - * | - - - - - * | <-- MEM16_4

Pin
13   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR0
7    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR1
8    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR2
9    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR3
10   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- ADDR4
12   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- CS_D
23   -> - - * - * * * * * * - * * * * * | * * - - - * | <-- DIN4
4    -> - * - * - - - - - - * - - - - - | * - * * - * | <-- DIN7
5    -> * * * * * * * * * * * * * * * * | * * * * * * | <-- RD_D
LC17 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- ~27106~1
LC8  -> * - - - - - - - - - - - - - - - | - - - - - * | <-- ~27106~2
LC22 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- ~27106~3
LC32 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- ~27106~4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram2

** EQUATIONS **

ADDR0    : INPUT;
ADDR1    : INPUT;
ADDR2    : INPUT;
ADDR3    : INPUT;
ADDR4    : INPUT;
CS_D     : INPUT;
DIN4     : INPUT;
DIN5     : INPUT;
DIN7     : INPUT;
RD_D     : INPUT;
~27100~1 : INPUT;
~27100~2 : INPUT;
~27100~3 : INPUT;

-- Node name is 'DOUT4' = ':25' 
-- Equation name is 'DOUT4', type is output 
 DOUT4   = DFFE( _EQ001 $  VCC, !CS_D,  VCC,  VCC,  VCC);
  _EQ001 = !_LC008 & !_LC017 & !_LC022 & !_LC032 &  _X001 &  _X002 &  _X003 & 
              _X004 &  _X005 &  _X006 &  _X007 &  _X008 &  _X009 &  _X010 & 
              _X011 &  _X012 &  _X013;
  _X001  = EXP( DOUT4 & !RD_D);
  _X002  = EXP( ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM5_4 &  RD_D);
  _X003  = EXP(!ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM12_4 &  RD_D);
  _X004  = EXP(!ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM0_4 &  RD_D);
  _X005  = EXP( ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM1_4 &  RD_D);
  _X006  = EXP(!ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM2_4 &  RD_D);
  _X007  = EXP(!ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM4_4 &  RD_D);
  _X008  = EXP(!ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM8_4 &  RD_D);
  _X009  = EXP(!ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM16_4 &  RD_D);
  _X010  = EXP( ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM3_4 &  RD_D);
  _X011  = EXP(!ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM10_4 &  RD_D);
  _X012  = EXP(!ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM6_4 &  RD_D);
  _X013  = EXP( ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM9_4 &  RD_D);

-- Node name is 'DOUT5' = ':23' 
-- Equation name is 'DOUT5', type is output 
 DOUT5   = DFFE( _EQ002 $  VCC, !CS_D,  VCC,  VCC,  VCC);
  _EQ002 = !_LC007 &  _X014 &  _X015 &  _X016 &  _X017 &  _X018 &  _X019 & 
              _X020 &  _X021 &  _X022 &  _X023 &  _X024 &  _X025 &  _X026 & 
             !~27100~1 & !~27100~2 & !~27100~3;
  _X014  = EXP( DOUT5 & !RD_D);
  _X015  = EXP( ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM5_5 &  RD_D);
  _X016  = EXP(!ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM0_5 &  RD_D);
  _X017  = EXP( ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM1_5 &  RD_D);
  _X018  = EXP(!ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM2_5 &  RD_D);
  _X019  = EXP(!ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM4_5 &  RD_D);
  _X020  = EXP(!ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM8_5 &  RD_D);
  _X021  = EXP(!ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM16_5 &  RD_D);
  _X022  = EXP( ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM3_5 &  RD_D);
  _X023  = EXP(!ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM6_5 &  RD_D);
  _X024  = EXP(!ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM12_5 &  RD_D);
  _X025  = EXP(!ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM10_5 &  RD_D);
  _X026  = EXP( ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM9_5 &  RD_D);

-- Node name is 'DOUT7' = ':19' 
-- Equation name is 'DOUT7', type is output 
 DOUT7   = DFFE( _EQ003 $  VCC, !CS_D,  VCC,  VCC,  VCC);
  _EQ003 = !_LC033 & !_LC034 & !_LC035 & !_LC061 &  _X027 &  _X028 &  _X029 & 
              _X030 &  _X031 &  _X032 &  _X033 &  _X034 &  _X035 &  _X036 & 
              _X037 &  _X038 &  _X039;
  _X027  = EXP( DOUT7 & !RD_D);
  _X028  = EXP( ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM5_7 &  RD_D);
  _X029  = EXP(!ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM12_7 &  RD_D);
  _X030  = EXP(!ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM0_7 &  RD_D);
  _X031  = EXP( ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM1_7 &  RD_D);
  _X032  = EXP(!ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM2_7 &  RD_D);
  _X033  = EXP(!ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM4_7 &  RD_D);
  _X034  = EXP(!ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM8_7 &  RD_D);
  _X035  = EXP(!ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM16_7 &  RD_D);
  _X036  = EXP( ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM3_7 &  RD_D);
  _X037  = EXP(!ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM10_7 &  RD_D);
  _X038  = EXP(!ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM6_7 &  RD_D);
  _X039  = EXP( ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM9_7 &  RD_D);

-- Node name is ':38' = 'MEM0_4' 
-- Equation name is 'MEM0_4', location is LC084, type is buried.
MEM0_4   = TFFE( _EQ004, !CS_D,  VCC,  VCC,  VCC);
  _EQ004 = !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN4 & !MEM0_4 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN4 &  MEM0_4 & 
             !RD_D;

-- Node name is ':37' = 'MEM0_5' 
-- Equation name is 'MEM0_5', location is LC070, type is buried.
MEM0_5   = TFFE( _EQ005, !CS_D,  VCC,  VCC,  VCC);
  _EQ005 = !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN5 & !MEM0_5 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN5 &  MEM0_5 & 
             !RD_D;

-- Node name is ':35' = 'MEM0_7' 
-- Equation name is 'MEM0_7', location is LC092, type is buried.
MEM0_7   = TFFE( _EQ006, !CS_D,  VCC,  VCC,  VCC);
  _EQ006 = !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN7 & !MEM0_7 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN7 &  MEM0_7 & 
             !RD_D;

-- Node name is ':46' = 'MEM1_4' 
-- Equation name is 'MEM1_4', location is LC083, type is buried.
MEM1_4   = TFFE( _EQ007, !CS_D,  VCC,  VCC,  VCC);
  _EQ007 =  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN4 & !MEM1_4 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN4 &  MEM1_4 & 
             !RD_D;

-- Node name is ':45' = 'MEM1_5' 
-- Equation name is 'MEM1_5', location is LC068, type is buried.
MEM1_5   = TFFE( _EQ008, !CS_D,  VCC,  VCC,  VCC);
  _EQ008 =  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN5 & !MEM1_5 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN5 &  MEM1_5 & 
             !RD_D;

-- Node name is ':43' = 'MEM1_7' 
-- Equation name is 'MEM1_7', location is LC089, type is buried.
MEM1_7   = TFFE( _EQ009, !CS_D,  VCC,  VCC,  VCC);
  _EQ009 =  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN7 & !MEM1_7 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN7 &  MEM1_7 & 
             !RD_D;

-- Node name is ':54' = 'MEM2_4' 
-- Equation name is 'MEM2_4', location is LC095, type is buried.
MEM2_4   = TFFE( _EQ010, !CS_D,  VCC,  VCC,  VCC);
  _EQ010 = !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN4 & !MEM2_4 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN4 &  MEM2_4 & 
             !RD_D;

-- Node name is ':53' = 'MEM2_5' 
-- Equation name is 'MEM2_5', location is LC067, type is buried.
MEM2_5   = TFFE( _EQ011, !CS_D,  VCC,  VCC,  VCC);
  _EQ011 = !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN5 & !MEM2_5 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN5 &  MEM2_5 & 
             !RD_D;

-- Node name is ':51' = 'MEM2_7' 
-- Equation name is 'MEM2_7', location is LC005, type is buried.
MEM2_7   = TFFE( _EQ012, !CS_D,  VCC,  VCC,  VCC);
  _EQ012 = !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN7 & !MEM2_7 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN7 &  MEM2_7 & 
             !RD_D;

-- Node name is ':62' = 'MEM3_4' 
-- Equation name is 'MEM3_4', location is LC093, type is buried.
MEM3_4   = TFFE( _EQ013, !CS_D,  VCC,  VCC,  VCC);
  _EQ013 =  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN4 & !MEM3_4 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN4 &  MEM3_4 & 
             !RD_D;

-- Node name is ':61' = 'MEM3_5' 
-- Equation name is 'MEM3_5', location is LC074, type is buried.
MEM3_5   = TFFE( _EQ014, !CS_D,  VCC,  VCC,  VCC);
  _EQ014 =  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN5 & !MEM3_5 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN5 &  MEM3_5 & 
             !RD_D;

-- Node name is ':59' = 'MEM3_7' 
-- Equation name is 'MEM3_7', location is LC059, type is buried.
MEM3_7   = TFFE( _EQ015, !CS_D,  VCC,  VCC,  VCC);
  _EQ015 =  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN7 & !MEM3_7 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN7 &  MEM3_7 & 
             !RD_D;

-- Node name is ':70' = 'MEM4_4' 
-- Equation name is 'MEM4_4', location is LC090, type is buried.
MEM4_4   = TFFE( _EQ016, !CS_D,  VCC,  VCC,  VCC);
  _EQ016 = !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN4 & !MEM4_4 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN4 &  MEM4_4 & 
             !RD_D;

-- Node name is ':69' = 'MEM4_5' 
-- Equation name is 'MEM4_5', location is LC073, type is buried.
MEM4_5   = TFFE( _EQ017, !CS_D,  VCC,  VCC,  VCC);
  _EQ017 = !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN5 & !MEM4_5 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN5 &  MEM4_5 & 
             !RD_D;

-- Node name is ':67' = 'MEM4_7' 
-- Equation name is 'MEM4_7', location is LC057, type is buried.
MEM4_7   = TFFE( _EQ018, !CS_D,  VCC,  VCC,  VCC);
  _EQ018 = !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN7 & !MEM4_7 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN7 &  MEM4_7 & 
             !RD_D;

-- Node name is ':78' = 'MEM5_4' 
-- Equation name is 'MEM5_4', location is LC082, type is buried.
MEM5_4   = TFFE( _EQ019, !CS_D,  VCC,  VCC,  VCC);
  _EQ019 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN4 & !MEM5_4 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN4 &  MEM5_4 & 
             !RD_D;

-- Node name is ':77' = 'MEM5_5' 
-- Equation name is 'MEM5_5', location is LC069, type is buried.
MEM5_5   = TFFE( _EQ020, !CS_D,  VCC,  VCC,  VCC);
  _EQ020 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN5 & !MEM5_5 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN5 &  MEM5_5 & 
             !RD_D;

-- Node name is ':75' = 'MEM5_7' 
-- Equation name is 'MEM5_7', location is LC053, type is buried.
MEM5_7   = TFFE( _EQ021, !CS_D,  VCC,  VCC,  VCC);
  _EQ021 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN7 & !MEM5_7 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN7 &  MEM5_7 & 
             !RD_D;

-- Node name is ':86' = 'MEM6_4' 
-- Equation name is 'MEM6_4', location is LC088, type is buried.
MEM6_4   = TFFE( _EQ022, !CS_D,  VCC,  VCC,  VCC);
  _EQ022 = !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN4 & !MEM6_4 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN4 &  MEM6_4 & 
             !RD_D;

-- Node name is ':85' = 'MEM6_5' 
-- Equation name is 'MEM6_5', location is LC066, type is buried.
MEM6_5   = TFFE( _EQ023, !CS_D,  VCC,  VCC,  VCC);
  _EQ023 = !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN5 & !MEM6_5 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN5 &  MEM6_5 & 
             !RD_D;

-- Node name is ':83' = 'MEM6_7' 
-- Equation name is 'MEM6_7', location is LC052, type is buried.
MEM6_7   = TFFE( _EQ024, !CS_D,  VCC,  VCC,  VCC);
  _EQ024 = !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN7 & !MEM6_7 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN7 &  MEM6_7 & 
             !RD_D;

-- Node name is ':94' = 'MEM7_4' 
-- Equation name is 'MEM7_4', location is LC006, type is buried.
MEM7_4   = TFFE( _EQ025, !CS_D,  VCC,  VCC,  VCC);
  _EQ025 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN4 & !MEM7_4 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN4 &  MEM7_4 & 
             !RD_D;

-- Node name is ':93' = 'MEM7_5' 
-- Equation name is 'MEM7_5', location is LC013, type is buried.
MEM7_5   = TFFE( _EQ026, !CS_D,  VCC,  VCC,  VCC);
  _EQ026 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN5 & !MEM7_5 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN5 &  MEM7_5 & 
             !RD_D;

-- Node name is ':91' = 'MEM7_7' 
-- Equation name is 'MEM7_7', location is LC091, type is buried.
MEM7_7   = TFFE( _EQ027, !CS_D,  VCC,  VCC,  VCC);
  _EQ027 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN7 & !MEM7_7 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN7 &  MEM7_7 & 
             !RD_D;

-- Node name is ':102' = 'MEM8_4' 
-- Equation name is 'MEM8_4', location is LC087, type is buried.
MEM8_4   = TFFE( _EQ028, !CS_D,  VCC,  VCC,  VCC);
  _EQ028 = !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN4 & !MEM8_4 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN4 &  MEM8_4 & 
             !RD_D;

-- Node name is ':101' = 'MEM8_5' 
-- Equation name is 'MEM8_5', location is LC071, type is buried.
MEM8_5   = TFFE( _EQ029, !CS_D,  VCC,  VCC,  VCC);
  _EQ029 = !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN5 & !MEM8_5 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN5 &  MEM8_5 & 
             !RD_D;

-- Node name is ':99' = 'MEM8_7' 
-- Equation name is 'MEM8_7', location is LC060, type is buried.
MEM8_7   = TFFE( _EQ030, !CS_D,  VCC,  VCC,  VCC);
  _EQ030 = !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN7 & !MEM8_7 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN7 &  MEM8_7 & 
             !RD_D;

-- Node name is ':110' = 'MEM9_4' 
-- Equation name is 'MEM9_4', location is LC094, type is buried.
MEM9_4   = TFFE( _EQ031, !CS_D,  VCC,  VCC,  VCC);
  _EQ031 =  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN4 & !MEM9_4 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN4 &  MEM9_4 & 
             !RD_D;

-- Node name is ':109' = 'MEM9_5' 
-- Equation name is 'MEM9_5', location is LC072, type is buried.
MEM9_5   = TFFE( _EQ032, !CS_D,  VCC,  VCC,  VCC);
  _EQ032 =  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN5 & !MEM9_5 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN5 &  MEM9_5 & 
             !RD_D;

-- Node name is ':107' = 'MEM9_7' 
-- Equation name is 'MEM9_7', location is LC056, type is buried.
MEM9_7   = TFFE( _EQ033, !CS_D,  VCC,  VCC,  VCC);
  _EQ033 =  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN7 & !MEM9_7 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN7 &  MEM9_7 & 
             !RD_D;

-- Node name is ':118' = 'MEM10_4' 
-- Equation name is 'MEM10_4', location is LC096, type is buried.
MEM10_4  = TFFE( _EQ034, !CS_D,  VCC,  VCC,  VCC);
  _EQ034 = !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN4 & !MEM10_4 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN4 &  MEM10_4 & 
             !RD_D;

-- Node name is ':117' = 'MEM10_5' 
-- Equation name is 'MEM10_5', location is LC076, type is buried.
MEM10_5  = TFFE( _EQ035, !CS_D,  VCC,  VCC,  VCC);
  _EQ035 = !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN5 & !MEM10_5 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN5 &  MEM10_5 & 
             !RD_D;

-- Node name is ':115' = 'MEM10_7' 
-- Equation name is 'MEM10_7', location is LC062, type is buried.
MEM10_7  = TFFE( _EQ036, !CS_D,  VCC,  VCC,  VCC);
  _EQ036 = !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN7 & !MEM10_7 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN7 &  MEM10_7 & 
             !RD_D;

-- Node name is ':126' = 'MEM11_4' 
-- Equation name is 'MEM11_4', location is LC002, type is buried.
MEM11_4  = TFFE( _EQ037, !CS_D,  VCC,  VCC,  VCC);
  _EQ037 =  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN4 & !MEM11_4 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN4 &  MEM11_4 & 
             !RD_D;

-- Node name is ':123' = 'MEM11_7' 
-- Equation name is 'MEM11_7', location is LC058, type is buried.
MEM11_7  = TFFE( _EQ038, !CS_D,  VCC,  VCC,  VCC);
  _EQ038 =  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN7 & !MEM11_7 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN7 &  MEM11_7 & 
             !RD_D;

-- Node name is ':134' = 'MEM12_4' 
-- Equation name is 'MEM12_4', location is LC086, type is buried.
MEM12_4  = TFFE( _EQ039, !CS_D,  VCC,  VCC,  VCC);
  _EQ039 = !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN4 & !MEM12_4 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN4 &  MEM12_4 & 
             !RD_D;

-- Node name is ':133' = 'MEM12_5' 
-- Equation name is 'MEM12_5', location is LC077, type is buried.
MEM12_5  = TFFE( _EQ040, !CS_D,  VCC,  VCC,  VCC);
  _EQ040 = !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN5 & !MEM12_5 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN5 &  MEM12_5 & 
             !RD_D;

-- Node name is ':131' = 'MEM12_7' 
-- Equation name is 'MEM12_7', location is LC055, type is buried.
MEM12_7  = TFFE( _EQ041, !CS_D,  VCC,  VCC,  VCC);
  _EQ041 = !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN7 & !MEM12_7 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN7 &  MEM12_7 & 
             !RD_D;

-- Node name is ':142' = 'MEM13_4' 
-- Equation name is 'MEM13_4', location is LC030, type is buried.
MEM13_4  = TFFE( _EQ042, !CS_D,  VCC,  VCC,  VCC);
  _EQ042 =  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN4 & !MEM13_4 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN4 &  MEM13_4 & 
             !RD_D;

-- Node name is ':139' = 'MEM13_7' 
-- Equation name is 'MEM13_7', location is LC064, type is buried.
MEM13_7  = TFFE( _EQ043, !CS_D,  VCC,  VCC,  VCC);
  _EQ043 =  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN7 & !MEM13_7 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN7 &  MEM13_7 & 
             !RD_D;

-- Node name is ':150' = 'MEM14_4' 
-- Equation name is 'MEM14_4', location is LC024, type is buried.
MEM14_4  = TFFE( _EQ044, !CS_D,  VCC,  VCC,  VCC);
  _EQ044 = !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN4 & !MEM14_4 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN4 &  MEM14_4 & 
             !RD_D;

-- Node name is ':147' = 'MEM14_7' 
-- Equation name is 'MEM14_7', location is LC063, type is buried.
MEM14_7  = TFFE( _EQ045, !CS_D,  VCC,  VCC,  VCC);
  _EQ045 = !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN7 & !MEM14_7 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN7 &  MEM14_7 & 
             !RD_D;

-- Node name is ':158' = 'MEM15_4' 
-- Equation name is 'MEM15_4', location is LC014, type is buried.
MEM15_4  = TFFE( _EQ046, !CS_D,  VCC,  VCC,  VCC);
  _EQ046 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN4 & !MEM15_4 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN4 &  MEM15_4 & 
             !RD_D;

-- Node name is ':155' = 'MEM15_7' 
-- Equation name is 'MEM15_7', location is LC003, type is buried.
MEM15_7  = TFFE( _EQ047, !CS_D,  VCC,  VCC,  VCC);
  _EQ047 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN7 & !MEM15_7 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN7 &  MEM15_7 & 
             !RD_D;

-- Node name is ':166' = 'MEM16_4' 
-- Equation name is 'MEM16_4', location is LC085, type is buried.
MEM16_4  = TFFE( _EQ048, !CS_D,  VCC,  VCC,  VCC);
  _EQ048 = !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN4 & !MEM16_4 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN4 &  MEM16_4 & 
             !RD_D;

-- Node name is ':165' = 'MEM16_5' 
-- Equation name is 'MEM16_5', location is LC075, type is buried.
MEM16_5  = TFFE( _EQ049, !CS_D,  VCC,  VCC,  VCC);
  _EQ049 = !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN5 & !MEM16_5 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN5 &  MEM16_5 & 
             !RD_D;

-- Node name is ':163' = 'MEM16_7' 
-- Equation name is 'MEM16_7', location is LC054, type is buried.
MEM16_7  = TFFE( _EQ050, !CS_D,  VCC,  VCC,  VCC);
  _EQ050 = !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN7 & !MEM16_7 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN7 &  MEM16_7 & 
             !RD_D;

-- Node name is ':174' = 'MEM17_4' 
-- Equation name is 'MEM17_4', location is LC025, type is buried.
MEM17_4  = TFFE( _EQ051, !CS_D,  VCC,  VCC,  VCC);
  _EQ051 =  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN4 & !MEM17_4 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN4 &  MEM17_4 & 
             !RD_D;

-- Node name is ':173' = 'MEM17_5' 
-- Equation name is 'MEM17_5', location is LC016, type is buried.
MEM17_5  = TFFE( _EQ052, !CS_D,  VCC,  VCC,  VCC);
  _EQ052 =  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN5 & !MEM17_5 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN5 &  MEM17_5 & 
             !RD_D;

-- Node name is ':171' = 'MEM17_7' 
-- Equation name is 'MEM17_7', location is LC043, type is buried.
MEM17_7  = TFFE( _EQ053, !CS_D,  VCC,  VCC,  VCC);
  _EQ053 =  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN7 & !MEM17_7 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN7 &  MEM17_7 & 
             !RD_D;

-- Node name is ':182' = 'MEM18_4' 
-- Equation name is 'MEM18_4', location is LC018, type is buried.
MEM18_4  = TFFE( _EQ054, !CS_D,  VCC,  VCC,  VCC);
  _EQ054 = !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN4 & !MEM18_4 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN4 &  MEM18_4 & 
             !RD_D;

-- Node name is ':181' = 'MEM18_5' 
-- Equation name is 'MEM18_5', location is LC001, type is buried.
MEM18_5  = TFFE( _EQ055, !CS_D,  VCC,  VCC,  VCC);
  _EQ055 = !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN5 & !MEM18_5 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN5 &  MEM18_5 & 
             !RD_D;

-- Node name is ':179' = 'MEM18_7' 
-- Equation name is 'MEM18_7', location is LC037, type is buried.
MEM18_7  = TFFE( _EQ056, !CS_D,  VCC,  VCC,  VCC);
  _EQ056 = !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN7 & !MEM18_7 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN7 &  MEM18_7 & 
             !RD_D;

-- Node name is ':190' = 'MEM19_4' 
-- Equation name is 'MEM19_4', location is LC027, type is buried.
MEM19_4  = TFFE( _EQ057, !CS_D,  VCC,  VCC,  VCC);
  _EQ057 =  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN4 & !MEM19_4 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN4 &  MEM19_4 & 
             !RD_D;

-- Node name is ':187' = 'MEM19_7' 
-- Equation name is 'MEM19_7', location is LC050, type is buried.
MEM19_7  = TFFE( _EQ058, !CS_D,  VCC,  VCC,  VCC);
  _EQ058 =  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN7 & !MEM19_7 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN7 &  MEM19_7 & 
             !RD_D;

-- Node name is ':198' = 'MEM20_4' 
-- Equation name is 'MEM20_4', location is LC019, type is buried.
MEM20_4  = TFFE( _EQ059, !CS_D,  VCC,  VCC,  VCC);
  _EQ059 = !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN4 & !MEM20_4 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN4 &  MEM20_4 & 
             !RD_D;

-- Node name is ':197' = 'MEM20_5' 
-- Equation name is 'MEM20_5', location is LC004, type is buried.
MEM20_5  = TFFE( _EQ060, !CS_D,  VCC,  VCC,  VCC);
  _EQ060 = !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN5 & !MEM20_5 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN5 &  MEM20_5 & 
             !RD_D;

-- Node name is ':195' = 'MEM20_7' 
-- Equation name is 'MEM20_7', location is LC041, type is buried.
MEM20_7  = TFFE( _EQ061, !CS_D,  VCC,  VCC,  VCC);
  _EQ061 = !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN7 & !MEM20_7 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN7 &  MEM20_7 & 
             !RD_D;

-- Node name is ':206' = 'MEM21_4' 
-- Equation name is 'MEM21_4', location is LC020, type is buried.
MEM21_4  = TFFE( _EQ062, !CS_D,  VCC,  VCC,  VCC);
  _EQ062 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN4 & !MEM21_4 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN4 &  MEM21_4 & 
             !RD_D;

-- Node name is ':203' = 'MEM21_7' 
-- Equation name is 'MEM21_7', location is LC051, type is buried.
MEM21_7  = TFFE( _EQ063, !CS_D,  VCC,  VCC,  VCC);
  _EQ063 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN7 & !MEM21_7 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN7 &  MEM21_7 & 
             !RD_D;

-- Node name is ':214' = 'MEM22_4' 
-- Equation name is 'MEM22_4', location is LC009, type is buried.
MEM22_4  = TFFE( _EQ064, !CS_D,  VCC,  VCC,  VCC);
  _EQ064 = !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN4 & !MEM22_4 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN4 &  MEM22_4 & 
             !RD_D;

-- Node name is ':211' = 'MEM22_7' 
-- Equation name is 'MEM22_7', location is LC036, type is buried.
MEM22_7  = TFFE( _EQ065, !CS_D,  VCC,  VCC,  VCC);
  _EQ065 = !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN7 & !MEM22_7 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN7 &  MEM22_7 & 
             !RD_D;

-- Node name is ':222' = 'MEM23_4' 
-- Equation name is 'MEM23_4', location is LC023, type is buried.
MEM23_4  = TFFE( _EQ066, !CS_D,  VCC,  VCC,  VCC);
  _EQ066 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN4 & !MEM23_4 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN4 &  MEM23_4 & 
             !RD_D;

-- Node name is ':219' = 'MEM23_7' 
-- Equation name is 'MEM23_7', location is LC039, type is buried.
MEM23_7  = TFFE( _EQ067, !CS_D,  VCC,  VCC,  VCC);
  _EQ067 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN7 & !MEM23_7 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN7 &  MEM23_7 & 
             !RD_D;

-- Node name is ':230' = 'MEM24_4' 
-- Equation name is 'MEM24_4', location is LC021, type is buried.
MEM24_4  = TFFE( _EQ068, !CS_D,  VCC,  VCC,  VCC);
  _EQ068 = !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN4 & !MEM24_4 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN4 &  MEM24_4 & 
             !RD_D;

-- Node name is ':229' = 'MEM24_5' 
-- Equation name is 'MEM24_5', location is LC015, type is buried.
MEM24_5  = TFFE( _EQ069, !CS_D,  VCC,  VCC,  VCC);
  _EQ069 = !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN5 & !MEM24_5 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN5 &  MEM24_5 & 
             !RD_D;

-- Node name is ':227' = 'MEM24_7' 
-- Equation name is 'MEM24_7', location is LC038, type is buried.
MEM24_7  = TFFE( _EQ070, !CS_D,  VCC,  VCC,  VCC);
  _EQ070 = !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN7 & !MEM24_7 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN7 &  MEM24_7 & 
             !RD_D;

-- Node name is ':238' = 'MEM25_4' 
-- Equation name is 'MEM25_4', location is LC012, type is buried.
MEM25_4  = TFFE( _EQ071, !CS_D,  VCC,  VCC,  VCC);
  _EQ071 =  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN4 & !MEM25_4 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN4 &  MEM25_4 & 
             !RD_D;

-- Node name is ':235' = 'MEM25_7' 
-- Equation name is 'MEM25_7', location is LC048, type is buried.
MEM25_7  = TFFE( _EQ072, !CS_D,  VCC,  VCC,  VCC);
  _EQ072 =  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN7 & !MEM25_7 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN7 &  MEM25_7 & 
             !RD_D;

-- Node name is ':246' = 'MEM26_4' 
-- Equation name is 'MEM26_4', location is LC011, type is buried.
MEM26_4  = TFFE( _EQ073, !CS_D,  VCC,  VCC,  VCC);
  _EQ073 = !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN4 & !MEM26_4 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN4 &  MEM26_4 & 
             !RD_D;

-- Node name is ':243' = 'MEM26_7' 
-- Equation name is 'MEM26_7', location is LC047, type is buried.
MEM26_7  = TFFE( _EQ074, !CS_D,  VCC,  VCC,  VCC);
  _EQ074 = !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN7 & !MEM26_7 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN7 &  MEM26_7 & 
             !RD_D;

-- Node name is ':254' = 'MEM27_4' 
-- Equation name is 'MEM27_4', location is LC029, type is buried.
MEM27_4  = TFFE( _EQ075, !CS_D,  VCC,  VCC,  VCC);
  _EQ075 =  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN4 & !MEM27_4 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN4 &  MEM27_4 & 
             !RD_D;

-- Node name is ':251' = 'MEM27_7' 
-- Equation name is 'MEM27_7', location is LC040, type is buried.
MEM27_7  = TFFE( _EQ076, !CS_D,  VCC,  VCC,  VCC);
  _EQ076 =  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN7 & !MEM27_7 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN7 &  MEM27_7 & 
             !RD_D;

-- Node name is ':262' = 'MEM28_4' 
-- Equation name is 'MEM28_4', location is LC010, type is buried.
MEM28_4  = TFFE( _EQ077, !CS_D,  VCC,  VCC,  VCC);
  _EQ077 = !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN4 & !MEM28_4 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN4 &  MEM28_4 & 
             !RD_D;

-- Node name is ':259' = 'MEM28_7' 
-- Equation name is 'MEM28_7', location is LC042, type is buried.
MEM28_7  = TFFE( _EQ078, !CS_D,  VCC,  VCC,  VCC);
  _EQ078 = !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN7 & !MEM28_7 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN7 &  MEM28_7 & 
             !RD_D;

-- Node name is ':270' = 'MEM29_4' 
-- Equation name is 'MEM29_4', location is LC026, type is buried.
MEM29_4  = TFFE( _EQ079, !CS_D,  VCC,  VCC,  VCC);
  _EQ079 =  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN4 & !MEM29_4 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN4 &  MEM29_4 & 
             !RD_D;

-- Node name is ':267' = 'MEM29_7' 
-- Equation name is 'MEM29_7', location is LC046, type is buried.
MEM29_7  = TFFE( _EQ080, !CS_D,  VCC,  VCC,  VCC);
  _EQ080 =  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN7 & !MEM29_7 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN7 &  MEM29_7 & 
             !RD_D;

-- Node name is ':278' = 'MEM30_4' 
-- Equation name is 'MEM30_4', location is LC028, type is buried.
MEM30_4  = TFFE( _EQ081, !CS_D,  VCC,  VCC,  VCC);
  _EQ081 = !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN4 & !MEM30_4 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN4 &  MEM30_4 & 
             !RD_D;

-- Node name is ':275' = 'MEM30_7' 
-- Equation name is 'MEM30_7', location is LC044, type is buried.
MEM30_7  = TFFE( _EQ082, !CS_D,  VCC,  VCC,  VCC);
  _EQ082 = !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN7 & !MEM30_7 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN7 &  MEM30_7 & 
             !RD_D;

-- Node name is ':286' = 'MEM31_4' 
-- Equation name is 'MEM31_4', location is LC031, type is buried.
MEM31_4  = TFFE( _EQ083, !CS_D,  VCC,  VCC,  VCC);
  _EQ083 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN4 & !MEM31_4 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN4 &  MEM31_4 & 
             !RD_D;

-- Node name is ':283' = 'MEM31_7' 
-- Equation name is 'MEM31_7', location is LC045, type is buried.
MEM31_7  = TFFE( _EQ084, !CS_D,  VCC,  VCC,  VCC);
  _EQ084 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN7 & !MEM31_7 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN7 &  MEM31_7 & 
             !RD_D;

-- Node name is '~27088~1' 
-- Equation name is '~27088~1', location is LC033, type is buried.
-- synthesized logic cell 
_LC033   = LCELL( _EQ085 $  GND);
  _EQ085 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM31_7 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM30_7 &  RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM29_7 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM27_7 &  RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM23_7 &  RD_D;

-- Node name is '~27088~2' 
-- Equation name is '~27088~2', location is LC034, type is buried.
-- synthesized logic cell 
_LC034   = LCELL( _EQ086 $  GND);
  _EQ086 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM15_7 &  RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM28_7 &  RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM26_7 &  RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM25_7 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM22_7 &  RD_D;

-- Node name is '~27088~3' 
-- Equation name is '~27088~3', location is LC061, type is buried.
-- synthesized logic cell 
_LC061   = LCELL( _EQ087 $  GND);
  _EQ087 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM21_7 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM19_7 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM14_7 &  RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM13_7 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM11_7 &  RD_D;

-- Node name is '~27088~4' 
-- Equation name is '~27088~4', location is LC035, type is buried.
-- synthesized logic cell 
_LC035   = LCELL( _EQ088 $  GND);
  _EQ088 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM7_7 &  RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM24_7 &  RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM20_7 &  RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM18_7 &  RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM17_7 &  RD_D;

-- Node name is '~27100~4' 
-- Equation name is '~27100~4', location is LC007, type is buried.
-- synthesized logic cell 
_LC007   = LCELL( _EQ089 $  GND);
  _EQ089 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM7_5 &  RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM24_5 &  RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM20_5 &  RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM18_5 &  RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM17_5 &  RD_D;

-- Node name is '~27106~1' 
-- Equation name is '~27106~1', location is LC017, type is buried.
-- synthesized logic cell 
_LC017   = LCELL( _EQ090 $  GND);
  _EQ090 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM31_4 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM30_4 &  RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM29_4 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM27_4 &  RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM23_4 &  RD_D;

-- Node name is '~27106~2' 
-- Equation name is '~27106~2', location is LC008, type is buried.
-- synthesized logic cell 
_LC008   = LCELL( _EQ091 $  GND);
  _EQ091 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM15_4 &  RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM28_4 &  RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM26_4 &  RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM25_4 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM22_4 &  RD_D;

-- Node name is '~27106~3' 
-- Equation name is '~27106~3', location is LC022, type is buried.
-- synthesized logic cell 
_LC022   = LCELL( _EQ092 $  GND);
  _EQ092 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM21_4 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM19_4 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM14_4 &  RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM13_4 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM11_4 &  RD_D;

-- Node name is '~27106~4' 
-- Equation name is '~27106~4', location is LC032, type is buried.
-- synthesized logic cell 
_LC032   = LCELL( _EQ093 $  GND);
  _EQ093 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM7_4 &  RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM24_4 &  RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM20_4 &  RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM18_4 &  RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM17_4 &  RD_D;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram3

***** Logic for device 'ram3' compiled without errors.




Device: EPM7032LC44-6

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram3

** ERROR SUMMARY **

Info: Chip 'ram3' in device 'EPM7032LC44-6' has less than 10% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                            R  
                                            E  
                                            S  
                    A                    D  E  
              D  R  D                    O  R  
              I  D  D  V  G  G  G  G  G  U  V  
              N  _  R  C  N  N  N  N  N  T  E  
              0  D  0  C  D  D  D  D  D  0  D  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
    CS_D |  7                                39 | RESERVED 
RESERVED |  8                                38 | RESERVED 
   ADDR3 |  9                                37 | RESERVED 
     GND | 10                                36 | RESERVED 
   ADDR2 | 11                                35 | VCC 
   ADDR1 | 12         EPM7032LC44-6          34 | RESERVED 
~27130~2 | 13                                33 | RESERVED 
   ADDR4 | 14                                32 | RESERVED 
     VCC | 15                                31 | RESERVED 
RESERVED | 16                                30 | GND 
RESERVED | 17                                29 | RESERVED 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              R  R  R  R  G  V  R  R  R  R  R  
              E  E  E  E  N  C  E  E  E  E  E  
              S  S  S  S  D  C  S  S  S  S  S  
              E  E  E  E        E  E  E  E  E  
              R  R  R  R        R  R  R  R  R  
              V  V  V  V        V  V  V  V  V  
              E  E  E  E        E  E  E  E  E  
              D  D  D  D        D  D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram3

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    16/16(100%)   9/16( 56%)   3/16( 18%)  23/36( 63%) 
B:    LC17 - LC32    15/16( 93%)   1/16(  6%)  13/16( 81%)  27/36( 75%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            10/32     ( 31%)
Total logic cells used:                         31/32     ( 96%)
Total shareable expanders used:                 13/32     ( 40%)
Total Turbo logic cells used:                   31/32     ( 96%)
Total shareable expanders not available (n/a):   3/32     (  9%)
Average fan-in:                                  9.67
Total fan-in:                                   300

Total input pins required:                       9
Total output pins required:                      1
Total bidirectional pins required:               0
Total logic cells required:                     31
Total flipflops required:                       28
Total product terms required:                  111
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          13

Synthesized logic cells:                         3/  32   (  9%)



Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram3

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   4    (1)  (A)      INPUT               0      0   0    0    0    1   30  ADDR0
  12    (8)  (A)      INPUT               0      0   0    0    0    1   30  ADDR1
  11    (7)  (A)      INPUT               0      0   0    0    0    1   30  ADDR2
   9    (6)  (A)      INPUT               0      0   0    0    0    1   30  ADDR3
  14   (10)  (A)      INPUT               0      0   0    0    0    1   30  ADDR4
   7    (4)  (A)      INPUT               0      0   0    0    0    1   27  CS_D
   6    (3)  (A)      INPUT               0      0   0    0    0    0   27  DIN0
   5    (2)  (A)      INPUT               0      0   0    0    0    1   30  RD_D
  13    (9)  (A)      INPUT    s          0      0   0    0    0    1    0  ~27130~2


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram3

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  41     17    B         FF      t       13      0   0    8   16    1    0  DOUT0


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram3

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (32)    25    B       TFFE      t        0      0   0    8    1    1    1  MEM0_0 (:42)
 (27)    29    B       TFFE      t        0      0   0    8    1    1    1  MEM1_0 (:50)
 (38)    20    B       TFFE      t        0      0   0    8    1    1    1  MEM2_0 (:58)
 (36)    22    B       TFFE      t        0      0   0    8    1    1    1  MEM3_0 (:66)
 (34)    23    B       TFFE      t        0      0   0    8    1    1    1  MEM4_0 (:74)
 (33)    24    B       TFFE      t        0      0   0    8    1    1    1  MEM5_0 (:82)
 (26)    30    B       TFFE      t        0      0   0    8    1    1    1  MEM6_0 (:90)
 (39)    19    B       TFFE      t        0      0   0    8    1    0    2  MEM7_0 (:98)
 (25)    31    B       TFFE      t        0      0   0    8    1    1    1  MEM8_0 (:106)
 (24)    32    B       TFFE      t        0      0   0    8    1    1    1  MEM9_0 (:114)
 (31)    26    B       TFFE      t        0      0   0    8    1    1    1  MEM10_0 (:122)
 (40)    18    B       TFFE      t        0      0   0    8    1    0    2  MEM11_0 (:130)
 (29)    27    B       TFFE      t        0      0   0    8    1    1    1  MEM12_0 (:138)
 (19)    14    A       TFFE      t        0      0   0    8    1    0    2  MEM13_0 (:146)
 (18)    13    A       TFFE      t        0      0   0    8    1    0    2  MEM14_0 (:154)
 (37)    21    B       TFFE      t        0      0   0    8    1    1    1  MEM16_0 (:170)
 (16)    11    A       TFFE      t        0      0   0    8    1    0    2  MEM17_0 (:178)
  (4)     1    A       TFFE      t        0      0   0    8    1    0    2  MEM18_0 (:186)
  (5)     2    A       TFFE      t        0      0   0    8    1    0    2  MEM19_0 (:194)
 (12)     8    A       TFFE      t        0      0   0    8    1    0    2  MEM20_0 (:202)
 (17)    12    A       TFFE      t        0      0   0    8    1    0    2  MEM21_0 (:210)
 (21)    16    A       TFFE      t        0      0   0    8    1    0    2  MEM23_0 (:226)
 (13)     9    A       TFFE      t        0      0   0    8    1    0    2  MEM24_0 (:234)
 (14)    10    A       TFFE      t        0      0   0    8    1    0    2  MEM27_0 (:258)
  (7)     4    A       TFFE      t        0      0   0    8    1    0    2  MEM29_0 (:274)
  (6)     3    A       TFFE      t        0      0   0    8    1    0    2  MEM30_0 (:282)
 (11)     7    A       TFFE      t        0      0   0    8    1    0    2  MEM31_0 (:290)
  (9)     6    A       SOFT    s t        1      0   1    6    5    1    0  ~27130~1
  (8)     5    A       SOFT    s t        1      0   1    6    5    1    0  ~27130~3
 (20)    15    A       SOFT    s t        1      0   1    6    5    1    0  ~27130~4


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram3

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                         Logic cells placed in LAB 'A'
        +------------------------------- LC14 MEM13_0
        | +----------------------------- LC13 MEM14_0
        | | +--------------------------- LC11 MEM17_0
        | | | +------------------------- LC1 MEM18_0
        | | | | +----------------------- LC2 MEM19_0
        | | | | | +--------------------- LC8 MEM20_0
        | | | | | | +------------------- LC12 MEM21_0
        | | | | | | | +----------------- LC16 MEM23_0
        | | | | | | | | +--------------- LC9 MEM24_0
        | | | | | | | | | +------------- LC10 MEM27_0
        | | | | | | | | | | +----------- LC4 MEM29_0
        | | | | | | | | | | | +--------- LC3 MEM30_0
        | | | | | | | | | | | | +------- LC7 MEM31_0
        | | | | | | | | | | | | | +----- LC6 ~27130~1
        | | | | | | | | | | | | | | +--- LC5 ~27130~3
        | | | | | | | | | | | | | | | +- LC15 ~27130~4
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'A':
LC14 -> * - - - - - - - - - - - - - * - | * - | <-- MEM13_0
LC13 -> - * - - - - - - - - - - - - * - | * - | <-- MEM14_0
LC11 -> - - * - - - - - - - - - - - - * | * - | <-- MEM17_0
LC1  -> - - - * - - - - - - - - - - - * | * - | <-- MEM18_0
LC2  -> - - - - * - - - - - - - - - * - | * - | <-- MEM19_0
LC8  -> - - - - - * - - - - - - - - - * | * - | <-- MEM20_0
LC12 -> - - - - - - * - - - - - - - * - | * - | <-- MEM21_0
LC16 -> - - - - - - - * - - - - - * - - | * - | <-- MEM23_0
LC9  -> - - - - - - - - * - - - - - - * | * - | <-- MEM24_0
LC10 -> - - - - - - - - - * - - - * - - | * - | <-- MEM27_0
LC4  -> - - - - - - - - - - * - - * - - | * - | <-- MEM29_0
LC3  -> - - - - - - - - - - - * - * - - | * - | <-- MEM30_0
LC7  -> - - - - - - - - - - - - * * - - | * - | <-- MEM31_0

Pin
4    -> * * * * * * * * * * * * * * * * | * * | <-- ADDR0
12   -> * * * * * * * * * * * * * * * * | * * | <-- ADDR1
11   -> * * * * * * * * * * * * * * * * | * * | <-- ADDR2
9    -> * * * * * * * * * * * * * * * * | * * | <-- ADDR3
14   -> * * * * * * * * * * * * * * * * | * * | <-- ADDR4
7    -> * * * * * * * * * * * * * - - - | * * | <-- CS_D
6    -> * * * * * * * * * * * * * - - - | * * | <-- DIN0
5    -> * * * * * * * * * * * * * * * * | * * | <-- RD_D
LC19 -> - - - - - - - - - - - - - - - * | * * | <-- MEM7_0
LC18 -> - - - - - - - - - - - - - - * - | * * | <-- MEM11_0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram3

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                       Logic cells placed in LAB 'B'
        +----------------------------- LC17 DOUT0
        | +--------------------------- LC25 MEM0_0
        | | +------------------------- LC29 MEM1_0
        | | | +----------------------- LC20 MEM2_0
        | | | | +--------------------- LC22 MEM3_0
        | | | | | +------------------- LC23 MEM4_0
        | | | | | | +----------------- LC24 MEM5_0
        | | | | | | | +--------------- LC30 MEM6_0
        | | | | | | | | +------------- LC19 MEM7_0
        | | | | | | | | | +----------- LC31 MEM8_0
        | | | | | | | | | | +--------- LC32 MEM9_0
        | | | | | | | | | | | +------- LC26 MEM10_0
        | | | | | | | | | | | | +----- LC18 MEM11_0
        | | | | | | | | | | | | | +--- LC27 MEM12_0
        | | | | | | | | | | | | | | +- LC21 MEM16_0
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'B':
LC17 -> * - - - - - - - - - - - - - - | - * | <-- DOUT0
LC25 -> * * - - - - - - - - - - - - - | - * | <-- MEM0_0
LC29 -> * - * - - - - - - - - - - - - | - * | <-- MEM1_0
LC20 -> * - - * - - - - - - - - - - - | - * | <-- MEM2_0
LC22 -> * - - - * - - - - - - - - - - | - * | <-- MEM3_0
LC23 -> * - - - - * - - - - - - - - - | - * | <-- MEM4_0
LC24 -> * - - - - - * - - - - - - - - | - * | <-- MEM5_0
LC30 -> * - - - - - - * - - - - - - - | - * | <-- MEM6_0
LC19 -> - - - - - - - - * - - - - - - | * * | <-- MEM7_0
LC31 -> * - - - - - - - - * - - - - - | - * | <-- MEM8_0
LC32 -> * - - - - - - - - - * - - - - | - * | <-- MEM9_0
LC26 -> * - - - - - - - - - - * - - - | - * | <-- MEM10_0
LC18 -> - - - - - - - - - - - - * - - | * * | <-- MEM11_0
LC27 -> * - - - - - - - - - - - - * - | - * | <-- MEM12_0
LC21 -> * - - - - - - - - - - - - - * | - * | <-- MEM16_0

Pin
4    -> * * * * * * * * * * * * * * * | * * | <-- ADDR0
12   -> * * * * * * * * * * * * * * * | * * | <-- ADDR1
11   -> * * * * * * * * * * * * * * * | * * | <-- ADDR2
9    -> * * * * * * * * * * * * * * * | * * | <-- ADDR3
14   -> * * * * * * * * * * * * * * * | * * | <-- ADDR4
7    -> * * * * * * * * * * * * * * * | * * | <-- CS_D
6    -> - * * * * * * * * * * * * * * | * * | <-- DIN0
5    -> * * * * * * * * * * * * * * * | * * | <-- RD_D
13   -> * - - - - - - - - - - - - - - | - * | <-- ~27130~2
LC6  -> * - - - - - - - - - - - - - - | - * | <-- ~27130~1
LC5  -> * - - - - - - - - - - - - - - | - * | <-- ~27130~3
LC15 -> * - - - - - - - - - - - - - - | - * | <-- ~27130~4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus\projects\exp5\ram\ram.rpt
ram3

** EQUATIONS **

ADDR0    : INPUT;
ADDR1    : INPUT;
ADDR2    : INPUT;
ADDR3    : INPUT;
ADDR4    : INPUT;
CS_D     : INPUT;
DIN0     : INPUT;
RD_D     : INPUT;
~27130~2 : INPUT;

-- Node name is 'DOUT0' = ':33' 
-- Equation name is 'DOUT0', type is output 
 DOUT0   = DFFE( _EQ001 $  VCC, !CS_D,  VCC,  VCC,  VCC);
  _EQ001 = !_LC005 & !_LC006 & !_LC015 &  _X001 &  _X002 &  _X003 &  _X004 & 
              _X005 &  _X006 &  _X007 &  _X008 &  _X009 &  _X010 &  _X011 & 
              _X012 &  _X013 & !~27130~2;
  _X001  = EXP( DOUT0 & !RD_D);
  _X002  = EXP( ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM5_0 &  RD_D);
  _X003  = EXP(!ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM0_0 &  RD_D);
  _X004  = EXP( ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM1_0 &  RD_D);
  _X005  = EXP(!ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM2_0 &  RD_D);
  _X006  = EXP(!ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM4_0 &  RD_D);
  _X007  = EXP(!ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM8_0 &  RD_D);
  _X008  = EXP(!ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM16_0 &  RD_D);
  _X009  = EXP( ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  MEM3_0 &  RD_D);
  _X010  = EXP(!ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM12_0 &  RD_D);
  _X011  = EXP(!ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM10_0 &  RD_D);
  _X012  = EXP( ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM9_0 &  RD_D);
  _X013  = EXP(!ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM6_0 &  RD_D);

-- Node name is ':42' = 'MEM0_0' 
-- Equation name is 'MEM0_0', location is LC025, type is buried.
MEM0_0   = TFFE( _EQ002, !CS_D,  VCC,  VCC,  VCC);
  _EQ002 = !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN0 & !MEM0_0 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN0 &  MEM0_0 & 
             !RD_D;

-- Node name is ':50' = 'MEM1_0' 
-- Equation name is 'MEM1_0', location is LC029, type is buried.
MEM1_0   = TFFE( _EQ003, !CS_D,  VCC,  VCC,  VCC);
  _EQ003 =  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN0 & !MEM1_0 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN0 &  MEM1_0 & 
             !RD_D;

-- Node name is ':58' = 'MEM2_0' 
-- Equation name is 'MEM2_0', location is LC020, type is buried.
MEM2_0   = TFFE( _EQ004, !CS_D,  VCC,  VCC,  VCC);
  _EQ004 = !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN0 & !MEM2_0 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN0 &  MEM2_0 & 
             !RD_D;

-- Node name is ':66' = 'MEM3_0' 
-- Equation name is 'MEM3_0', location is LC022, type is buried.
MEM3_0   = TFFE( _EQ005, !CS_D,  VCC,  VCC,  VCC);
  _EQ005 =  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 &  DIN0 & !MEM3_0 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 & !ADDR4 & !DIN0 &  MEM3_0 & 
             !RD_D;

-- Node name is ':74' = 'MEM4_0' 
-- Equation name is 'MEM4_0', location is LC023, type is buried.
MEM4_0   = TFFE( _EQ006, !CS_D,  VCC,  VCC,  VCC);
  _EQ006 = !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN0 & !MEM4_0 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN0 &  MEM4_0 & 
             !RD_D;

-- Node name is ':82' = 'MEM5_0' 
-- Equation name is 'MEM5_0', location is LC024, type is buried.
MEM5_0   = TFFE( _EQ007, !CS_D,  VCC,  VCC,  VCC);
  _EQ007 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN0 & !MEM5_0 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN0 &  MEM5_0 & 
             !RD_D;

-- Node name is ':90' = 'MEM6_0' 
-- Equation name is 'MEM6_0', location is LC030, type is buried.
MEM6_0   = TFFE( _EQ008, !CS_D,  VCC,  VCC,  VCC);
  _EQ008 = !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN0 & !MEM6_0 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN0 &  MEM6_0 & 
             !RD_D;

-- Node name is ':98' = 'MEM7_0' 
-- Equation name is 'MEM7_0', location is LC019, type is buried.
MEM7_0   = TFFE( _EQ009, !CS_D,  VCC,  VCC,  VCC);
  _EQ009 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  DIN0 & !MEM7_0 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 & !DIN0 &  MEM7_0 & 
             !RD_D;

-- Node name is ':106' = 'MEM8_0' 
-- Equation name is 'MEM8_0', location is LC031, type is buried.
MEM8_0   = TFFE( _EQ010, !CS_D,  VCC,  VCC,  VCC);
  _EQ010 = !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN0 & !MEM8_0 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN0 &  MEM8_0 & 
             !RD_D;

-- Node name is ':114' = 'MEM9_0' 
-- Equation name is 'MEM9_0', location is LC032, type is buried.
MEM9_0   = TFFE( _EQ011, !CS_D,  VCC,  VCC,  VCC);
  _EQ011 =  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN0 & !MEM9_0 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN0 &  MEM9_0 & 
             !RD_D;

-- Node name is ':122' = 'MEM10_0' 
-- Equation name is 'MEM10_0', location is LC026, type is buried.
MEM10_0  = TFFE( _EQ012, !CS_D,  VCC,  VCC,  VCC);
  _EQ012 = !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN0 & !MEM10_0 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN0 &  MEM10_0 & 
             !RD_D;

-- Node name is ':130' = 'MEM11_0' 
-- Equation name is 'MEM11_0', location is LC018, type is buried.
MEM11_0  = TFFE( _EQ013, !CS_D,  VCC,  VCC,  VCC);
  _EQ013 =  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  DIN0 & !MEM11_0 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 & !DIN0 &  MEM11_0 & 
             !RD_D;

-- Node name is ':138' = 'MEM12_0' 
-- Equation name is 'MEM12_0', location is LC027, type is buried.
MEM12_0  = TFFE( _EQ014, !CS_D,  VCC,  VCC,  VCC);
  _EQ014 = !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN0 & !MEM12_0 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN0 &  MEM12_0 & 
             !RD_D;

-- Node name is ':146' = 'MEM13_0' 
-- Equation name is 'MEM13_0', location is LC014, type is buried.
MEM13_0  = TFFE( _EQ015, !CS_D,  VCC,  VCC,  VCC);
  _EQ015 =  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN0 & !MEM13_0 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN0 &  MEM13_0 & 
             !RD_D;

-- Node name is ':154' = 'MEM14_0' 
-- Equation name is 'MEM14_0', location is LC013, type is buried.
MEM14_0  = TFFE( _EQ016, !CS_D,  VCC,  VCC,  VCC);
  _EQ016 = !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  DIN0 & !MEM14_0 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 & !DIN0 &  MEM14_0 & 
             !RD_D;

-- Node name is ':170' = 'MEM16_0' 
-- Equation name is 'MEM16_0', location is LC021, type is buried.
MEM16_0  = TFFE( _EQ017, !CS_D,  VCC,  VCC,  VCC);
  _EQ017 = !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN0 & !MEM16_0 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN0 &  MEM16_0 & 
             !RD_D;

-- Node name is ':178' = 'MEM17_0' 
-- Equation name is 'MEM17_0', location is LC011, type is buried.
MEM17_0  = TFFE( _EQ018, !CS_D,  VCC,  VCC,  VCC);
  _EQ018 =  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN0 & !MEM17_0 & 
             !RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN0 &  MEM17_0 & 
             !RD_D;

-- Node name is ':186' = 'MEM18_0' 
-- Equation name is 'MEM18_0', location is LC001, type is buried.
MEM18_0  = TFFE( _EQ019, !CS_D,  VCC,  VCC,  VCC);
  _EQ019 = !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN0 & !MEM18_0 & 
             !RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN0 &  MEM18_0 & 
             !RD_D;

-- Node name is ':194' = 'MEM19_0' 
-- Equation name is 'MEM19_0', location is LC002, type is buried.
MEM19_0  = TFFE( _EQ020, !CS_D,  VCC,  VCC,  VCC);
  _EQ020 =  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  DIN0 & !MEM19_0 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 & !DIN0 &  MEM19_0 & 
             !RD_D;

-- Node name is ':202' = 'MEM20_0' 
-- Equation name is 'MEM20_0', location is LC008, type is buried.
MEM20_0  = TFFE( _EQ021, !CS_D,  VCC,  VCC,  VCC);
  _EQ021 = !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN0 & !MEM20_0 & 
             !RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN0 &  MEM20_0 & 
             !RD_D;

-- Node name is ':210' = 'MEM21_0' 
-- Equation name is 'MEM21_0', location is LC012, type is buried.
MEM21_0  = TFFE( _EQ022, !CS_D,  VCC,  VCC,  VCC);
  _EQ022 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN0 & !MEM21_0 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN0 &  MEM21_0 & 
             !RD_D;

-- Node name is ':226' = 'MEM23_0' 
-- Equation name is 'MEM23_0', location is LC016, type is buried.
MEM23_0  = TFFE( _EQ023, !CS_D,  VCC,  VCC,  VCC);
  _EQ023 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  DIN0 & !MEM23_0 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 & !DIN0 &  MEM23_0 & 
             !RD_D;

-- Node name is ':234' = 'MEM24_0' 
-- Equation name is 'MEM24_0', location is LC009, type is buried.
MEM24_0  = TFFE( _EQ024, !CS_D,  VCC,  VCC,  VCC);
  _EQ024 = !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN0 & !MEM24_0 & 
             !RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN0 &  MEM24_0 & 
             !RD_D;

-- Node name is ':258' = 'MEM27_0' 
-- Equation name is 'MEM27_0', location is LC010, type is buried.
MEM27_0  = TFFE( _EQ025, !CS_D,  VCC,  VCC,  VCC);
  _EQ025 =  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  DIN0 & !MEM27_0 & 
             !RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 & !DIN0 &  MEM27_0 & 
             !RD_D;

-- Node name is ':274' = 'MEM29_0' 
-- Equation name is 'MEM29_0', location is LC004, type is buried.
MEM29_0  = TFFE( _EQ026, !CS_D,  VCC,  VCC,  VCC);
  _EQ026 =  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN0 & !MEM29_0 & 
             !RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN0 &  MEM29_0 & 
             !RD_D;

-- Node name is ':282' = 'MEM30_0' 
-- Equation name is 'MEM30_0', location is LC003, type is buried.
MEM30_0  = TFFE( _EQ027, !CS_D,  VCC,  VCC,  VCC);
  _EQ027 = !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN0 & !MEM30_0 & 
             !RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN0 &  MEM30_0 & 
             !RD_D;

-- Node name is ':290' = 'MEM31_0' 
-- Equation name is 'MEM31_0', location is LC007, type is buried.
MEM31_0  = TFFE( _EQ028, !CS_D,  VCC,  VCC,  VCC);
  _EQ028 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  DIN0 & !MEM31_0 & 
             !RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 & !DIN0 &  MEM31_0 & 
             !RD_D;

-- Node name is '~27130~1' 
-- Equation name is '~27130~1', location is LC006, type is buried.
-- synthesized logic cell 
_LC006   = LCELL( _EQ029 $  GND);
  _EQ029 =  ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM31_0 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM30_0 &  RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 &  ADDR4 &  MEM29_0 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM27_0 &  RD_D
         #  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM23_0 &  RD_D;

-- Node name is '~27130~3' 
-- Equation name is '~27130~3', location is LC005, type is buried.
-- synthesized logic cell 
_LC005   = LCELL( _EQ030 $  GND);
  _EQ030 =  ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM21_0 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM19_0 &  RD_D
         # !ADDR0 &  ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM14_0 &  RD_D
         #  ADDR0 & !ADDR1 &  ADDR2 &  ADDR3 & !ADDR4 &  MEM13_0 &  RD_D
         #  ADDR0 &  ADDR1 & !ADDR2 &  ADDR3 & !ADDR4 &  MEM11_0 &  RD_D;

-- Node name is '~27130~4' 
-- Equation name is '~27130~4', location is LC015, type is buried.
-- synthesized logic cell 
_LC015   = LCELL( _EQ031 $  GND);
  _EQ031 =  ADDR0 &  ADDR1 &  ADDR2 & !ADDR3 & !ADDR4 &  MEM7_0 &  RD_D
         # !ADDR0 & !ADDR1 & !ADDR2 &  ADDR3 &  ADDR4 &  MEM24_0 &  RD_D
         # !ADDR0 & !ADDR1 &  ADDR2 & !ADDR3 &  ADDR4 &  MEM20_0 &  RD_D
         # !ADDR0 &  ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM18_0 &  RD_D
         #  ADDR0 & !ADDR1 & !ADDR2 & !ADDR3 &  ADDR4 &  MEM17_0 &  RD_D;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                       d:\maxplus\projects\exp5\ram\ram.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:02


Memory Allocated
-----------------

Peak memory allocated during compilation  = 22,928K
