

================================================================
== Vitis HLS Report for 'mul_ap_uint_256_ap_int_8_ap_int_8_32u_s'
================================================================
* Date:           Wed May 22 15:26:02 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Sparse_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.676 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_49_1     |        ?|        ?|         ?|          -|          -|        ?|        no|
        | + VITIS_LOOP_51_2    |        ?|        ?|  3 ~ 4593|          -|          -|        ?|        no|
        |  ++ VITIS_LOOP_56_3  |        0|     4590|        18|          -|          -|  0 ~ 255|        no|
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1126|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     638|    -|
|Register         |        -|     -|     751|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     751|    1764|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add17_fu_1064_p2          |         +|   0|  0|  16|           9|           9|
    |add_ln51_fu_943_p2        |         +|   0|  0|  39|          32|           1|
    |add_ln56_fu_970_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln57_fu_976_p2        |         +|   0|  0|  17|          10|          10|
    |add_ln59_10_fu_1273_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_11_fu_1279_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_12_fu_1305_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_13_fu_1311_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_14_fu_1337_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_15_fu_1343_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_16_fu_1369_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_17_fu_1375_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_18_fu_1401_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_19_fu_1407_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_1_fu_1119_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln59_20_fu_1433_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_21_fu_1439_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_22_fu_1465_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_23_fu_1471_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_24_fu_1497_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_25_fu_1503_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_26_fu_1529_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_27_fu_1535_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_28_fu_1561_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_29_fu_1567_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_2_fu_1145_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln59_30_fu_1573_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_31_fu_1579_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln59_3_fu_1151_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln59_4_fu_1177_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln59_5_fu_1183_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln59_6_fu_1209_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln59_7_fu_1215_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln59_8_fu_1241_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln59_9_fu_1247_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln59_fu_1113_p2       |         +|   0|  0|  15|           8|           8|
    |block_2_fu_915_p2         |         +|   0|  0|  34|          27|           1|
    |idx_ram_base_1_fu_986_p2  |         +|   0|  0|  39|          32|          32|
    |ap_block_state5           |       and|   0|  0|   2|           1|           1|
    |icmp_ln49_fu_910_p2       |      icmp|   0|  0|  17|          27|          27|
    |icmp_ln51_fu_938_p2       |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln56_fu_965_p2       |      icmp|   0|  0|  11|           8|           8|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |or_ln186_10_fu_1231_p2    |        or|   0|  0|  14|          14|           4|
    |or_ln186_11_fu_1253_p2    |        or|   0|  0|  14|          14|           4|
    |or_ln186_12_fu_1263_p2    |        or|   0|  0|  14|          14|           4|
    |or_ln186_13_fu_1285_p2    |        or|   0|  0|  14|          14|           4|
    |or_ln186_14_fu_1295_p2    |        or|   0|  0|  14|          14|           4|
    |or_ln186_15_fu_1317_p2    |        or|   0|  0|  14|          14|           5|
    |or_ln186_16_fu_1327_p2    |        or|   0|  0|  14|          14|           5|
    |or_ln186_17_fu_1349_p2    |        or|   0|  0|  14|          14|           5|
    |or_ln186_18_fu_1359_p2    |        or|   0|  0|  14|          14|           5|
    |or_ln186_19_fu_1381_p2    |        or|   0|  0|  14|          14|           5|
    |or_ln186_1_fu_1093_p2     |        or|   0|  0|  14|          14|           2|
    |or_ln186_20_fu_1391_p2    |        or|   0|  0|  14|          14|           5|
    |or_ln186_21_fu_1413_p2    |        or|   0|  0|  14|          14|           5|
    |or_ln186_22_fu_1423_p2    |        or|   0|  0|  14|          14|           5|
    |or_ln186_23_fu_1445_p2    |        or|   0|  0|  14|          14|           5|
    |or_ln186_24_fu_1455_p2    |        or|   0|  0|  14|          14|           5|
    |or_ln186_25_fu_1477_p2    |        or|   0|  0|  14|          14|           5|
    |or_ln186_26_fu_1487_p2    |        or|   0|  0|  14|          14|           5|
    |or_ln186_27_fu_1509_p2    |        or|   0|  0|  14|          14|           5|
    |or_ln186_28_fu_1519_p2    |        or|   0|  0|  14|          14|           5|
    |or_ln186_29_fu_1541_p2    |        or|   0|  0|  14|          14|           5|
    |or_ln186_2_fu_1103_p2     |        or|   0|  0|  14|          14|           2|
    |or_ln186_30_fu_1551_p2    |        or|   0|  0|  14|          14|           5|
    |or_ln186_3_fu_1125_p2     |        or|   0|  0|  14|          14|           3|
    |or_ln186_4_fu_1135_p2     |        or|   0|  0|  14|          14|           3|
    |or_ln186_5_fu_1157_p2     |        or|   0|  0|  14|          14|           3|
    |or_ln186_6_fu_1167_p2     |        or|   0|  0|  14|          14|           3|
    |or_ln186_7_fu_1189_p2     |        or|   0|  0|  14|          14|           4|
    |or_ln186_8_fu_1199_p2     |        or|   0|  0|  14|          14|           4|
    |or_ln186_9_fu_1221_p2     |        or|   0|  0|  14|          14|           4|
    |or_ln186_fu_1082_p2       |        or|   0|  0|  14|          14|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1126|         877|         508|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |am_ROWS_c_blk_n            |    9|          2|    1|          2|
    |ap_NS_fsm                  |  116|         23|    1|         23|
    |ap_done                    |    9|          2|    1|          2|
    |block_fu_144               |    9|          2|   27|         54|
    |count_reg_497              |    9|          2|    8|         16|
    |data_out1_blk_n            |    9|          2|    1|          2|
    |fm_COLS_c_blk_n            |    9|          2|    1|          2|
    |fm_ram_address0            |   81|         17|   14|        238|
    |fm_ram_address1            |   81|         17|   14|        238|
    |idx_ram_base_reg_485       |    9|          2|   32|         64|
    |result_m_Val_V_32_reg_868  |    9|          2|    8|         16|
    |result_m_Val_V_33_reg_856  |    9|          2|    8|         16|
    |result_m_Val_V_34_reg_844  |    9|          2|    8|         16|
    |result_m_Val_V_35_reg_832  |    9|          2|    8|         16|
    |result_m_Val_V_36_reg_820  |    9|          2|    8|         16|
    |result_m_Val_V_37_reg_808  |    9|          2|    8|         16|
    |result_m_Val_V_38_reg_796  |    9|          2|    8|         16|
    |result_m_Val_V_39_reg_784  |    9|          2|    8|         16|
    |result_m_Val_V_40_reg_772  |    9|          2|    8|         16|
    |result_m_Val_V_41_reg_760  |    9|          2|    8|         16|
    |result_m_Val_V_42_reg_748  |    9|          2|    8|         16|
    |result_m_Val_V_43_reg_736  |    9|          2|    8|         16|
    |result_m_Val_V_44_reg_724  |    9|          2|    8|         16|
    |result_m_Val_V_45_reg_712  |    9|          2|    8|         16|
    |result_m_Val_V_46_reg_700  |    9|          2|    8|         16|
    |result_m_Val_V_47_reg_688  |    9|          2|    8|         16|
    |result_m_Val_V_48_reg_676  |    9|          2|    8|         16|
    |result_m_Val_V_49_reg_664  |    9|          2|    8|         16|
    |result_m_Val_V_50_reg_652  |    9|          2|    8|         16|
    |result_m_Val_V_51_reg_640  |    9|          2|    8|         16|
    |result_m_Val_V_52_reg_628  |    9|          2|    8|         16|
    |result_m_Val_V_53_reg_616  |    9|          2|    8|         16|
    |result_m_Val_V_54_reg_604  |    9|          2|    8|         16|
    |result_m_Val_V_55_reg_592  |    9|          2|    8|         16|
    |result_m_Val_V_56_reg_580  |    9|          2|    8|         16|
    |result_m_Val_V_57_reg_568  |    9|          2|    8|         16|
    |result_m_Val_V_58_reg_556  |    9|          2|    8|         16|
    |result_m_Val_V_59_reg_544  |    9|          2|    8|         16|
    |result_m_Val_V_60_reg_532  |    9|          2|    8|         16|
    |result_m_Val_V_61_reg_520  |    9|          2|    8|         16|
    |result_m_Val_V_62_reg_508  |    9|          2|    8|         16|
    |result_m_Val_V_reg_880     |    9|          2|    8|         16|
    |row_reg_474                |    9|          2|   32|         64|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  638|        137|  388|       1217|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln51_reg_1618          |  32|   0|   32|          0|
    |add_ln56_reg_1646          |   8|   0|    8|          0|
    |add_ln59_10_reg_1815       |   8|   0|    8|          0|
    |add_ln59_11_reg_1820       |   8|   0|    8|          0|
    |add_ln59_12_reg_1835       |   8|   0|    8|          0|
    |add_ln59_13_reg_1840       |   8|   0|    8|          0|
    |add_ln59_14_reg_1855       |   8|   0|    8|          0|
    |add_ln59_15_reg_1860       |   8|   0|    8|          0|
    |add_ln59_16_reg_1875       |   8|   0|    8|          0|
    |add_ln59_17_reg_1880       |   8|   0|    8|          0|
    |add_ln59_18_reg_1895       |   8|   0|    8|          0|
    |add_ln59_19_reg_1900       |   8|   0|    8|          0|
    |add_ln59_1_reg_1720        |   8|   0|    8|          0|
    |add_ln59_20_reg_1915       |   8|   0|    8|          0|
    |add_ln59_21_reg_1920       |   8|   0|    8|          0|
    |add_ln59_22_reg_1935       |   8|   0|    8|          0|
    |add_ln59_23_reg_1940       |   8|   0|    8|          0|
    |add_ln59_24_reg_1955       |   8|   0|    8|          0|
    |add_ln59_25_reg_1960       |   8|   0|    8|          0|
    |add_ln59_26_reg_1975       |   8|   0|    8|          0|
    |add_ln59_27_reg_1980       |   8|   0|    8|          0|
    |add_ln59_28_reg_1995       |   8|   0|    8|          0|
    |add_ln59_29_reg_2000       |   8|   0|    8|          0|
    |add_ln59_2_reg_1735        |   8|   0|    8|          0|
    |add_ln59_3_reg_1740        |   8|   0|    8|          0|
    |add_ln59_4_reg_1755        |   8|   0|    8|          0|
    |add_ln59_5_reg_1760        |   8|   0|    8|          0|
    |add_ln59_6_reg_1775        |   8|   0|    8|          0|
    |add_ln59_7_reg_1780        |   8|   0|    8|          0|
    |add_ln59_8_reg_1795        |   8|   0|    8|          0|
    |add_ln59_9_reg_1800        |   8|   0|    8|          0|
    |add_ln59_reg_1715          |   8|   0|    8|          0|
    |ap_CS_fsm                  |  22|   0|   22|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |block_2_reg_1605           |  27|   0|   27|          0|
    |block_fu_144               |  27|   0|   27|          0|
    |count_reg_497              |   8|   0|    8|          0|
    |idx_count_reg_1628         |   8|   0|    8|          0|
    |idx_ram_base_reg_485       |  32|   0|   32|          0|
    |mul_reg_1610               |   4|   0|    9|          5|
    |result_m_Val_V_32_reg_868  |   8|   0|    8|          0|
    |result_m_Val_V_33_reg_856  |   8|   0|    8|          0|
    |result_m_Val_V_34_reg_844  |   8|   0|    8|          0|
    |result_m_Val_V_35_reg_832  |   8|   0|    8|          0|
    |result_m_Val_V_36_reg_820  |   8|   0|    8|          0|
    |result_m_Val_V_37_reg_808  |   8|   0|    8|          0|
    |result_m_Val_V_38_reg_796  |   8|   0|    8|          0|
    |result_m_Val_V_39_reg_784  |   8|   0|    8|          0|
    |result_m_Val_V_40_reg_772  |   8|   0|    8|          0|
    |result_m_Val_V_41_reg_760  |   8|   0|    8|          0|
    |result_m_Val_V_42_reg_748  |   8|   0|    8|          0|
    |result_m_Val_V_43_reg_736  |   8|   0|    8|          0|
    |result_m_Val_V_44_reg_724  |   8|   0|    8|          0|
    |result_m_Val_V_45_reg_712  |   8|   0|    8|          0|
    |result_m_Val_V_46_reg_700  |   8|   0|    8|          0|
    |result_m_Val_V_47_reg_688  |   8|   0|    8|          0|
    |result_m_Val_V_48_reg_676  |   8|   0|    8|          0|
    |result_m_Val_V_49_reg_664  |   8|   0|    8|          0|
    |result_m_Val_V_50_reg_652  |   8|   0|    8|          0|
    |result_m_Val_V_51_reg_640  |   8|   0|    8|          0|
    |result_m_Val_V_52_reg_628  |   8|   0|    8|          0|
    |result_m_Val_V_53_reg_616  |   8|   0|    8|          0|
    |result_m_Val_V_54_reg_604  |   8|   0|    8|          0|
    |result_m_Val_V_55_reg_592  |   8|   0|    8|          0|
    |result_m_Val_V_56_reg_580  |   8|   0|    8|          0|
    |result_m_Val_V_57_reg_568  |   8|   0|    8|          0|
    |result_m_Val_V_58_reg_556  |   8|   0|    8|          0|
    |result_m_Val_V_59_reg_544  |   8|   0|    8|          0|
    |result_m_Val_V_60_reg_532  |   8|   0|    8|          0|
    |result_m_Val_V_61_reg_520  |   8|   0|    8|          0|
    |result_m_Val_V_62_reg_508  |   8|   0|    8|          0|
    |result_m_Val_V_reg_880     |   8|   0|    8|          0|
    |row_reg_474                |  32|   0|   32|          0|
    |tmp_1_reg_1661             |   9|   0|   14|          5|
    |trunc_ln56_reg_1638        |  10|   0|   10|          0|
    |trunc_ln_reg_1597          |  27|   0|   27|          0|
    |zext_ln52_reg_1633         |   8|   0|   32|         24|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 751|   0|  785|         34|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  mul<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  mul<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  mul<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  mul<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  mul<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  mul<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  mul<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|p_read                    |   in|   32|     ap_none|                                        p_read|        scalar|
|p_read1                   |   in|   32|     ap_none|                                       p_read1|        scalar|
|fm_ram_address0           |  out|   14|   ap_memory|                                        fm_ram|         array|
|fm_ram_ce0                |  out|    1|   ap_memory|                                        fm_ram|         array|
|fm_ram_q0                 |   in|    8|   ap_memory|                                        fm_ram|         array|
|fm_ram_address1           |  out|   14|   ap_memory|                                        fm_ram|         array|
|fm_ram_ce1                |  out|    1|   ap_memory|                                        fm_ram|         array|
|fm_ram_q1                 |   in|    8|   ap_memory|                                        fm_ram|         array|
|idx_ram_address0          |  out|   10|   ap_memory|                                       idx_ram|         array|
|idx_ram_ce0               |  out|    1|   ap_memory|                                       idx_ram|         array|
|idx_ram_q0                |   in|    8|   ap_memory|                                       idx_ram|         array|
|count_ram_address0        |  out|    5|   ap_memory|                                     count_ram|         array|
|count_ram_ce0             |  out|    1|   ap_memory|                                     count_ram|         array|
|count_ram_q0              |   in|    8|   ap_memory|                                     count_ram|         array|
|data_out1_din             |  out|  256|     ap_fifo|                                     data_out1|       pointer|
|data_out1_num_data_valid  |   in|   10|     ap_fifo|                                     data_out1|       pointer|
|data_out1_fifo_cap        |   in|   10|     ap_fifo|                                     data_out1|       pointer|
|data_out1_full_n          |   in|    1|     ap_fifo|                                     data_out1|       pointer|
|data_out1_write           |  out|    1|     ap_fifo|                                     data_out1|       pointer|
|am_ROWS_c_din             |  out|   32|     ap_fifo|                                     am_ROWS_c|       pointer|
|am_ROWS_c_num_data_valid  |   in|    2|     ap_fifo|                                     am_ROWS_c|       pointer|
|am_ROWS_c_fifo_cap        |   in|    2|     ap_fifo|                                     am_ROWS_c|       pointer|
|am_ROWS_c_full_n          |   in|    1|     ap_fifo|                                     am_ROWS_c|       pointer|
|am_ROWS_c_write           |  out|    1|     ap_fifo|                                     am_ROWS_c|       pointer|
|fm_COLS_c_din             |  out|   32|     ap_fifo|                                     fm_COLS_c|       pointer|
|fm_COLS_c_num_data_valid  |   in|    2|     ap_fifo|                                     fm_COLS_c|       pointer|
|fm_COLS_c_fifo_cap        |   in|    2|     ap_fifo|                                     fm_COLS_c|       pointer|
|fm_COLS_c_full_n          |   in|    1|     ap_fifo|                                     fm_COLS_c|       pointer|
|fm_COLS_c_write           |  out|    1|     ap_fifo|                                     fm_COLS_c|       pointer|
+--------------------------+-----+-----+------------+----------------------------------------------+--------------+

