// Seed: 1612107071
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  uwire id_4 = id_2[1] - 1;
  assign id_1 = 1;
  genvar id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33
);
  input wire id_33;
  output wire id_32;
  input wire id_31;
  output wire id_30;
  inout wire id_29;
  output wire id_28;
  output wire id_27;
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_34;
  always id_9 = id_15;
  wire id_35;
  nand primCall (
      id_29,
      id_8,
      id_36,
      id_1,
      id_34,
      id_24,
      id_13,
      id_33,
      id_2,
      id_5,
      id_25,
      id_11,
      id_26,
      id_35,
      id_22,
      id_38,
      id_19,
      id_10,
      id_37,
      id_7,
      id_6,
      id_9,
      id_31,
      id_15
  );
  parameter id_36 = id_22;
  wire id_37;
  id_38(
      -1
  );
  assign id_21 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_18
  );
  id_39 :
  assert property (@(posedge -1) (-1))
  else begin : LABEL_0
    id_5[-1] = 1;
    id_30 <= #1 -1;
    `define pp_40 0
  end
  assign id_5 = id_1;
endmodule
