0.7
2020.2
May 22 2025
00:13:55
C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/DDS-signal-generator/Verilog/dds_generator.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/DDS-signal-generator/Verilog/dds_generator.v,1759483761,verilog,,C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/DDS-signal-generator/Verilog/dds_generator_tb.v,,dds_generator,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/DDS-signal-generator/Verilog/dds_generator_tb.v,1759483152,verilog,,,,dds_generator_tb,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
