

================================================================
== Vitis HLS Report for 'test_trmm'
================================================================
* Date:           Tue Nov  7 20:08:24 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        output_300.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.413 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  38400024|  38400024|  0.128 sec|  0.128 sec|  38400025|  38400025|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                                                   |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |                     Loop Name                     |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3  |  38400022|  38400022|        27|          4|          4|  9600000|       yes|
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      465|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     5|      535|      380|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      162|    -|
|Register             |        -|     -|      619|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     7|     1154|     1103|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |ctrl_s_axi_U                       |ctrl_s_axi                      |        0|   0|   74|  104|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  535|  380|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_8ns_8ns_16_4_1_U3  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_8ns_8ns_16_4_1_U4  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln34_1_fu_214_p2     |         +|   0|  0|  31|          24|           1|
    |add_ln34_fu_321_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln35_1_fu_267_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln35_fu_375_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln36_fu_485_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln39_1_fu_549_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln40_fu_474_p2       |         +|   0|  0|  16|          16|          16|
    |add_ln46_fu_541_p2       |         +|   0|  0|  16|          16|          16|
    |empty_10_fu_307_p2       |         -|   0|  0|  16|           9|           9|
    |empty_11_fu_198_p2       |         -|   0|  0|  15|           7|           8|
    |empty_fu_298_p2          |         -|   0|  0|  16|           8|           9|
    |p_mid116_fu_331_p2       |         -|   0|  0|  16|           8|           9|
    |p_mid14_fu_258_p2        |         -|   0|  0|  15|           7|           8|
    |p_mid1_fu_395_p2         |         -|   0|  0|  16|           9|           9|
    |sub_ln40_fu_445_p2       |         -|   0|  0|  16|          16|          16|
    |sub_ln46_fu_535_p2       |         -|   0|  0|  16|          16|          16|
    |and_ln34_1_fu_252_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln34_fu_370_p2       |       and|   0|  0|   2|           1|           1|
    |cmp3716_fu_365_p2        |      icmp|   0|  0|  11|           8|           7|
    |cmp37_mid1_fu_451_p2     |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln34_fu_208_p2      |      icmp|   0|  0|  16|          24|          24|
    |icmp_ln35_fu_226_p2      |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln36_fu_246_p2      |      icmp|   0|  0|  11|           8|           6|
    |or_ln35_fu_380_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln34_1_fu_504_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln34_2_fu_337_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln34_3_fu_352_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln34_4_fu_359_p3  |    select|   0|  0|   8|           1|           7|
    |select_ln34_5_fu_555_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln34_fu_232_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln35_1_fu_409_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln35_2_fu_419_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln35_3_fu_457_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln35_4_fu_561_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln35_5_fu_464_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln35_6_fu_273_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln35_fu_384_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |xor_ln34_fu_240_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 465|         276|         283|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6  |   9|          2|    1|          2|
    |grp_fu_159_p0            |  14|          3|   32|         96|
    |grp_fu_159_p1            |  14|          3|   32|         96|
    |indvar_flatten36_fu_108  |   9|          2|   24|         48|
    |indvar_flatten_fu_100    |   9|          2|   16|         32|
    |v2_address0              |  20|          4|   16|         64|
    |v2_address1              |  14|          3|   16|         48|
    |v3_fu_104                |   9|          2|    8|         16|
    |v4_fu_96                 |   9|          2|    8|         16|
    |v5_fu_92                 |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 162|         34|  163|        443|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln34_reg_728         |   8|   0|    8|          0|
    |add_ln39_reg_774         |  16|   0|   16|          0|
    |add_ln46_reg_784         |  16|   0|   16|          0|
    |and_ln34_1_reg_706       |   1|   0|    1|          0|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |bitcast_ln35_reg_794     |  32|   0|   32|          0|
    |empty_11_reg_666         |   8|   0|    8|          0|
    |icmp_ln34_reg_676        |   1|   0|    1|          0|
    |icmp_ln35_reg_685        |   1|   0|    1|          0|
    |indvar_flatten36_fu_108  |  24|   0|   24|          0|
    |indvar_flatten_fu_100    |  16|   0|   16|          0|
    |p_mid14_reg_716          |   8|   0|    8|          0|
    |reg_163                  |  32|   0|   32|          0|
    |select_ln34_1_reg_762    |   8|   0|    8|          0|
    |select_ln34_reg_695      |   8|   0|    8|          0|
    |select_ln35_1_reg_734    |   1|   0|    1|          0|
    |select_ln35_3_reg_743    |   1|   0|    1|          0|
    |v0_read_reg_655          |  32|   0|   32|          0|
    |v10_reg_820              |  32|   0|   32|          0|
    |v12_reg_830              |  32|   0|   32|          0|
    |v2_addr_reg_799          |  16|   0|   16|          0|
    |v2_load_reg_769          |  32|   0|   32|          0|
    |v3_1_reg_722             |   8|   0|    8|          0|
    |v3_fu_104                |   8|   0|    8|          0|
    |v4_1_reg_660             |   8|   0|    8|          0|
    |v4_fu_96                 |   8|   0|    8|          0|
    |v5_fu_92                 |   8|   0|    8|          0|
    |v5_load_reg_680          |   8|   0|    8|          0|
    |v8_reg_810               |  32|   0|   32|          0|
    |xor_ln34_reg_701         |   1|   0|    1|          0|
    |zext_ln46_2_reg_747      |   8|   0|   16|          8|
    |select_ln35_1_reg_734    |  64|  32|    1|          0|
    |select_ln35_3_reg_743    |  64|  32|    1|          0|
    |v2_addr_reg_799          |  64|  32|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 619|  96|  453|          8|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWADDR   |   in|    5|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WVALID   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WREADY   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WDATA    |   in|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WSTRB    |   in|    4|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARADDR   |   in|    5|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RDATA    |  out|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|     test_trmm|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|     test_trmm|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|     test_trmm|  return value|
|v1_address0         |  out|   16|   ap_memory|            v1|         array|
|v1_ce0              |  out|    1|   ap_memory|            v1|         array|
|v1_q0               |   in|   32|   ap_memory|            v1|         array|
|v2_address0         |  out|   16|   ap_memory|            v2|         array|
|v2_ce0              |  out|    1|   ap_memory|            v2|         array|
|v2_we0              |  out|    1|   ap_memory|            v2|         array|
|v2_d0               |  out|   32|   ap_memory|            v2|         array|
|v2_q0               |   in|   32|   ap_memory|            v2|         array|
|v2_address1         |  out|   16|   ap_memory|            v2|         array|
|v2_ce1              |  out|    1|   ap_memory|            v2|         array|
|v2_we1              |  out|    1|   ap_memory|            v2|         array|
|v2_d1               |  out|   32|   ap_memory|            v2|         array|
|v2_q1               |   in|   32|   ap_memory|            v2|         array|
+--------------------+-----+-----+------------+--------------+--------------+

