Fitter Status : Successful - Wed Nov 05 06:28:23 2025
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : reg_file_rv32i
Top-level Entity Name : reg_file_rv32i
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 12 %
    Combinational ALUTs : 681 / 12,480 ( 5 % )
    Dedicated logic registers : 1,067 / 12,480 ( 9 % )
Total registers : 1067
Total pins : 113 / 343 ( 33 % )
Total virtual pins : 0
Total block memory bits : 0 / 419,328 ( 0 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
