specification_state: THEORY
BEGIN

IMPORTING instructions


%% Specification state.
state_A : TYPE = [# rf: regfile,
		    dmem: data_memory,
		    pc: bvec[32],
		    imem: instruction_memory,
                    epc: bvec[32], %%异常返回地址
                    llflag: bool
                    #]
  
END specification_state
