[2025-09-17 11:51:59] START suite=qualcomm_srv trace=srv433_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv433_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2576469 heartbeat IPC: 3.881 cumulative IPC: 3.881 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4991987 heartbeat IPC: 4.14 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4991987 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4991987 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13183223 heartbeat IPC: 1.221 cumulative IPC: 1.221 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 21337355 heartbeat IPC: 1.226 cumulative IPC: 1.224 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 29489856 heartbeat IPC: 1.227 cumulative IPC: 1.225 (Simulation time: 00 hr 04 min 31 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 37674936 heartbeat IPC: 1.222 cumulative IPC: 1.224 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 45861014 heartbeat IPC: 1.222 cumulative IPC: 1.223 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 54068701 heartbeat IPC: 1.218 cumulative IPC: 1.223 (Simulation time: 00 hr 07 min 53 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv433_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 62282838 heartbeat IPC: 1.217 cumulative IPC: 1.222 (Simulation time: 00 hr 08 min 54 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 70498051 heartbeat IPC: 1.217 cumulative IPC: 1.221 (Simulation time: 00 hr 10 min 02 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 78706516 heartbeat IPC: 1.218 cumulative IPC: 1.221 (Simulation time: 00 hr 11 min 10 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 81903931 cumulative IPC: 1.221 (Simulation time: 00 hr 12 min 18 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 81903931 cumulative IPC: 1.221 (Simulation time: 00 hr 12 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv433_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.221 instructions: 100000000 cycles: 81903931
CPU 0 Branch Prediction Accuracy: 92.76% MPKI: 12.86 Average ROB Occupancy at Mispredict: 31.08
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08499
BRANCH_INDIRECT: 0.3684
BRANCH_CONDITIONAL: 11.04
BRANCH_DIRECT_CALL: 0.419
BRANCH_INDIRECT_CALL: 0.5426
BRANCH_RETURN: 0.4044


====Backend Stall Breakdown====
ROB_STALL: 25492
LQ_STALL: 0
SQ_STALL: 57139


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 5.8055115

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 25492

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 4391

cpu0->cpu0_STLB TOTAL        ACCESS:    2107796 HIT:    2107171 MISS:        625 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2107796 HIT:    2107171 MISS:        625 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 115.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9423476 HIT:    8706476 MISS:     717000 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7704029 HIT:    7073990 MISS:     630039 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     578860 HIT:     507458 MISS:      71402 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1139478 HIT:    1124587 MISS:      14891 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1109 HIT:        441 MISS:        668 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.87 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15841288 HIT:    7747725 MISS:    8093563 MSHR_MERGE:    2012519
cpu0->cpu0_L1I LOAD         ACCESS:   15841288 HIT:    7747725 MISS:    8093563 MSHR_MERGE:    2012519
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.44 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30484677 HIT:   26589241 MISS:    3895436 MSHR_MERGE:    1692479
cpu0->cpu0_L1D LOAD         ACCESS:   16630339 HIT:   14518987 MISS:    2111352 MSHR_MERGE:     488367
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13853075 HIT:   12070131 MISS:    1782944 MSHR_MERGE:    1204081
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1263 HIT:        123 MISS:       1140 MSHR_MERGE:         31
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.14 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12984799 HIT:   10712789 MISS:    2272010 MSHR_MERGE:    1144588
cpu0->cpu0_ITLB LOAD         ACCESS:   12984799 HIT:   10712789 MISS:    2272010 MSHR_MERGE:    1144588
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.014 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28977543 HIT:   27659823 MISS:    1317720 MSHR_MERGE:     337347
cpu0->cpu0_DTLB LOAD         ACCESS:   28977543 HIT:   27659823 MISS:    1317720 MSHR_MERGE:     337347
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.077 cycles
cpu0->LLC TOTAL        ACCESS:     831695 HIT:     822499 MISS:       9196 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     630039 HIT:     621037 MISS:       9002 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      71402 HIT:      71400 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     129586 HIT:     129585 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        668 HIT:        477 MISS:        191 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         14
  ROW_BUFFER_MISS:       9181
  AVG DBUS CONGESTED CYCLE: 2.997
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          1
  FULL:          0
Channel 0 REFRESHES ISSUED:       6826

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       541364       524425        68654          611
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           43           70           18
  STLB miss resolved @ L2C                0           58          216          267           17
  STLB miss resolved @ LLC                0           22          148          329           42
  STLB miss resolved @ MEM                0            0           64           99          102

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             196468        51781      1557785       109716            4
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            1            5            0
  STLB miss resolved @ L2C                0            1            0            1            0
  STLB miss resolved @ LLC                0            5            9           27            3
  STLB miss resolved @ MEM                0            0            2           11            4
[2025-09-17 12:04:18] END   suite=qualcomm_srv trace=srv433_ap (rc=0)
