

================================================================
== Vivado HLS Report for 'Resid_StreamingDataW_7'
================================================================
* Date:           Tue Jul  7 16:27:49 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.171|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  148|  148|  148|  148|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  146|  146|         5|          2|          1|    72|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    153|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    144|
|Register         |        -|      -|    1369|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1369|    297|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |o_2_fu_127_p2                     |     +    |      0|  0|  39|           1|          32|
    |t_4_fu_115_p2                     |     +    |      0|  0|  15|           7|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_193                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_198                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op21_read_state3     |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_109_p2                |   icmp   |      0|  0|  11|           7|           7|
    |tmp_fu_121_p2                     |   icmp   |      0|  0|  18|          32|           1|
    |tmp_s_fu_133_p2                   |   icmp   |      0|  0|  18|          32|           4|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |p_s_fu_138_p3                     |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 153|          90|          57|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  27|          5|    1|          5|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_phi_mux_o_phi_fu_73_p4              |   9|          2|   32|         64|
    |ap_phi_mux_t_phi_fu_84_p4              |   9|          2|    7|         14|
    |ap_phi_reg_pp0_iter1_ei_V_0_1_reg_100  |  15|          3|  256|        768|
    |ap_phi_reg_pp0_iter1_ei_V_1_1_reg_91   |  15|          3|  256|        768|
    |in_V_V_blk_n                           |   9|          2|    1|          2|
    |o_reg_69                               |   9|          2|   32|         64|
    |out_V_V_blk_n                          |   9|          2|    1|          2|
    |out_V_V_din                            |  15|          3|   32|         96|
    |t_reg_80                               |   9|          2|    7|         14|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 144|         30|  627|       1801|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                              |    4|   0|    4|          0|
    |ap_done_reg                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ei_V_0_1_reg_100  |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter1_ei_V_1_1_reg_91   |  256|   0|  256|          0|
    |ei_V_1_fu_52                           |  224|   0|  224|          0|
    |ei_V_fu_48                             |  224|   0|  224|          0|
    |exitcond_reg_210                       |    1|   0|    1|          0|
    |exitcond_reg_210_pp0_iter1_reg         |    1|   0|    1|          0|
    |o_2_reg_223                            |   32|   0|   32|          0|
    |o_reg_69                               |   32|   0|   32|          0|
    |p_s_reg_234                            |   32|   0|   32|          0|
    |t_4_reg_214                            |    7|   0|    7|          0|
    |t_reg_80                               |    7|   0|    7|          0|
    |tmp_V_60_reg_254                       |   32|   0|   32|          0|
    |tmp_V_61_reg_229                       |  256|   0|  256|          0|
    |tmp_reg_219                            |    1|   0|    1|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 1369|   0| 1369|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.7 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.7 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.7 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Resid_StreamingDataW.7 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.7 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Resid_StreamingDataW.7 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Resid_StreamingDataW.7 | return value |
|in_V_V_dout     |  in |  256|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
+----------------+-----+-----+------------+------------------------+--------------+

