INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dff
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/new/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
ERROR: [VRFC 10-874] illegal selected name prefix [/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd:90]
ERROR: [VRFC 10-1311] record name prefix type std_ulogic is not a record type [/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd:90]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd:44]
INFO: [VRFC 10-240] VHDL file /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
