# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
# Date created = 15:30:26  October 12, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEBA6U23I7
set_global_assignment -name TOP_LEVEL_ENTITY test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:30:26  OCTOBER 12, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.0 Lite Edition"
set_global_assignment -name SEARCH_PATH ../bitwisexor
set_global_assignment -name SEARCH_PATH ../rightarithmeticshift
set_global_assignment -name SEARCH_PATH ../alu
set_global_assignment -name SEARCH_PATH ../subtractor
set_global_assignment -name SEARCH_PATH ../fourbitcomparator
set_global_assignment -name SEARCH_PATH ../comparator
set_global_assignment -name SEARCH_PATH ../demux4bit2way
set_global_assignment -name SEARCH_PATH ../eightbitcomparator
set_global_assignment -name SEARCH_PATH ../fourwayeightbitmultiplexer
set_global_assignment -name SEARCH_PATH ../fourwayfourbitmultiplexer
set_global_assignment -name SEARCH_PATH ../fourwayonebitmultiplexer
set_global_assignment -name SEARCH_PATH ../demux8bit2way
set_global_assignment -name SEARCH_PATH ../demux1i_2o
set_global_assignment -name SEARCH_PATH ../decoderclkfree
set_global_assignment -name SEARCH_PATH ../demux8bit16way
set_global_assignment -name SEARCH_PATH ../mux16
set_global_assignment -name SEARCH_PATH ../dcdr4bit
set_global_assignment -name SEARCH_PATH ../lab2fulladder
set_global_assignment -name SEARCH_PATH ../lab2
set_global_assignment -name SEARCH_PATH ../reg4bit
set_global_assignment -name SEARCH_PATH ../eightbitadder
set_global_assignment -name SEARCH_PATH ../reg8bit
set_global_assignment -name SEARCH_PATH ../fixedaluandaddersubtractor
set_global_assignment -name SEARCH_PATH "../rishpc/8-bitsubtractor"
set_global_assignment -name SEARCH_PATH ../newcomparatorandalu/snehaalu
set_global_assignment -name SEARCH_PATH ../newcomparatorandalu/eightbitcomparator
set_global_assignment -name SEARCH_PATH ../mux2bit2way
set_global_assignment -name SEARCH_PATH ../mux1bits2way
set_global_assignment -name SEARCH_PATH ../controlunit
set_global_assignment -name SEARCH_PATH ../snehaeightbitadder/eightbitadder
set_global_assignment -name SEARCH_PATH ../mux_bus
set_global_assignment -name SEARCH_PATH ../mux8bit4way
set_global_assignment -name SEARCH_PATH ../mux8bit2way
set_global_assignment -name SEARCH_PATH ../regfile16by8bit
set_global_assignment -name SEARCH_PATH ../pc8bit
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_timing_analysis
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_formal_verification
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan