INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/HWLAB_final_project/final_project.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/HWLAB_final_project/final_project.srcs/sim_1/new/rx_simu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_rx
