	component uart is
		port (
			clk_clk       : in  std_logic := 'X'; -- clk
			esp_rxd       : in  std_logic := 'X'; -- rxd
			esp_txd       : out std_logic;        -- txd
			reset_reset_n : in  std_logic := 'X'; -- reset_n
			rs232_rxd     : in  std_logic := 'X'; -- rxd
			rs232_txd     : out std_logic         -- txd
		);
	end component uart;

