// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.660000,HLS_SYN_LAT=3,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=288,HLS_SYN_LUT=2238,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        memory_address0,
        memory_ce0,
        memory_we0,
        memory_d0,
        memory_q0,
        error
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
output  [16:0] memory_address0;
output   memory_ce0;
output   memory_we0;
output  [31:0] memory_d0;
input  [31:0] memory_q0;
output  [0:0] error;

reg[16:0] memory_address0;
reg memory_ce0;
reg memory_we0;

reg   [31:0] g_pc;
reg   [0:0] g_error;
reg   [4:0] g_xreg_address0;
reg    g_xreg_ce0;
reg    g_xreg_we0;
wire   [31:0] g_xreg_q0;
reg   [4:0] g_xreg_address1;
reg    g_xreg_ce1;
reg    g_xreg_we1;
reg   [31:0] g_xreg_d1;
wire   [31:0] g_xreg_q1;
reg   [31:0] pc_reg_1524;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] op_code_fu_784_p1;
reg   [6:0] op_code_reg_1541;
wire    ap_CS_fsm_state2;
reg   [2:0] funct3_reg_1546;
reg   [6:0] funct7_reg_1551;
reg   [4:0] rd_reg_1556;
wire   [31:0] imm_8_fu_1108_p3;
reg   [31:0] imm_8_reg_1572;
reg   [31:0] source1_reg_1582;
wire    ap_CS_fsm_state3;
reg   [31:0] result_17_reg_1589;
wire   [0:0] branch_5_fu_1116_p2;
wire   [0:0] grp_fu_705_p2;
wire   [0:0] branch_3_fu_1122_p2;
wire   [0:0] grp_fu_711_p2;
wire   [0:0] branch_1_fu_1128_p2;
wire   [0:0] branch_fu_1134_p2;
wire   [16:0] write_addr_fu_1187_p4;
reg   [16:0] write_addr_reg_1632;
wire   [31:0] result_execute_arithm_fu_690_ap_return;
wire    result_execute_arithm_fu_690_ap_ready;
wire   [0:0] result_execute_arithm_fu_690_g_error;
wire    result_execute_arithm_fu_690_g_error_ap_vld;
reg   [31:0] empty_reg_251;
reg   [0:0] ap_phi_mux_write_reg_0_phi_fu_265_p54;
reg   [0:0] write_reg_0_reg_260;
wire    ap_CS_fsm_state4;
wire   [1:0] offset_1_fu_1212_p2;
wire   [1:0] offset_fu_1399_p2;
reg   [31:0] ap_phi_mux_result_813_phi_fu_352_p54;
reg   [31:0] result_813_reg_348;
wire   [31:0] zext_ln153_fu_1299_p1;
wire  signed [31:0] sext_ln132_fu_1382_p1;
wire   [31:0] result_7_fu_1479_p5;
wire   [31:0] zext_ln160_fu_1230_p1;
wire   [31:0] zext_ln162_fu_1221_p1;
wire  signed [31:0] sext_ln139_fu_1313_p1;
wire  signed [31:0] sext_ln141_fu_1304_p1;
wire   [31:0] result_11_fu_1424_p5;
wire   [31:0] result_12_fu_1408_p5;
wire   [31:0] result_8_fu_1466_p5;
wire   [31:0] result_9_fu_1453_p5;
wire   [31:0] result_10_fu_1440_p5;
reg   [0:0] ap_phi_mux_write_mem_0_ph_phi_fu_427_p54;
reg   [0:0] write_mem_0_ph_reg_423;
reg   [0:0] ap_phi_mux_branch_2_ph_phi_fu_514_p54;
reg   [0:0] branch_2_ph_reg_510;
reg   [16:0] ap_phi_mux_write_addr_0_ph_phi_fu_595_p54;
reg   [16:0] write_addr_0_ph_reg_591;
reg   [31:0] ap_phi_mux_empty_16_phi_fu_672_p6;
wire   [31:0] grp_fu_717_p2;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_684_p4;
wire   [31:0] add_ln382_fu_1507_p2;
wire   [63:0] zext_ln29_fu_779_p1;
wire   [63:0] zext_ln42_fu_838_p1;
wire   [63:0] zext_ln43_fu_843_p1;
wire   [63:0] zext_ln124_fu_1169_p1;
wire   [63:0] zext_ln176_fu_1197_p1;
wire   [63:0] zext_ln376_fu_1202_p1;
wire   [63:0] zext_ln376_1_fu_1498_p1;
wire   [63:0] zext_ln379_fu_1502_p1;
reg   [0:0] ap_sig_allocacmp_g_error_load;
wire   [0:0] icmp_ln26_fu_757_p2;
wire   [1:0] trunc_ln25_fu_753_p1;
wire   [16:0] lshr_ln_fu_769_p4;
wire   [4:0] rs1_fu_818_p4;
wire   [4:0] rs2_fu_828_p4;
wire   [11:0] imm_fu_848_p4;
wire   [6:0] tmp_1_fu_872_p4;
wire   [4:0] tmp_s_fu_862_p4;
wire   [11:0] imm_1_fu_882_p3;
wire   [0:0] tmp_5_fu_922_p3;
wire   [0:0] tmp_4_fu_914_p3;
wire   [5:0] tmp_3_fu_904_p4;
wire   [3:0] tmp_2_fu_894_p4;
wire   [12:0] imm_2_fu_930_p6;
wire   [19:0] tmp_fu_948_p4;
wire   [7:0] tmp_8_fu_984_p4;
wire   [0:0] tmp_7_fu_976_p3;
wire   [9:0] tmp_6_fu_966_p4;
wire   [0:0] icmp_ln46_fu_1008_p2;
wire  signed [20:0] sext_ln401_1_fu_944_p1;
wire   [20:0] imm_4_fu_994_p6;
wire   [0:0] icmp_ln46_1_fu_1022_p2;
wire  signed [20:0] sext_ln401_fu_890_p1;
wire   [20:0] imm_5_fu_1014_p3;
wire   [20:0] imm_6_fu_1028_p3;
wire   [0:0] icmp_ln46_2_fu_1040_p2;
wire   [0:0] icmp_ln46_3_fu_1046_p2;
wire   [0:0] or_ln46_fu_1052_p2;
wire   [31:0] imm_3_fu_958_p3;
wire  signed [31:0] sext_ln401_2_fu_1036_p1;
wire   [0:0] icmp_ln46_4_fu_1066_p2;
wire   [0:0] icmp_ln46_5_fu_1072_p2;
wire   [0:0] icmp_ln46_6_fu_1078_p2;
wire   [0:0] icmp_ln46_7_fu_1084_p2;
wire   [0:0] or_ln46_2_fu_1096_p2;
wire   [0:0] or_ln46_1_fu_1090_p2;
wire   [0:0] or_ln46_3_fu_1102_p2;
wire  signed [31:0] sext_ln52_fu_858_p1;
wire   [31:0] imm_7_fu_1058_p3;
wire   [18:0] trunc_ln122_1_fu_1150_p1;
wire   [18:0] trunc_ln122_fu_1146_p1;
wire   [18:0] add_ln122_fu_1153_p2;
wire   [16:0] mem_pos_fu_1159_p4;
wire   [18:0] trunc_ln174_1_fu_1178_p1;
wire   [18:0] trunc_ln174_fu_1174_p1;
wire   [18:0] add_ln174_fu_1181_p2;
wire   [1:0] trunc_ln122_3_fu_1209_p1;
wire   [1:0] trunc_ln122_2_fu_1206_p1;
wire   [15:0] grp_fu_724_p4;
wire   [15:0] result_15_fu_1226_p1;
wire   [0:0] grp_fu_744_p2;
wire   [7:0] tmp_14_fu_1259_p4;
wire   [7:0] tmp_13_fu_1249_p4;
wire   [0:0] grp_fu_739_p2;
wire   [0:0] grp_fu_734_p2;
wire   [7:0] trunc_ln149_fu_1245_p1;
wire   [7:0] tmp_12_fu_1235_p4;
wire   [0:0] or_ln148_fu_1277_p2;
wire   [7:0] select_ln148_fu_1269_p3;
wire   [7:0] select_ln148_1_fu_1283_p3;
wire   [7:0] result_5_fu_1291_p3;
wire   [15:0] result_13_fu_1309_p1;
wire   [7:0] tmp_11_fu_1342_p4;
wire   [7:0] tmp_10_fu_1332_p4;
wire   [7:0] trunc_ln128_fu_1328_p1;
wire   [7:0] tmp_9_fu_1318_p4;
wire   [0:0] or_ln127_fu_1360_p2;
wire   [7:0] select_ln127_fu_1352_p3;
wire   [7:0] select_ln127_1_fu_1366_p3;
wire   [7:0] result_4_fu_1374_p3;
wire   [1:0] trunc_ln174_3_fu_1396_p1;
wire   [1:0] trunc_ln174_2_fu_1393_p1;
wire   [15:0] trunc_ln193_fu_1405_p1;
wire   [15:0] trunc_ln191_fu_1421_p1;
wire   [7:0] trunc_ln180_fu_1437_p1;
reg   [3:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_condition_381;
reg    ap_condition_385;
reg    ap_condition_399;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 g_pc = 32'd0;
#0 g_error = 1'd0;
#0 ap_CS_fsm = 4'd1;
end

processor_g_xreg_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
g_xreg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(g_xreg_address0),
    .ce0(g_xreg_ce0),
    .we0(g_xreg_we0),
    .d0(32'd0),
    .q0(g_xreg_q0),
    .address1(g_xreg_address1),
    .ce1(g_xreg_ce1),
    .we1(g_xreg_we1),
    .d1(g_xreg_d1),
    .q1(g_xreg_q1)
);

processor_execute_arithm result_execute_arithm_fu_690(
    .ap_ready(result_execute_arithm_fu_690_ap_ready),
    .op_code_val(op_code_reg_1541),
    .funct3_val(funct3_reg_1546),
    .funct7_val(funct7_reg_1551),
    .source1_val(g_xreg_q1),
    .source2_val(g_xreg_q0),
    .imm_val(imm_8_reg_1572),
    .pc_val(pc_reg_1524),
    .g_error(result_execute_arithm_fu_690_g_error),
    .g_error_ap_vld(result_execute_arithm_fu_690_g_error_ap_vld),
    .ap_return(result_execute_arithm_fu_690_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        g_pc <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            g_pc <= ap_phi_mux_storemerge_phi_fu_684_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        branch_2_ph_reg_510 <= branch_fu_1134_p2;
    end else if (((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        branch_2_ph_reg_510 <= branch_1_fu_1128_p2;
    end else if (((funct3_reg_1546 == 3'd4) & (op_code_reg_1541 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        branch_2_ph_reg_510 <= grp_fu_711_p2;
    end else if (((funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        branch_2_ph_reg_510 <= branch_3_fu_1122_p2;
    end else if (((funct3_reg_1546 == 3'd6) & (op_code_reg_1541 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        branch_2_ph_reg_510 <= grp_fu_705_p2;
    end else if (((funct3_reg_1546 == 3'd7) & (op_code_reg_1541 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        branch_2_ph_reg_510 <= branch_5_fu_1116_p2;
    end else if ((((funct3_reg_1546 == 3'd4) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd2)) | ((funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd0)) | ((1'b1 == ap_CS_fsm_state3) & (((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd99)) | ((funct3_reg_1546 == 3'd3) & (op_code_reg_1541 == 7'd99)))) | (~(offset_fu_1399_p2 == 2'd2) & ~(offset_fu_1399_p2 == 2'd0) & (funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | (~(offset_1_fu_1212_p2 == 2'd2) & ~(offset_1_fu_1212_p2 == 2'd0) & (funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(offset_1_fu_1212_p2 == 2'd2) & ~(offset_1_fu_1212_p2 == 2'd0) & (funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(funct3_reg_1546 == 3'd2) & ~(funct3_reg_1546 == 3'd0) & ~(funct3_reg_1546 == 3'd1) 
    & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | (~(funct3_reg_1546 == 3'd4) & ~(funct3_reg_1546 == 3'd5) & ~(funct3_reg_1546 == 3'd2) & ~(funct3_reg_1546 == 3'd0) & ~(funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(op_code_reg_1541 == 7'd99) & ~(op_code_reg_1541 == 7'd103) & ~(op_code_reg_1541 == 7'd111) & ~(op_code_reg_1541 == 7'd35) & ~(op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 
    == 7'd35) & (offset_fu_1399_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd2)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd0)))) begin
        branch_2_ph_reg_510 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((op_code_reg_1541 == 7'd111)) begin
            empty_reg_251 <= pc_reg_1524;
        end else if ((op_code_reg_1541 == 7'd103)) begin
            empty_reg_251 <= g_xreg_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd99)) | ((funct3_reg_1546 == 3'd3) & (op_code_reg_1541 == 7'd99)))) | ((icmp_ln26_fu_757_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | (~(funct3_reg_1546 == 3'd2) & ~(funct3_reg_1546 == 3'd0) & ~(funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | (~(funct3_reg_1546 == 3'd4) & ~(funct3_reg_1546 == 3'd5) & ~(funct3_reg_1546 == 3'd2) & ~(funct3_reg_1546 == 3'd0) & ~(funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)))) begin
        g_error <= 1'd1;
    end else if ((~(op_code_reg_1541 == 7'd99) & ~(op_code_reg_1541 == 7'd103) & ~(op_code_reg_1541 == 7'd111) & ~(op_code_reg_1541 == 7'd35) & ~(op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (result_execute_arithm_fu_690_g_error_ap_vld == 1'b1))) begin
        g_error <= result_execute_arithm_fu_690_g_error;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        result_813_reg_348 <= result_10_fu_1440_p5;
    end else if (((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_813_reg_348 <= result_9_fu_1453_p5;
    end else if (((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_813_reg_348 <= result_8_fu_1466_p5;
    end else if (((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        result_813_reg_348 <= result_12_fu_1408_p5;
    end else if (((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_813_reg_348 <= result_11_fu_1424_p5;
    end else if (((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd2))) begin
        result_813_reg_348 <= sext_ln141_fu_1304_p1;
    end else if (((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd0))) begin
        result_813_reg_348 <= sext_ln139_fu_1313_p1;
    end else if (((funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd2))) begin
        result_813_reg_348 <= zext_ln162_fu_1221_p1;
    end else if (((funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd0))) begin
        result_813_reg_348 <= zext_ln160_fu_1230_p1;
    end else if (((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        result_813_reg_348 <= result_7_fu_1479_p5;
    end else if (((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4))) begin
        result_813_reg_348 <= result_17_reg_1589;
    end else if (((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        result_813_reg_348 <= sext_ln132_fu_1382_p1;
    end else if (((funct3_reg_1546 == 3'd4) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        result_813_reg_348 <= zext_ln153_fu_1299_p1;
    end else if (((~(offset_fu_1399_p2 == 2'd2) & ~(offset_fu_1399_p2 == 2'd0) & (funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | (~(funct3_reg_1546 == 3'd2) & ~(funct3_reg_1546 == 3'd0) & ~(funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)))) begin
        result_813_reg_348 <= memory_q0;
    end else if ((~(op_code_reg_1541 == 7'd99) & ~(op_code_reg_1541 == 7'd103) & ~(op_code_reg_1541 == 7'd111) & ~(op_code_reg_1541 == 7'd35) & ~(op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        result_813_reg_348 <= result_execute_arithm_fu_690_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((~(offset_fu_1399_p2 == 2'd2) & ~(offset_fu_1399_p2 == 2'd0) & (funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | (~(funct3_reg_1546 == 3'd2) & ~(funct3_reg_1546 == 3'd0) & ~(funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 
    == 7'd35) & (offset_fu_1399_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        write_mem_0_ph_reg_423 <= 1'd1;
    end else if ((((funct3_reg_1546 == 3'd4) & (op_code_reg_1541 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1546 == 3'd4) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd2)) | ((funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd0)) | ((funct3_reg_1546 == 3'd6) & (op_code_reg_1541 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1546 == 3'd7) & (op_code_reg_1541 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd99)) | ((funct3_reg_1546 == 3'd3) & (op_code_reg_1541 == 7'd99)))) | (~(offset_1_fu_1212_p2 == 2'd2) & ~(offset_1_fu_1212_p2 == 2'd0) & (funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(offset_1_fu_1212_p2 == 2'd2) & 
    ~(offset_1_fu_1212_p2 == 2'd0) & (funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(funct3_reg_1546 == 3'd4) & ~(funct3_reg_1546 == 3'd5) & ~(funct3_reg_1546 == 3'd2) & ~(funct3_reg_1546 == 3'd0) & ~(funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(op_code_reg_1541 == 7'd99) & ~(op_code_reg_1541 == 7'd103) & ~(op_code_reg_1541 == 7'd111) & ~(op_code_reg_1541 == 7'd35) & ~(op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd2)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 
    == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd0)))) begin
        write_mem_0_ph_reg_423 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((funct3_reg_1546 == 3'd4) & (op_code_reg_1541 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1546 == 3'd6) & (op_code_reg_1541 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1546 == 3'd7) & (op_code_reg_1541 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd99)) | ((funct3_reg_1546 == 3'd3) & (op_code_reg_1541 == 7'd99)))) | (~(offset_fu_1399_p2 == 2'd2) & ~(offset_fu_1399_p2 == 2'd0) & (funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | (~(funct3_reg_1546 == 3'd2) & ~(funct3_reg_1546 == 3'd0) & ~(funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 
    == 7'd35) & (offset_fu_1399_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        write_reg_0_reg_260 <= 1'd0;
    end else if ((((funct3_reg_1546 == 3'd4) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd2)) | ((funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd0)) | (~(offset_1_fu_1212_p2 == 2'd2) & ~(offset_1_fu_1212_p2 == 2'd0) & (funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(offset_1_fu_1212_p2 == 2'd2) & ~(offset_1_fu_1212_p2 == 2'd0) & (funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(funct3_reg_1546 == 3'd4) & ~(funct3_reg_1546 == 3'd5) & ~(funct3_reg_1546 == 3'd2) & ~(funct3_reg_1546 == 3'd0) & ~(funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(op_code_reg_1541 == 7'd99) & ~(op_code_reg_1541 == 7'd103) & ~(op_code_reg_1541 == 7'd111) & 
    ~(op_code_reg_1541 == 7'd35) & ~(op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd2)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd0)))) begin
        write_reg_0_reg_260 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct3_reg_1546 <= {{memory_q0[14:12]}};
        funct7_reg_1551 <= {{memory_q0[31:25]}};
        imm_8_reg_1572 <= imm_8_fu_1108_p3;
        op_code_reg_1541 <= op_code_fu_784_p1;
        rd_reg_1556 <= {{memory_q0[11:7]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        pc_reg_1524 <= g_pc;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        result_17_reg_1589 <= g_xreg_q0;
        source1_reg_1582 <= g_xreg_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((~(offset_fu_1399_p2 == 2'd2) & ~(offset_fu_1399_p2 == 2'd0) & (funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | (~(funct3_reg_1546 == 3'd2) & ~(funct3_reg_1546 == 3'd0) & ~(funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 
    == 7'd35) & (offset_fu_1399_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        write_addr_0_ph_reg_591 <= write_addr_reg_1632;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state3))) begin
        write_addr_reg_1632 <= {{add_ln174_fu_1181_p2[18:2]}};
    end
end

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((((funct3_reg_1546 == 3'd4) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd2)) | ((funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd0)) | (~(offset_fu_1399_p2 == 2'd2) & ~(offset_fu_1399_p2 == 2'd0) & (funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | (~(offset_1_fu_1212_p2 == 2'd2) & ~(offset_1_fu_1212_p2 == 2'd0) & (funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(offset_1_fu_1212_p2 == 2'd2) & ~(offset_1_fu_1212_p2 == 2'd0) & (funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(funct3_reg_1546 == 3'd2) & ~(funct3_reg_1546 == 3'd0) & ~(funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | (~(funct3_reg_1546 == 3'd4) & ~(funct3_reg_1546 == 3'd5) & ~(funct3_reg_1546 == 3'd2) & ~(funct3_reg_1546 
    == 3'd0) & ~(funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 
    == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd2)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd0)))) begin
        ap_phi_mux_branch_2_ph_phi_fu_514_p54 = 1'd0;
    end else begin
        ap_phi_mux_branch_2_ph_phi_fu_514_p54 = branch_2_ph_reg_510;
    end
end

always @ (*) begin
    if (((~(op_code_reg_1541 == 7'd103) & ~(op_code_reg_1541 == 7'd111) & (ap_phi_mux_branch_2_ph_phi_fu_514_p54 == 1'd1) & (ap_phi_mux_write_mem_0_ph_phi_fu_427_p54 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~(op_code_reg_1541 == 7'd103) & ~(op_code_reg_1541 == 7'd111) & (ap_phi_mux_branch_2_ph_phi_fu_514_p54 == 1'd1) & (ap_phi_mux_write_mem_0_ph_phi_fu_427_p54 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_empty_16_phi_fu_672_p6 = pc_reg_1524;
    end else if (((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1541 == 7'd103) | (op_code_reg_1541 == 7'd111)))) begin
        ap_phi_mux_empty_16_phi_fu_672_p6 = empty_reg_251;
    end else begin
        ap_phi_mux_empty_16_phi_fu_672_p6 = 'bx;
    end
end

always @ (*) begin
    if (((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_result_813_phi_fu_352_p54 = result_10_fu_1440_p5;
    end else if (((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_result_813_phi_fu_352_p54 = result_9_fu_1453_p5;
    end else if (((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_result_813_phi_fu_352_p54 = result_8_fu_1466_p5;
    end else if (((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_result_813_phi_fu_352_p54 = result_12_fu_1408_p5;
    end else if (((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_result_813_phi_fu_352_p54 = result_11_fu_1424_p5;
    end else if (((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd2))) begin
        ap_phi_mux_result_813_phi_fu_352_p54 = sext_ln141_fu_1304_p1;
    end else if (((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd0))) begin
        ap_phi_mux_result_813_phi_fu_352_p54 = sext_ln139_fu_1313_p1;
    end else if (((funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd2))) begin
        ap_phi_mux_result_813_phi_fu_352_p54 = zext_ln162_fu_1221_p1;
    end else if (((funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd0))) begin
        ap_phi_mux_result_813_phi_fu_352_p54 = zext_ln160_fu_1230_p1;
    end else if (((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_result_813_phi_fu_352_p54 = result_7_fu_1479_p5;
    end else if (((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_result_813_phi_fu_352_p54 = result_17_reg_1589;
    end else if (((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_result_813_phi_fu_352_p54 = sext_ln132_fu_1382_p1;
    end else if (((funct3_reg_1546 == 3'd4) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_result_813_phi_fu_352_p54 = zext_ln153_fu_1299_p1;
    end else if (((~(offset_fu_1399_p2 == 2'd2) & ~(offset_fu_1399_p2 == 2'd0) & (funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | (~(funct3_reg_1546 == 3'd2) & ~(funct3_reg_1546 == 3'd0) & ~(funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_result_813_phi_fu_352_p54 = memory_q0;
    end else begin
        ap_phi_mux_result_813_phi_fu_352_p54 = result_813_reg_348;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_385)) begin
            ap_phi_mux_storemerge_phi_fu_684_p4 = add_ln382_fu_1507_p2;
        end else if ((1'b1 == ap_condition_381)) begin
            ap_phi_mux_storemerge_phi_fu_684_p4 = grp_fu_717_p2;
        end else begin
            ap_phi_mux_storemerge_phi_fu_684_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_storemerge_phi_fu_684_p4 = 'bx;
    end
end

always @ (*) begin
    if (((~(offset_fu_1399_p2 == 2'd2) & ~(offset_fu_1399_p2 == 2'd0) & (funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | (~(funct3_reg_1546 == 3'd2) & ~(funct3_reg_1546 == 3'd0) & ~(funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 
    == 7'd35) & (offset_fu_1399_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_write_addr_0_ph_phi_fu_595_p54 = write_addr_reg_1632;
    end else begin
        ap_phi_mux_write_addr_0_ph_phi_fu_595_p54 = write_addr_0_ph_reg_591;
    end
end

always @ (*) begin
    if (((~(offset_fu_1399_p2 == 2'd2) & ~(offset_fu_1399_p2 == 2'd0) & (funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | (~(funct3_reg_1546 == 3'd2) & ~(funct3_reg_1546 == 3'd0) & ~(funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 
    == 7'd35) & (offset_fu_1399_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_write_mem_0_ph_phi_fu_427_p54 = 1'd1;
    end else if ((((funct3_reg_1546 == 3'd4) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd2)) | ((funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd0)) | (~(offset_1_fu_1212_p2 == 2'd2) & ~(offset_1_fu_1212_p2 == 2'd0) & (funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(offset_1_fu_1212_p2 == 2'd2) & ~(offset_1_fu_1212_p2 == 2'd0) & (funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(funct3_reg_1546 == 3'd4) & ~(funct3_reg_1546 == 3'd5) & ~(funct3_reg_1546 == 3'd2) & ~(funct3_reg_1546 == 3'd0) & ~(funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 
    == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd2)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd0)))) begin
        ap_phi_mux_write_mem_0_ph_phi_fu_427_p54 = 1'd0;
    end else begin
        ap_phi_mux_write_mem_0_ph_phi_fu_427_p54 = write_mem_0_ph_reg_423;
    end
end

always @ (*) begin
    if (((~(offset_fu_1399_p2 == 2'd2) & ~(offset_fu_1399_p2 == 2'd0) & (funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | (~(funct3_reg_1546 == 3'd2) & ~(funct3_reg_1546 == 3'd0) & ~(funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (offset_fu_1399_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 
    == 7'd35) & (offset_fu_1399_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_write_reg_0_phi_fu_265_p54 = 1'd0;
    end else if ((((funct3_reg_1546 == 3'd4) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd2)) | ((funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd0)) | (~(offset_1_fu_1212_p2 == 2'd2) & ~(offset_1_fu_1212_p2 == 2'd0) & (funct3_reg_1546 == 3'd5) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(offset_1_fu_1212_p2 == 2'd2) & ~(offset_1_fu_1212_p2 == 2'd0) & (funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(funct3_reg_1546 == 3'd4) & ~(funct3_reg_1546 == 3'd5) & ~(funct3_reg_1546 == 3'd2) & ~(funct3_reg_1546 == 3'd0) & ~(funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd2) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 == 3'd0) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1546 
    == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd2)) | ((funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (offset_1_fu_1212_p2 == 2'd0)))) begin
        ap_phi_mux_write_reg_0_phi_fu_265_p54 = 1'd1;
    end else begin
        ap_phi_mux_write_reg_0_phi_fu_265_p54 = write_reg_0_reg_260;
    end
end

always @ (*) begin
    if (((~(funct3_reg_1546 == 3'd2) & ~(funct3_reg_1546 == 3'd0) & ~(funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | (~(funct3_reg_1546 == 3'd4) & ~(funct3_reg_1546 == 3'd5) & ~(funct3_reg_1546 == 3'd2) & ~(funct3_reg_1546 == 3'd0) & ~(funct3_reg_1546 == 3'd1) & (op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_sig_allocacmp_g_error_load = 1'd1;
    end else begin
        ap_sig_allocacmp_g_error_load = g_error;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        g_xreg_address0 = zext_ln43_fu_843_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        g_xreg_address0 = 5'd0;
    end else begin
        g_xreg_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(op_code_reg_1541 == 7'd103) & ~(op_code_reg_1541 == 7'd111) & (1'b1 == ap_CS_fsm_state4) & (ap_phi_mux_write_reg_0_phi_fu_265_p54 == 1'd1))) begin
        g_xreg_address1 = zext_ln376_1_fu_1498_p1;
    end else if (((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1541 == 7'd103) | (op_code_reg_1541 == 7'd111)))) begin
        g_xreg_address1 = zext_ln376_fu_1202_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        g_xreg_address1 = zext_ln42_fu_838_p1;
    end else begin
        g_xreg_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        g_xreg_ce0 = 1'b1;
    end else begin
        g_xreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1541 == 7'd103) | (op_code_reg_1541 == 7'd111))) | (~(op_code_reg_1541 == 7'd103) & ~(op_code_reg_1541 == 7'd111) & (1'b1 == ap_CS_fsm_state4) & (ap_phi_mux_write_reg_0_phi_fu_265_p54 == 1'd1)))) begin
        g_xreg_ce1 = 1'b1;
    end else begin
        g_xreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_399)) begin
            g_xreg_d1 = ap_phi_mux_result_813_phi_fu_352_p54;
        end else if (((op_code_reg_1541 == 7'd103) | (op_code_reg_1541 == 7'd111))) begin
            g_xreg_d1 = grp_fu_717_p2;
        end else begin
            g_xreg_d1 = 'bx;
        end
    end else begin
        g_xreg_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        g_xreg_we0 = 1'b1;
    end else begin
        g_xreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1541 == 7'd103) | (op_code_reg_1541 == 7'd111))) | (~(op_code_reg_1541 == 7'd103) & ~(op_code_reg_1541 == 7'd111) & (1'b1 == ap_CS_fsm_state4) & (ap_phi_mux_write_reg_0_phi_fu_265_p54 == 1'd1)))) begin
        g_xreg_we1 = 1'b1;
    end else begin
        g_xreg_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        memory_address0 = zext_ln379_fu_1502_p1;
    end else if (((op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_address0 = zext_ln176_fu_1197_p1;
    end else if (((op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_address0 = zext_ln124_fu_1169_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        memory_address0 = zext_ln29_fu_779_p1;
    end else begin
        memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state4) | ((op_code_reg_1541 == 7'd35) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_1541 == 7'd3) & (1'b1 == ap_CS_fsm_state3)))) begin
        memory_ce0 = 1'b1;
    end else begin
        memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(op_code_reg_1541 == 7'd103) & ~(op_code_reg_1541 == 7'd111) & (ap_phi_mux_write_mem_0_ph_phi_fu_427_p54 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        memory_we0 = 1'b1;
    end else begin
        memory_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln122_fu_1153_p2 = (trunc_ln122_1_fu_1150_p1 + trunc_ln122_fu_1146_p1);

assign add_ln174_fu_1181_p2 = (trunc_ln174_1_fu_1178_p1 + trunc_ln174_fu_1174_p1);

assign add_ln382_fu_1507_p2 = (ap_phi_mux_empty_16_phi_fu_672_p6 + imm_8_reg_1572);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_condition_381 = (~(op_code_reg_1541 == 7'd103) & ~(op_code_reg_1541 == 7'd111) & (ap_phi_mux_branch_2_ph_phi_fu_514_p54 == 1'd0));
end

always @ (*) begin
    ap_condition_385 = ((op_code_reg_1541 == 7'd111) | ((op_code_reg_1541 == 7'd103) | (ap_phi_mux_branch_2_ph_phi_fu_514_p54 == 1'd1)));
end

always @ (*) begin
    ap_condition_399 = (~(op_code_reg_1541 == 7'd103) & ~(op_code_reg_1541 == 7'd111) & (ap_phi_mux_write_reg_0_phi_fu_265_p54 == 1'd1));
end

assign branch_1_fu_1128_p2 = ((g_xreg_q1 != g_xreg_q0) ? 1'b1 : 1'b0);

assign branch_3_fu_1122_p2 = (grp_fu_711_p2 ^ 1'd1);

assign branch_5_fu_1116_p2 = (grp_fu_705_p2 ^ 1'd1);

assign branch_fu_1134_p2 = ((g_xreg_q1 == g_xreg_q0) ? 1'b1 : 1'b0);

assign error = ap_sig_allocacmp_g_error_load;

assign grp_fu_705_p2 = ((g_xreg_q1 < g_xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_711_p2 = (($signed(g_xreg_q1) < $signed(g_xreg_q0)) ? 1'b1 : 1'b0);

assign grp_fu_717_p2 = (pc_reg_1524 + 32'd4);

assign grp_fu_724_p4 = {{memory_q0[31:16]}};

assign grp_fu_734_p2 = ((offset_1_fu_1212_p2 == 2'd0) ? 1'b1 : 1'b0);

assign grp_fu_739_p2 = ((offset_1_fu_1212_p2 == 2'd1) ? 1'b1 : 1'b0);

assign grp_fu_744_p2 = ((offset_1_fu_1212_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_757_p2 = ((trunc_ln25_fu_753_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_1_fu_1022_p2 = ((op_code_fu_784_p1 == 7'd35) ? 1'b1 : 1'b0);

assign icmp_ln46_2_fu_1040_p2 = ((op_code_fu_784_p1 == 7'd55) ? 1'b1 : 1'b0);

assign icmp_ln46_3_fu_1046_p2 = ((op_code_fu_784_p1 == 7'd23) ? 1'b1 : 1'b0);

assign icmp_ln46_4_fu_1066_p2 = ((op_code_fu_784_p1 == 7'd3) ? 1'b1 : 1'b0);

assign icmp_ln46_5_fu_1072_p2 = ((op_code_fu_784_p1 == 7'd19) ? 1'b1 : 1'b0);

assign icmp_ln46_6_fu_1078_p2 = ((op_code_fu_784_p1 == 7'd103) ? 1'b1 : 1'b0);

assign icmp_ln46_7_fu_1084_p2 = ((op_code_fu_784_p1 == 7'd115) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_1008_p2 = ((op_code_fu_784_p1 == 7'd99) ? 1'b1 : 1'b0);

assign imm_1_fu_882_p3 = {{tmp_1_fu_872_p4}, {tmp_s_fu_862_p4}};

assign imm_2_fu_930_p6 = {{{{{tmp_5_fu_922_p3}, {tmp_4_fu_914_p3}}, {tmp_3_fu_904_p4}}, {tmp_2_fu_894_p4}}, {1'd0}};

assign imm_3_fu_958_p3 = {{tmp_fu_948_p4}, {12'd0}};

assign imm_4_fu_994_p6 = {{{{{tmp_5_fu_922_p3}, {tmp_8_fu_984_p4}}, {tmp_7_fu_976_p3}}, {tmp_6_fu_966_p4}}, {1'd0}};

assign imm_5_fu_1014_p3 = ((icmp_ln46_fu_1008_p2[0:0] == 1'b1) ? sext_ln401_1_fu_944_p1 : imm_4_fu_994_p6);

assign imm_6_fu_1028_p3 = ((icmp_ln46_1_fu_1022_p2[0:0] == 1'b1) ? sext_ln401_fu_890_p1 : imm_5_fu_1014_p3);

assign imm_7_fu_1058_p3 = ((or_ln46_fu_1052_p2[0:0] == 1'b1) ? imm_3_fu_958_p3 : sext_ln401_2_fu_1036_p1);

assign imm_8_fu_1108_p3 = ((or_ln46_3_fu_1102_p2[0:0] == 1'b1) ? sext_ln52_fu_858_p1 : imm_7_fu_1058_p3);

assign imm_fu_848_p4 = {{memory_q0[31:20]}};

assign lshr_ln_fu_769_p4 = {{g_pc[18:2]}};

assign mem_pos_fu_1159_p4 = {{add_ln122_fu_1153_p2[18:2]}};

assign memory_d0 = ap_phi_mux_result_813_phi_fu_352_p54;

assign offset_1_fu_1212_p2 = (trunc_ln122_3_fu_1209_p1 + trunc_ln122_2_fu_1206_p1);

assign offset_fu_1399_p2 = (trunc_ln174_3_fu_1396_p1 + trunc_ln174_2_fu_1393_p1);

assign op_code_fu_784_p1 = memory_q0[6:0];

assign or_ln127_fu_1360_p2 = (grp_fu_744_p2 | grp_fu_739_p2);

assign or_ln148_fu_1277_p2 = (grp_fu_744_p2 | grp_fu_739_p2);

assign or_ln46_1_fu_1090_p2 = (icmp_ln46_5_fu_1072_p2 | icmp_ln46_4_fu_1066_p2);

assign or_ln46_2_fu_1096_p2 = (icmp_ln46_7_fu_1084_p2 | icmp_ln46_6_fu_1078_p2);

assign or_ln46_3_fu_1102_p2 = (or_ln46_2_fu_1096_p2 | or_ln46_1_fu_1090_p2);

assign or_ln46_fu_1052_p2 = (icmp_ln46_3_fu_1046_p2 | icmp_ln46_2_fu_1040_p2);

assign result_10_fu_1440_p5 = {{memory_q0[31:24]}, {trunc_ln180_fu_1437_p1}, {memory_q0[15:0]}};

assign result_11_fu_1424_p5 = {{memory_q0[31:16]}, {trunc_ln191_fu_1421_p1}};

assign result_12_fu_1408_p5 = {{trunc_ln193_fu_1405_p1}, {memory_q0[15:0]}};

assign result_13_fu_1309_p1 = memory_q0[15:0];

assign result_15_fu_1226_p1 = memory_q0[15:0];

assign result_4_fu_1374_p3 = ((or_ln127_fu_1360_p2[0:0] == 1'b1) ? select_ln127_fu_1352_p3 : select_ln127_1_fu_1366_p3);

assign result_5_fu_1291_p3 = ((or_ln148_fu_1277_p2[0:0] == 1'b1) ? select_ln148_fu_1269_p3 : select_ln148_1_fu_1283_p3);

assign result_7_fu_1479_p5 = {{trunc_ln180_fu_1437_p1}, {memory_q0[23:0]}};

assign result_8_fu_1466_p5 = {{memory_q0[31:8]}, {trunc_ln180_fu_1437_p1}};

assign result_9_fu_1453_p5 = {{memory_q0[31:16]}, {trunc_ln180_fu_1437_p1}, {memory_q0[7:0]}};

assign rs1_fu_818_p4 = {{memory_q0[19:15]}};

assign rs2_fu_828_p4 = {{memory_q0[24:20]}};

assign select_ln127_1_fu_1366_p3 = ((grp_fu_734_p2[0:0] == 1'b1) ? trunc_ln128_fu_1328_p1 : tmp_9_fu_1318_p4);

assign select_ln127_fu_1352_p3 = ((grp_fu_744_p2[0:0] == 1'b1) ? tmp_11_fu_1342_p4 : tmp_10_fu_1332_p4);

assign select_ln148_1_fu_1283_p3 = ((grp_fu_734_p2[0:0] == 1'b1) ? trunc_ln149_fu_1245_p1 : tmp_12_fu_1235_p4);

assign select_ln148_fu_1269_p3 = ((grp_fu_744_p2[0:0] == 1'b1) ? tmp_14_fu_1259_p4 : tmp_13_fu_1249_p4);

assign sext_ln132_fu_1382_p1 = $signed(result_4_fu_1374_p3);

assign sext_ln139_fu_1313_p1 = $signed(result_13_fu_1309_p1);

assign sext_ln141_fu_1304_p1 = $signed(grp_fu_724_p4);

assign sext_ln401_1_fu_944_p1 = $signed(imm_2_fu_930_p6);

assign sext_ln401_2_fu_1036_p1 = $signed(imm_6_fu_1028_p3);

assign sext_ln401_fu_890_p1 = $signed(imm_1_fu_882_p3);

assign sext_ln52_fu_858_p1 = $signed(imm_fu_848_p4);

assign tmp_10_fu_1332_p4 = {{memory_q0[15:8]}};

assign tmp_11_fu_1342_p4 = {{memory_q0[23:16]}};

assign tmp_12_fu_1235_p4 = {{memory_q0[31:24]}};

assign tmp_13_fu_1249_p4 = {{memory_q0[15:8]}};

assign tmp_14_fu_1259_p4 = {{memory_q0[23:16]}};

assign tmp_1_fu_872_p4 = {{memory_q0[31:25]}};

assign tmp_2_fu_894_p4 = {{memory_q0[11:8]}};

assign tmp_3_fu_904_p4 = {{memory_q0[30:25]}};

assign tmp_4_fu_914_p3 = memory_q0[32'd7];

assign tmp_5_fu_922_p3 = memory_q0[32'd31];

assign tmp_6_fu_966_p4 = {{memory_q0[30:21]}};

assign tmp_7_fu_976_p3 = memory_q0[32'd20];

assign tmp_8_fu_984_p4 = {{memory_q0[19:12]}};

assign tmp_9_fu_1318_p4 = {{memory_q0[31:24]}};

assign tmp_fu_948_p4 = {{memory_q0[31:12]}};

assign tmp_s_fu_862_p4 = {{memory_q0[11:7]}};

assign trunc_ln122_1_fu_1150_p1 = imm_8_reg_1572[18:0];

assign trunc_ln122_2_fu_1206_p1 = source1_reg_1582[1:0];

assign trunc_ln122_3_fu_1209_p1 = imm_8_reg_1572[1:0];

assign trunc_ln122_fu_1146_p1 = g_xreg_q1[18:0];

assign trunc_ln128_fu_1328_p1 = memory_q0[7:0];

assign trunc_ln149_fu_1245_p1 = memory_q0[7:0];

assign trunc_ln174_1_fu_1178_p1 = imm_8_reg_1572[18:0];

assign trunc_ln174_2_fu_1393_p1 = source1_reg_1582[1:0];

assign trunc_ln174_3_fu_1396_p1 = imm_8_reg_1572[1:0];

assign trunc_ln174_fu_1174_p1 = g_xreg_q1[18:0];

assign trunc_ln180_fu_1437_p1 = result_17_reg_1589[7:0];

assign trunc_ln191_fu_1421_p1 = result_17_reg_1589[15:0];

assign trunc_ln193_fu_1405_p1 = result_17_reg_1589[15:0];

assign trunc_ln25_fu_753_p1 = g_pc[1:0];

assign write_addr_fu_1187_p4 = {{add_ln174_fu_1181_p2[18:2]}};

assign zext_ln124_fu_1169_p1 = mem_pos_fu_1159_p4;

assign zext_ln153_fu_1299_p1 = result_5_fu_1291_p3;

assign zext_ln160_fu_1230_p1 = result_15_fu_1226_p1;

assign zext_ln162_fu_1221_p1 = grp_fu_724_p4;

assign zext_ln176_fu_1197_p1 = write_addr_fu_1187_p4;

assign zext_ln29_fu_779_p1 = lshr_ln_fu_769_p4;

assign zext_ln376_1_fu_1498_p1 = rd_reg_1556;

assign zext_ln376_fu_1202_p1 = rd_reg_1556;

assign zext_ln379_fu_1502_p1 = ap_phi_mux_write_addr_0_ph_phi_fu_595_p54;

assign zext_ln42_fu_838_p1 = rs1_fu_818_p4;

assign zext_ln43_fu_843_p1 = rs2_fu_828_p4;

endmodule //processor
