strict digraph "" {
	node [label="\N"];
	"1668:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6bbd990>",
		fillcolor=springgreen,
		label="1668:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1669:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b75310>",
		fillcolor=firebrick,
		label="1669:NS
len_cnt <= 4'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b75310>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1668:IF" -> "1669:NS"	 [cond="['rst']",
		label=rst,
		lineno=1668];
	"1670:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6bbded0>",
		fillcolor=springgreen,
		label="1670:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1668:IF" -> "1670:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=1668];
	"1671:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b75e90>",
		fillcolor=firebrick,
		label="1671:NS
len_cnt <= #Tp 4'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b75e90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1666:AL"	 [def_var="['len_cnt']",
		label="Leaf_1666:AL"];
	"1671:NS" -> "Leaf_1666:AL"	 [cond="[]",
		lineno=None];
	"1669:NS" -> "Leaf_1666:AL"	 [cond="[]",
		lineno=None];
	"1667:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6bb5490>",
		fillcolor=turquoise,
		label="1667:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1667:BL" -> "1668:IF"	 [cond="[]",
		lineno=None];
	"1673:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6bbd910>",
		fillcolor=firebrick,
		label="1673:NS
len_cnt <= #Tp len_cnt + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6bbd910>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1673:NS" -> "Leaf_1666:AL"	 [cond="[]",
		lineno=None];
	"1666:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6bb5ed0>",
		clk_sens=True,
		fillcolor=gold,
		label="1666:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['fifo_full', 'reset_mode', 'wr', 'rst', 'write_length_info', 'len_cnt']"];
	"1666:AL" -> "1667:BL"	 [cond="[]",
		lineno=None];
	"1670:IF" -> "1671:NS"	 [cond="['reset_mode', 'write_length_info']",
		label="(reset_mode | write_length_info)",
		lineno=1670];
	"1672:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6bbde50>",
		fillcolor=springgreen,
		label="1672:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1670:IF" -> "1672:IF"	 [cond="['reset_mode', 'write_length_info']",
		label="!((reset_mode | write_length_info))",
		lineno=1670];
	"1672:IF" -> "1673:NS"	 [cond="['wr', 'fifo_full']",
		label="(wr & ~fifo_full)",
		lineno=1672];
}
