// Seed: 1709715007
module module_0;
  logic [7:0] id_1 = id_1[1'b0];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_8(
      .id_0(),
      .id_1(id_3#(
          .id_2(1),
          .id_3(id_1 != 1)
      )),
      .id_4()
  );
  always @(posedge id_3 or 1) begin : LABEL_0
    if (id_4 && "") $display(id_7);
  end
  module_0 modCall_1 ();
endmodule
